/* Generated by Yosys 0.49+5 (git sha1 954250d1d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) */

(* top =  1  *)
(* src = "../../fir8_wrapper.v:6.1-57.10" *)
module fir8_wrapper(\Din_emu[0] , \Din_emu[1] , \Din_emu[2] , \Din_emu[3] , \Din_emu[4] , \Din_emu[5] , \Din_emu[6] , \Din_emu[7] , \Dout_emu[0] , \Dout_emu[1] , \Dout_emu[2] , \Dout_emu[3] , \Dout_emu[4] , \Dout_emu[5] , \Dout_emu[6] , \Dout_emu[7] , \Addr_emu[0] , \Addr_emu[1] , \Addr_emu[2] , load_emu, get_emu
, clk_emu, clk_dut);
  (* src = "../../fir8_wrapper.v:9.21-9.29" *)
  input \Addr_emu[0] ;
  wire \Addr_emu[0] ;
  wire \Addr_emu[0]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:9.21-9.29" *)
  input \Addr_emu[1] ;
  wire \Addr_emu[1] ;
  wire \Addr_emu[1]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:9.21-9.29" *)
  input \Addr_emu[2] ;
  wire \Addr_emu[2] ;
  (* unused_bits = "0" *)
  wire \Addr_emu[2]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[0] ;
  wire \Din_emu[0] ;
  wire \Din_emu[0]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[1] ;
  wire \Din_emu[1] ;
  wire \Din_emu[1]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[2] ;
  wire \Din_emu[2] ;
  wire \Din_emu[2]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[3] ;
  wire \Din_emu[3] ;
  wire \Din_emu[3]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[4] ;
  wire \Din_emu[4] ;
  wire \Din_emu[4]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[5] ;
  wire \Din_emu[5] ;
  wire \Din_emu[5]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[6] ;
  wire \Din_emu[6] ;
  wire \Din_emu[6]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:7.21-7.28" *)
  input \Din_emu[7] ;
  wire \Din_emu[7] ;
  wire \Din_emu[7]_IBUF_I_O ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[0] ;
  wire \Dout_emu[0] ;
  wire \Dout_emu[0]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[1] ;
  wire \Dout_emu[1] ;
  wire \Dout_emu[1]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[2] ;
  wire \Dout_emu[2] ;
  wire \Dout_emu[2]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[3] ;
  wire \Dout_emu[3] ;
  wire \Dout_emu[3]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[4] ;
  wire \Dout_emu[4] ;
  wire \Dout_emu[4]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[5] ;
  wire \Dout_emu[5] ;
  wire \Dout_emu[5]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[6] ;
  wire \Dout_emu[6] ;
  wire \Dout_emu[6]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:8.21-8.29" *)
  output \Dout_emu[7] ;
  wire \Dout_emu[7] ;
  wire \Dout_emu[7]_OBUF_O_I ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[0] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[1] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[2] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[3] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[4] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[5] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[6] ;
  (* src = "../../fir8_wrapper.v:21.17-21.20" *)
  wire \Xin[7] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[0] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[1] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[2] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[3] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[4] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[5] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[6] ;
  (* src = "../../fir8_wrapper.v:24.17-24.21" *)
  wire \Xout[7] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[0] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[10] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[11] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[12] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[13] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[14] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[15] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[1] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[2] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[3] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[4] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[5] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[6] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[7] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[8] ;
  (* src = "../../fir8_wrapper.v:22.17-22.20" *)
  wire \Yin[9] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[0] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[10] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[11] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[12] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[13] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[14] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[15] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[1] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[2] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[3] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[4] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[5] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[6] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[7] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[8] ;
  (* src = "../../fir8_wrapper.v:25.17-25.21" *)
  wire \Yout[9] ;
  (* src = "../../fir8_wrapper.v:11.21-11.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../fir8_wrapper.v:10.40-10.47" *)
  input clk_emu;
  wire clk_emu;
  wire clk_emu_IBUF_I_O;
  (* src = "../../fir8_wrapper.v:10.31-10.38" *)
  input get_emu;
  wire get_emu;
  wire get_emu_IBUF_I_O;
  wire get_emu_IBUF_I_O_LUT2_I1_1_F;
  wire get_emu_IBUF_I_O_LUT2_I1_F;
  (* src = "../../fir8_wrapper.v:10.21-10.29" *)
  input load_emu;
  wire load_emu;
  wire load_emu_IBUF_I_O;
  wire \stimIn[0][0] ;
  wire \stimIn[0][1] ;
  wire \stimIn[0][1]_DFFE_Q_CE ;
  wire \stimIn[0][2] ;
  wire \stimIn[0][3] ;
  wire \stimIn[0][4] ;
  wire \stimIn[0][5] ;
  wire \stimIn[0][6] ;
  wire \stimIn[0][7] ;
  wire \stimIn[1][0] ;
  wire \stimIn[1][0]_DFFE_Q_CE ;
  wire \stimIn[1][1] ;
  wire \stimIn[1][2] ;
  wire \stimIn[1][3] ;
  wire \stimIn[1][4] ;
  wire \stimIn[1][5] ;
  wire \stimIn[1][6] ;
  wire \stimIn[1][7] ;
  wire \stimIn[2][0] ;
  wire \stimIn[2][0]_DFFE_Q_CE ;
  wire \stimIn[2][1] ;
  wire \stimIn[2][2] ;
  wire \stimIn[2][3] ;
  wire \stimIn[2][4] ;
  wire \stimIn[2][5] ;
  wire \stimIn[2][6] ;
  wire \stimIn[2][7] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][0] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][1] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][2] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][3] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][4] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][5] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][6] ;
  (* hdlname = "u_fir8 C[0]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[0][7] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][0] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][1] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][2] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][3] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][4] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][5] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][6] ;
  (* hdlname = "u_fir8 C[1]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[1][7] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][0] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][1] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][2] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][3] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][4] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][5] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][6] ;
  (* hdlname = "u_fir8 C[2]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[2][7] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][0] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][1] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][2] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][3] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][4] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][5] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][6] ;
  (* hdlname = "u_fir8 C[3]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[3][7] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][0] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][1] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][2] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][3] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][4] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][5] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][6] ;
  (* hdlname = "u_fir8 C[4]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[4][7] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][0] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][1] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][2] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][3] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][4] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][5] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][6] ;
  (* hdlname = "u_fir8 C[5]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[5][7] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][0] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][1] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][2] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][3] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][4] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][5] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][6] ;
  (* hdlname = "u_fir8 C[6]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[6][7] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][0] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][1] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][2] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][3] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][4] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][5] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][6] ;
  (* hdlname = "u_fir8 C[7]" *)
  (* src = "../../../source/fir8.v:22.13-22.14" *)
  wire \u_fir8.C[7][7] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][0] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][1] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][2] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][3] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][4] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][5] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][6] ;
  (* hdlname = "u_fir8 X[0]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[0][7] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][0] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][1] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][2] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][3] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][4] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][5] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][6] ;
  (* hdlname = "u_fir8 X[1]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[1][7] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][0] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][1] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][2] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][3] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][4] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][5] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][6] ;
  (* hdlname = "u_fir8 X[2]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[2][7] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][0] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][1] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][2] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][3] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][4] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][5] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][6] ;
  (* hdlname = "u_fir8 X[3]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[3][7] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][0] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][1] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][2] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][3] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][4] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][5] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][6] ;
  (* hdlname = "u_fir8 X[4]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[4][7] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][0] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][1] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][2] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][3] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][4] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][5] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][6] ;
  (* hdlname = "u_fir8 X[5]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[5][7] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][0] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][1] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][2] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][3] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][4] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][5] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][6] ;
  (* hdlname = "u_fir8 X[6]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[6][7] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][0] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][1] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][2] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][3] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][4] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][5] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][6] ;
  (* hdlname = "u_fir8 X[7]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[7][7] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][0] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][1] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][2] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][3] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][4] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][5] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][6] ;
  (* hdlname = "u_fir8 X[8]" *)
  (* src = "../../../source/fir8.v:18.13-18.14" *)
  wire \u_fir8.X[8][7] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[0] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[1] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[2] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[3] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[4] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[5] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[6] ;
  (* hdlname = "u_fir8 Xin" *)
  (* src = "../../../source/fir8.v:13.17-13.20" *)
  wire \u_fir8.Xin[7] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[0] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[1] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[2] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[3] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[4] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[5] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[6] ;
  (* hdlname = "u_fir8 Xout" *)
  (* src = "../../../source/fir8.v:14.17-14.21" *)
  wire \u_fir8.Xout[7] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][0] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][10] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][11] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][12] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][13] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][14] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][15] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][1] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][2] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][3] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][4] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][5] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][6] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][7] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][8] ;
  (* hdlname = "u_fir8 Y[0]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[0][9] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][0] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][10] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][11] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][12] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][13] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][14] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][15] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][1] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][2] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][3] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][4] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][5] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][6] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][7] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][8] ;
  (* hdlname = "u_fir8 Y[1]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[1][9] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][0] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][10] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][11] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][12] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][13] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][14] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][15] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][1] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][2] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][3] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][4] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][5] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][6] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][7] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][8] ;
  (* hdlname = "u_fir8 Y[2]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[2][9] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][0] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][10] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][11] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][12] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][13] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][14] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][15] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][1] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][2] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][3] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][4] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][5] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][6] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][7] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][8] ;
  (* hdlname = "u_fir8 Y[3]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[3][9] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][0] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][10] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][11] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][12] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][13] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][14] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][15] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][1] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][2] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][3] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][4] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][5] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][6] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][7] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][8] ;
  (* hdlname = "u_fir8 Y[4]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[4][9] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][0] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][10] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][11] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][12] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][13] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][14] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][15] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][1] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][2] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][3] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][4] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][5] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][6] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][7] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][8] ;
  (* hdlname = "u_fir8 Y[5]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[5][9] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][0] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][10] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][11] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][12] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][13] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][14] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][15] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][1] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][2] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][3] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][4] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][5] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][6] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][7] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][8] ;
  (* hdlname = "u_fir8 Y[6]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[6][9] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][0] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][10] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][11] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][12] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][13] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][14] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][15] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][1] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][2] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][3] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][4] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][5] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][6] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][7] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][8] ;
  (* hdlname = "u_fir8 Y[7]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[7][9] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][0] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][10] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][11] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][12] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][13] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][14] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][15] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][1] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][2] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][3] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][4] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][5] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][6] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][7] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][8] ;
  (* hdlname = "u_fir8 Y[8]" *)
  (* src = "../../../source/fir8.v:19.13-19.14" *)
  wire \u_fir8.Y[8][9] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[0] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[10] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[11] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[12] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[13] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[14] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[15] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[1] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[2] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[3] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[4] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[5] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[6] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[7] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[8] ;
  (* hdlname = "u_fir8 Yin" *)
  (* src = "../../../source/fir8.v:15.17-15.20" *)
  wire \u_fir8.Yin[9] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[0] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[10] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[11] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[12] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[13] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[14] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[15] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[1] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[2] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[3] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[4] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[5] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[6] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[7] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[8] ;
  (* hdlname = "u_fir8 Yout" *)
  (* src = "../../../source/fir8.v:16.17-16.21" *)
  wire \u_fir8.Yout[9] ;
  (* hdlname = "u_fir8 clk" *)
  (* src = "../../../source/fir8.v:12.17-12.20" *)
  wire \u_fir8.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[0].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[1].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[0] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[0]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[1]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[2]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_COUT ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_SUM ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0_SUM ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_ALU_I0_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[2].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[1]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[3]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[4]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_SUM ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[3].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[1]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[3]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[4]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_SUM ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[4].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I0_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[0] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[0]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_I0 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[1]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_SUM ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[5].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_ALU_I1_COUT ;
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15]_ALU_I0_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[6].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Cin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:13.17-13.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:14.17-14.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Xout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:15.17-15.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:16.17-16.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe Yout" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:17.17-17.21" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] ;
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9]_DFF_Q_D ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe clk" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:12.17-12.20" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.clk ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[10] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[11] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[12] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[13] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[14] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[15] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe mul" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:22.21-22.24" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1] ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8]_ALU_I1_COUT ;
  (* hdlname = "u_fir8 gen_fir_pe[7].u_fir_pe rYin" *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:21.21-21.25" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9]_ALU_I1_COUT ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][0] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][0]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][0]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][0]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][1] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][2] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][3] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][4] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][4]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][4]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][4]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][5] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][6] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[0][7] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][0] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][1] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][1]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][1]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[1][1]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][2] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][2]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][2]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[1][2]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][3] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][4] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][5] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][6] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][6]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][6]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[1][6]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[1][7] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][0] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][1] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][2] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][3] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][3]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][4] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][5] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][5]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][5]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][5]_MUX2_LUT5_S0_O ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][6] ;
  (* src = "../../fir8_wrapper.v:17.17-17.24" *)
  wire \vectOut[2][7] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][7]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][7]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][7]_MUX2_LUT5_S0_O ;
  (* keep = 32'd1 *)
  IBUF \Addr_emu[0]_IBUF_I  (
    .I(\Addr_emu[0] ),
    .O(\Addr_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[1]_IBUF_I  (
    .I(\Addr_emu[1] ),
    .O(\Addr_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[2]_IBUF_I  (
    .I(\Addr_emu[2] ),
    .O(\Addr_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[0]_IBUF_I  (
    .I(\Din_emu[0] ),
    .O(\Din_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[1]_IBUF_I  (
    .I(\Din_emu[1] ),
    .O(\Din_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[2]_IBUF_I  (
    .I(\Din_emu[2] ),
    .O(\Din_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[3]_IBUF_I  (
    .I(\Din_emu[3] ),
    .O(\Din_emu[3]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[4]_IBUF_I  (
    .I(\Din_emu[4] ),
    .O(\Din_emu[4]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[5]_IBUF_I  (
    .I(\Din_emu[5] ),
    .O(\Din_emu[5]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[6]_IBUF_I  (
    .I(\Din_emu[6] ),
    .O(\Din_emu[6]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[7]_IBUF_I  (
    .I(\Din_emu[7] ),
    .O(\Din_emu[7]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[0]_OBUF_O  (
    .I(\Dout_emu[0]_OBUF_O_I ),
    .O(\Dout_emu[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[0]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][0]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[0]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[1]_OBUF_O  (
    .I(\Dout_emu[1]_OBUF_O_I ),
    .O(\Dout_emu[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[1]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][1]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[1]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[2]_OBUF_O  (
    .I(\Dout_emu[2]_OBUF_O_I ),
    .O(\Dout_emu[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[2]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][2]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[2]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[3]_OBUF_O  (
    .I(\Dout_emu[3]_OBUF_O_I ),
    .O(\Dout_emu[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[3]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][3]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[3]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[4]_OBUF_O  (
    .I(\Dout_emu[4]_OBUF_O_I ),
    .O(\Dout_emu[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[4]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][4]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[4]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[5]_OBUF_O  (
    .I(\Dout_emu[5]_OBUF_O_I ),
    .O(\Dout_emu[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[5]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][5]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[5]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[6]_OBUF_O  (
    .I(\Dout_emu[6]_OBUF_O_I ),
    .O(\Dout_emu[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[6]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][6]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[6]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[7]_OBUF_O  (
    .I(\Dout_emu[7]_OBUF_O_I ),
    .O(\Dout_emu[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[7]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][7]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[7]_OBUF_O_I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[0]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][0] ),
    .Q(\Xin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[1]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][1] ),
    .Q(\Xin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[2]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][2] ),
    .Q(\Xin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[3]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][3] ),
    .Q(\Xin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[4]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][4] ),
    .Q(\Xin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[5]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][5] ),
    .Q(\Xin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[6]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][6] ),
    .Q(\Xin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Xin[7]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][7] ),
    .Q(\Xin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[0]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][0] ),
    .Q(\Yin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[10]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][2] ),
    .Q(\Yin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[11]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][3] ),
    .Q(\Yin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[12]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][4] ),
    .Q(\Yin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[13]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][5] ),
    .Q(\Yin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[14]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][6] ),
    .Q(\Yin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[15]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][7] ),
    .Q(\Yin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[1]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][1] ),
    .Q(\Yin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[2]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2] ),
    .Q(\Yin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[3]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3] ),
    .Q(\Yin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[4]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4] ),
    .Q(\Yin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[5]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5] ),
    .Q(\Yin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[6]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6] ),
    .Q(\Yin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[7]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7] ),
    .Q(\Yin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[8]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][0] ),
    .Q(\Yin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Yin[9]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][1] ),
    .Q(\Yin[9] )
  );
  (* keep = 32'd1 *)
  IBUF clk_emu_IBUF_I (
    .I(clk_emu),
    .O(clk_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF get_emu_IBUF_I (
    .I(get_emu),
    .O(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) get_emu_IBUF_I_O_LUT2_I1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) get_emu_IBUF_I_O_LUT2_I1_1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h40)
  ) get_emu_IBUF_I_O_LUT2_I1_F_LUT3_I2 (
    .F(\stimIn[1][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h20)
  ) get_emu_IBUF_I_O_LUT2_I1_F_LUT3_I2_1 (
    .F(\stimIn[2][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h10)
  ) get_emu_IBUF_I_O_LUT2_I1_F_LUT3_I2_2 (
    .F(\stimIn[0][1]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_F)
  );
  (* keep = 32'd1 *)
  IBUF load_emu_IBUF_I (
    .I(load_emu),
    .O(load_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][0]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][1]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][2]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][3]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][4]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][5]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][6]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][7]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][0]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][1]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][2]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][3]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][4]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][5]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][6]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][7]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][0]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][1]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][2]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][3]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][4]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][5]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][6]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][7]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[2][7] )
  );
  GND \u_fir8.C[0][0]_GND_G  (
    .G(\u_fir8.C[0][0] )
  );
  VCC \u_fir8.C[0][2]_VCC_V  (
    .V(\u_fir8.C[0][2] )
  );
  (* keep = 32'd1 *)
  IBUF \u_fir8.clk_IBUF_O  (
    .I(clk_dut),
    .O(\u_fir8.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[0] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[1] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[2] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[3] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[4] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[5] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[6] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[1] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Xin[7] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[0] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[10] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[11] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[12] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[13] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[14] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[15] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[1] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[2] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[3] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[4] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[5] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[6] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[7] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[8] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\Yin[9] ),
    .Q(\u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[10] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[11] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[2]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[2] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[3] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[4] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[3]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[5] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[6] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[8] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[9] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ),
    .I1(\u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[12]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[1].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[1].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[0]_ALU_I0  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[0]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[0] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[1]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[0]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[1]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[1] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[2]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[1]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[2]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[2] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[2]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h695a)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h695a)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hde00)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h695a)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hde00)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h695a)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hde00)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h9c)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0_LUT3_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hde00)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he0)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1_LUT3_F  (
    .F(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[2].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[2].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[10] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[11] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[12] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[13] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[1]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[1] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[2]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[2] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[3] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[4] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[5] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_DFF_Q_D ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[6] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[7] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[8] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[9] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[3].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[3].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[10] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[11] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[12] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[1]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[1] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[2]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[2] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[3] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[4] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[5] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_DFF_Q_D ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[8] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[9] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[4].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[4].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[0]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[0]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[10] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96a6)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[11] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h62)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I0_LUT3_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[12] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[1]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[0]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[1] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[1] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[2]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[1]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[2] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[3] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_DFF_Q_D ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[4] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[5] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6696)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h28)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1_LUT3_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[6] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6696)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6996)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8828)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[7] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6696)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6996)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O  (
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8828)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8e28)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[8] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96a6)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O  (
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8828)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8e28)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[9] ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96a6)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ),
    .I1(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ),
    .I2(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ),
    .I3(\u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[5].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[5].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[1] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[10] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[11] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[2]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[2] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[3] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[4] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[5] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[6] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[7] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[8] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[9] ),
    .I1(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.mul[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[12]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[13]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15]_ALU_I0  (
    .CIN(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[14]_ALU_I0_COUT ),
    .COUT(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15]_ALU_I0_COUT ),
    .I0(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15] ),
    .I1(\u_fir8.C[0][0] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[6].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[6].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:34.5-38.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9]_DFF_Q_D ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:24.5-27.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[10]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[12]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[13]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[14]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15]_ALU_I1_COUT ),
    .I0(\u_fir8.C[0][0] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2]_ALU_I1  (
    .CIN(\u_fir8.C[0][0] ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[2]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[3]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[4]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[5]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[6]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[7]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:37.18-37.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9]_ALU_I1  (
    .CIN(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[8]_ALU_I1_COUT ),
    .COUT(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9]_ALU_I1_COUT ),
    .I0(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ),
    .I1(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9] ),
    .I3(\u_fir8.C[0][2] ),
    .SUM(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../2-5_Lab3_FIR8/RTL_Verilog/fir_pe.v:29.5-32.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9]_DFF_Q  (
    .CLK(\u_fir8.clk ),
    .D(\u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9] ),
    .Q(\u_fir8.gen_fir_pe[7].u_fir_pe.rYin[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ),
    .Q(\vectOut[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][0]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][0]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][0]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][0]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ),
    .Q(\vectOut[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6d4)
  ) \vectOut[0][1]_LUT4_I2  (
    .F(\vectOut[1][1]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][1] ),
    .I3(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb290)
  ) \vectOut[0][1]_LUT4_I2_1  (
    .F(\vectOut[1][1]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][1] ),
    .I3(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ),
    .Q(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ),
    .Q(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6b2)
  ) \vectOut[0][3]_LUT4_I2  (
    .F(\vectOut[2][3]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][3] ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][3]_LUT4_I2_1  (
    .F(\vectOut[2][3]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][3] ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ),
    .Q(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][4]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][4]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][4]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][4]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ),
    .Q(\vectOut[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6b2)
  ) \vectOut[0][5]_LUT4_I2  (
    .F(\vectOut[2][5]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][5] ),
    .I3(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][5]_LUT4_I2_1  (
    .F(\vectOut[2][5]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][5] ),
    .I3(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ),
    .Q(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ),
    .Q(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6b2)
  ) \vectOut[0][7]_LUT4_I2  (
    .F(\vectOut[2][7]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][7] ),
    .I3(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][7]_LUT4_I2_1  (
    .F(\vectOut[2][7]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][7] ),
    .I3(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] ),
    .Q(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] ),
    .Q(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][1]_MUX2_LUT5_S0  (
    .I0(\vectOut[1][1]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[1][1]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[1][1]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] ),
    .Q(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][2]_MUX2_LUT5_S0  (
    .I0(\vectOut[1][2]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[1][2]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[1][2]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] ),
    .Q(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] ),
    .Q(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] ),
    .Q(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] ),
    .Q(\vectOut[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][6]_MUX2_LUT5_S0  (
    .I0(\vectOut[1][6]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[1][6]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[1][6]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] ),
    .Q(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] ),
    .Q(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdb9)
  ) \vectOut[2][0]_LUT4_I2  (
    .F(\vectOut[0][0]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][0] ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6420)
  ) \vectOut[2][0]_LUT4_I2_1  (
    .F(\vectOut[0][0]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][0] ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] ),
    .Q(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] ),
    .Q(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfd64)
  ) \vectOut[2][2]_LUT4_I2  (
    .F(\vectOut[1][2]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][2] ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb920)
  ) \vectOut[2][2]_LUT4_I2_1  (
    .F(\vectOut[1][2]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][2] ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] ),
    .Q(\vectOut[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][3]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][3]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][3]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] ),
    .Q(\vectOut[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdb9)
  ) \vectOut[2][4]_LUT4_I2  (
    .F(\vectOut[0][4]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][4] ),
    .I3(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6420)
  ) \vectOut[2][4]_LUT4_I2_1  (
    .F(\vectOut[0][4]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][4] ),
    .I3(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] ),
    .Q(\vectOut[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][5]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][5]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][5]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][5]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] ),
    .Q(\vectOut[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfd64)
  ) \vectOut[2][6]_LUT4_I2  (
    .F(\vectOut[1][6]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][6] ),
    .I3(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb920)
  ) \vectOut[2][6]_LUT4_I2_1  (
    .F(\vectOut[1][6]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][6] ),
    .I3(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../fir8_wrapper.v:28.5-47.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] ),
    .Q(\vectOut[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][7]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][7]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][7]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][7]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][7] )
  );
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xout[0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ;
  assign \u_fir8.Yin[15]  = \Yin[15] ;
  assign \u_fir8.Yin[14]  = \Yin[14] ;
  assign \u_fir8.Yin[13]  = \Yin[13] ;
  assign \u_fir8.Yin[12]  = \Yin[12] ;
  assign \u_fir8.Yin[11]  = \Yin[11] ;
  assign \u_fir8.Yin[10]  = \Yin[10] ;
  assign \u_fir8.Yin[9]  = \Yin[9] ;
  assign \u_fir8.Yin[8]  = \Yin[8] ;
  assign \u_fir8.Yin[7]  = \Yin[7] ;
  assign \u_fir8.Yin[6]  = \Yin[6] ;
  assign \u_fir8.Yin[5]  = \Yin[5] ;
  assign \u_fir8.Yin[4]  = \Yin[4] ;
  assign \u_fir8.Yin[3]  = \Yin[3] ;
  assign \u_fir8.Yin[2]  = \Yin[2] ;
  assign \u_fir8.Yin[1]  = \Yin[1] ;
  assign \u_fir8.Yin[0]  = \Yin[0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[5]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[1]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[8][7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ;
  assign \u_fir8.X[8][6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ;
  assign \u_fir8.X[8][5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ;
  assign \u_fir8.X[8][4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ;
  assign \u_fir8.X[8][3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ;
  assign \u_fir8.X[8][2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ;
  assign \u_fir8.X[8][1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ;
  assign \u_fir8.X[8][0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ;
  assign \u_fir8.Y[5][0]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0] ;
  assign \u_fir8.Y[5][1]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[5][2]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[5][3]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[5][4]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[5][5]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[5][6]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6] ;
  assign \u_fir8.Xout[7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ;
  assign \u_fir8.Xout[6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ;
  assign \u_fir8.Xout[5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ;
  assign \u_fir8.Xout[4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ;
  assign \u_fir8.Xout[3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ;
  assign \u_fir8.Xout[2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ;
  assign \u_fir8.Xout[1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ;
  assign \u_fir8.Xout[0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0] ;
  assign \u_fir8.Y[0][15]  = \Yin[15] ;
  assign \u_fir8.Y[0][14]  = \Yin[14] ;
  assign \u_fir8.Y[0][13]  = \Yin[13] ;
  assign \u_fir8.Y[0][12]  = \Yin[12] ;
  assign \u_fir8.Y[0][11]  = \Yin[11] ;
  assign \u_fir8.Y[0][10]  = \Yin[10] ;
  assign \u_fir8.Y[0][9]  = \Yin[9] ;
  assign \u_fir8.Y[0][8]  = \Yin[8] ;
  assign \u_fir8.Y[0][7]  = \Yin[7] ;
  assign \u_fir8.Y[0][6]  = \Yin[6] ;
  assign \u_fir8.Y[0][5]  = \Yin[5] ;
  assign \u_fir8.Y[0][4]  = \Yin[4] ;
  assign \u_fir8.Y[0][3]  = \Yin[3] ;
  assign \u_fir8.Y[0][2]  = \Yin[2] ;
  assign \u_fir8.Y[0][1]  = \Yin[1] ;
  assign \u_fir8.Y[0][0]  = \Yin[0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[12]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[4][7]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[7] ;
  assign \u_fir8.X[4][6]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[4][5]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[4][4]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[4][3]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[4][2]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[4][1]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[4][0]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Xout[0] ;
  assign \u_fir8.Y[7][15]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[7][14]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[7][13]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[7][12]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[7][11]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[7][10]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[7][9]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[7][8]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[7][7]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[7][6]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[7][5]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[7][4]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[7][3]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[7][2]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[7][1]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[7][0]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0] ;
  assign \u_fir8.Y[5][7]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[5][8]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[5][9]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[5][10]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Y[5][11]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[5][12]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[5][13]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[5][14]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[5][15]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ;
  assign \u_fir8.C[3][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[3][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[3][5]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[3][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[3][3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[3][2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[3][1]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[3][0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[1][2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[1][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[1][0]  = \u_fir8.C[0][0] ;
  assign \Yout[15]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] ;
  assign \Yout[14]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] ;
  assign \Yout[13]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] ;
  assign \Yout[12]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] ;
  assign \Yout[11]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] ;
  assign \Yout[10]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] ;
  assign \Yout[9]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] ;
  assign \Yout[8]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] ;
  assign \Yout[7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] ;
  assign \Yout[6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] ;
  assign \Yout[5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] ;
  assign \Yout[4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] ;
  assign \Yout[3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] ;
  assign \Yout[2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] ;
  assign \Yout[1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] ;
  assign \Yout[0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ;
  assign \u_fir8.Y[2][15]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[2][14]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[2][13]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[2][12]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[2][11]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[2][10]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[2][9]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[2][8]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[2][7]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[2][6]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[2][5]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[2][4]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[2][3]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[2][2]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[2][1]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[2][0]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0] ;
  assign \u_fir8.Y[8][15]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[8][14]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[8][13]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[8][12]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[8][11]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[8][10]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[8][9]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[8][8]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[8][7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[8][6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[8][5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[8][4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[8][3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[8][2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[8][1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[8][0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[12]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Y[6][15]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[6][14]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[6][13]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[6][12]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[6][11]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[6][10]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[6][9]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[6][8]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[6][7]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[6][6]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[6][5]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[6][4]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[6][3]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[6][2]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[6][1]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[6][0]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ;
  assign \u_fir8.Y[3][15]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[3][14]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[3][13]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[3][12]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[3][11]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[3][10]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[3][9]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[3][8]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[3][7]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[3][6]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[3][5]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[3][4]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[3][3]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[3][2]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[3][1]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[3][0]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ;
  assign \u_fir8.X[7][0]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0] ;
  assign \u_fir8.X[7][1]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[6][7]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[7] ;
  assign \u_fir8.X[6][6]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[6][5]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[6][4]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[6][3]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[6][2]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[6][1]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[6][0]  = \u_fir8.gen_fir_pe[5].u_fir_pe.Xout[0] ;
  assign \u_fir8.X[7][2]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[7][3]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[7][4]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[7][5]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[7][6]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[7][7]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7] ;
  assign \u_fir8.X[2][7]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ;
  assign \u_fir8.X[2][6]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[2][5]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[2][4]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[2][3]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[2][2]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[2][1]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[2][0]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Y[1][15]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[1][14]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[1][13]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13] ;
  assign \u_fir8.Y[1][12]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[1][11]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[1][10]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[1][9]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[1][8]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[1][7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[1][6]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[1][5]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[1][4]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4] ;
  assign \u_fir8.Y[1][3]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[1][2]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[1][1]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[1][0]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[0][7]  = \Xin[7] ;
  assign \u_fir8.X[0][6]  = \Xin[6] ;
  assign \u_fir8.X[0][5]  = \Xin[5] ;
  assign \u_fir8.X[0][4]  = \Xin[4] ;
  assign \u_fir8.X[0][3]  = \Xin[3] ;
  assign \u_fir8.X[0][2]  = \Xin[2] ;
  assign \u_fir8.X[0][1]  = \Xin[1] ;
  assign \u_fir8.X[0][0]  = \Xin[0] ;
  assign \u_fir8.C[7][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[7][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[7][0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[6][2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[6][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[6][0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][4]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[5][3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[5][2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[5][0]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[12]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[11]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[10]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[8]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[6]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[5]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[4]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[3]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[2]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[5][7]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[7] ;
  assign \u_fir8.X[5][6]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[5][5]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[5][4]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[5][3]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[5][2]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[5][1]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[5][0]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0] ;
  assign \u_fir8.Xin[7]  = \Xin[7] ;
  assign \u_fir8.Xin[6]  = \Xin[6] ;
  assign \u_fir8.Xin[5]  = \Xin[5] ;
  assign \u_fir8.Xin[4]  = \Xin[4] ;
  assign \u_fir8.Xin[3]  = \Xin[3] ;
  assign \u_fir8.Xin[2]  = \Xin[2] ;
  assign \u_fir8.Xin[1]  = \Xin[1] ;
  assign \u_fir8.Xin[0]  = \Xin[0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[0][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][4]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[2][3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[2][2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[2][0]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3] ;
  assign \Xout[7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[9] ;
  assign \Xout[6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[8] ;
  assign \Xout[5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[7] ;
  assign \Xout[4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[6] ;
  assign \Xout[3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[5] ;
  assign \Xout[2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[4] ;
  assign \Xout[1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[3] ;
  assign \Xout[0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.mul[2] ;
  assign \u_fir8.X[1][7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.mul[9] ;
  assign \u_fir8.X[1][6]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[1][5]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5] ;
  assign \u_fir8.X[1][4]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4] ;
  assign \u_fir8.X[1][3]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[3] ;
  assign \u_fir8.X[1][2]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2] ;
  assign \u_fir8.X[1][1]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[1] ;
  assign \u_fir8.X[1][0]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[6] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[4]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Cin[0]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15] ;
  assign \u_fir8.Y[4][0]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[0] ;
  assign \u_fir8.Y[4][1]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[1] ;
  assign \u_fir8.Y[4][2]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[2] ;
  assign \u_fir8.Y[4][3]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[3] ;
  assign \u_fir8.Y[4][4]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[15]  = \Yin[15] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[14]  = \Yin[14] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[13]  = \Yin[13] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[12]  = \Yin[12] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[11]  = \Yin[11] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[10]  = \Yin[10] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[9]  = \Yin[9] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[8]  = \Yin[8] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[7]  = \Yin[7] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[6]  = \Yin[6] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[5]  = \Yin[5] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[4]  = \Yin[4] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[3]  = \Yin[3] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[2]  = \Yin[2] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[1]  = \Yin[1] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Yin[0]  = \Yin[0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[5]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[1]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Y[4][5]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[5] ;
  assign \u_fir8.Y[4][6]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[6] ;
  assign \u_fir8.Y[4][7]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[7] ;
  assign \u_fir8.Y[4][8]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[8] ;
  assign \u_fir8.Y[4][9]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[9] ;
  assign \u_fir8.Y[4][10]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[4][11]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[11] ;
  assign \u_fir8.Y[4][12]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[12] ;
  assign \u_fir8.Y[4][13]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13] ;
  assign \u_fir8.Yout[10]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[10] ;
  assign \u_fir8.Y[4][14]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[14] ;
  assign \u_fir8.Y[4][15]  = \u_fir8.gen_fir_pe[3].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[13]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[2] ;
  assign \u_fir8.Yout[3]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[1].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[2] ;
  assign \u_fir8.Yout[5]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[6] ;
  assign \u_fir8.X[3][3]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4] ;
  assign \u_fir8.Yout[2]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[12]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[11]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[10]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Yout[12]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[6] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[15]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[2]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[4][0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[4][1]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[5] ;
  assign \u_fir8.C[4][2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[3][1]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ;
  assign \u_fir8.C[4][3]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[4][4]  = \u_fir8.C[0][0] ;
  assign \u_fir8.C[4][5]  = \u_fir8.C[0][2] ;
  assign \u_fir8.C[4][6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[3][2]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ;
  assign \u_fir8.C[4][7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.Yout[13]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[8]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[8] ;
  assign \u_fir8.Yout[0]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[3]  = \u_fir8.C[0][2] ;
  assign \u_fir8.Yout[7]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[7]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[6]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[5]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[4]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[3]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[3] ;
  assign \u_fir8.Yout[14]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[2]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[6]  = \Xin[6] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[1]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[1] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.Xin[0]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[5]  = \Xin[5] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.mul[14]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[7] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[1]  = \Xin[1] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[3]  = \Xin[3] ;
  assign \u_fir8.Yout[15]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[15] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[7]  = \Xin[7] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[10]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[10] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[2]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[6]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[5]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[7]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[4]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[3] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[1]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[0]  = \Xin[0] ;
  assign \u_fir8.Yout[1]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[11]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[5]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[5] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[2]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[2] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[7]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[7] ;
  assign \u_fir8.Yout[4]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[4] ;
  assign \u_fir8.Yout[6]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6] ;
  assign \u_fir8.Yout[11]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[11] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[13]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[6]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[6] ;
  assign \u_fir8.Yout[8]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[8] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.mul[15]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[3][5]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[5] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Cin[0]  = \u_fir8.C[0][2] ;
  assign \u_fir8.gen_fir_pe[2].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.Yout[9]  = \u_fir8.gen_fir_pe[7].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[14]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[4]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[4] ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.X[3][7]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[7] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[12]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[12] ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[1]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1] ;
  assign \u_fir8.gen_fir_pe[4].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[2]  = \Xin[2] ;
  assign \u_fir8.gen_fir_pe[0].u_fir_pe.Xin[4]  = \Xin[4] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[3].u_fir_pe.mul[0]  = \u_fir8.C[0][0] ;
  assign \u_fir8.X[3][6]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[6] ;
  assign \u_fir8.X[3][4]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[4] ;
  assign \u_fir8.gen_fir_pe[6].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[0]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[0] ;
  assign \u_fir8.X[3][0]  = \u_fir8.gen_fir_pe[2].u_fir_pe.Xout[0] ;
  assign \u_fir8.gen_fir_pe[5].u_fir_pe.Yin[9]  = \u_fir8.gen_fir_pe[4].u_fir_pe.Yout[9] ;
  assign \u_fir8.gen_fir_pe[7].u_fir_pe.clk  = \u_fir8.clk ;
  assign \u_fir8.gen_fir_pe[1].u_fir_pe.Yin[3]  = \u_fir8.gen_fir_pe[0].u_fir_pe.Yout[3] ;
endmodule
