0.6
2019.2
Nov  6 2019
21:42:20
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/PICtoSRAM/lab4.V,1641848920,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_1.v,,PIC16F873;T74LS04;T74LS373;m62256,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0_1/sim/design_1_PIC16F873_0_0.v,1641849308,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0_1/sim/design_1_T74LS04_0_0.v,,design_1_PIC16F873_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0_1/sim/design_1_T74LS04_0_0.v,1641849308,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0_1/sim/design_1_T74LS373_0_0.v,,design_1_T74LS04_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0_1/sim/design_1_T74LS373_0_0.v,1641849308,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0_1/sim/design_1_m62256_0_0.v,,design_1_T74LS373_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0_1/sim/design_1_m62256_0_0.v,1641849308,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,,design_1_m62256_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v,1641849310,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_m62256_1_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v,,design_1_select_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,,design_1_splitter1_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v,,design_1_splitter2_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v,,design_1_splitter3_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1641968246,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1641848124,verilog,,,,glbl,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sim_1/new/test1.v,1641848124,verilog,,,,test,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1641969607,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sim_1/new/test1.v,,design_1_wrapper,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/select.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0_1/sim/design_1_PIC16F873_0_0.v,,select,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_1.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_2.v,,splitter1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_2.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_3.v,,splitter2,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_3.v,1641848126,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/select.v,,splitter3,,,,,,,,
