// Seed: 1632682696
module module_0 #(
    parameter id_1 = 32'd62
);
  defparam id_1 = id_1;
  integer id_2;
  assign id_2 = id_1;
  reg id_3;
  wire id_4;
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  reg id_8;
  wire id_9;
  always id_6[1 : 1].id_3 <= id_8.product;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14, id_15, id_16;
  wire id_17;
  module_0 modCall_1 ();
endmodule
