Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Wed Aug 26 21:34:57 2015
| Host         : localhost.localdomain running 64-bit CentOS release 6.7 (Final)
| Command      : report_control_sets -verbose -file base_zynq_design_wrapper_control_sets_placed.rpt
| Design       : base_zynq_design_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    47 |
| Minimum Number of register sites lost to control set restrictions |   125 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             145 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             187 |           73 |
| Yes          | No                    | No                     |             278 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             225 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                      Enable Signal                                                                     |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                         |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel        |                                                                                                                                                         |                1 |              2 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                            |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                         |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                         |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                           | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                     |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                3 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                      |                3 |              5 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                    | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |                3 |              5 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                      | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                |                2 |              6 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                           | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3      |                                                                                                                                                         |                1 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]  |                                                                                                                                                         |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]  |                                                                                                                                                         |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                     | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                                    | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |                1 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                  |                5 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                          | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |                4 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5                                           |                4 |             11 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |                5 |             11 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                         |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                         |                3 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O15     |                                                                                                                                                         |                3 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                         |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12[0]  |                                                                                                                                                         |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                         |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                              |                5 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                   | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                5 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                   | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                4 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                             | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                 |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                         |                5 |             20 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16[0]  |                                                                                                                                                         |                5 |             20 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                         |                6 |             20 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                         |                6 |             20 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                          | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                8 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                           |                                                                                                                                                         |                7 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                            | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 |                7 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                         |                9 |             34 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                         |                7 |             35 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                         |                8 |             35 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |               22 |             38 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                           |               11 |             40 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |               16 |             52 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |               17 |             57 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                        |                                                                                                                                                         |               65 |            146 |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


