
Balancing_Plate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000132c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         000000b8  20000000  0c00132c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000020  200000b8  0c0013e4  000100b8  2**2
                  ALLOC
  4 .no_init      00000014  2000ffc0  2000ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_frame  0000002c  00000000  00000000  000100b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  6 .build_attributes 00000435  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 35 0f 00 08     ............5...
 80001ac:	29 0f 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     )...............
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c00132c 	.word	0x0c00132c
 800024c:	20000000 	.word	0x20000000
 8000250:	000000b8 	.word	0x000000b8
 8000254:	0c0013e4 	.word	0x0c0013e4
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c00132c 	.word	0x0c00132c
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c00132c 	.word	0x0c00132c
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	200000b8 	.word	0x200000b8
 800027c:	00000020 	.word	0x00000020
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	0800033d 	.word	0x0800033d
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	0800120d 	.word	0x0800120d
 80002ac:	080011c5 	.word	0x080011c5

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SystemCoreClockUpdate>:
 80002b4:	4b1d      	ldr	r3, [pc, #116]	; (800032c <SystemCoreClockUpdate+0x78>)
 80002b6:	68db      	ldr	r3, [r3, #12]
 80002b8:	03d9      	lsls	r1, r3, #15
 80002ba:	b510      	push	{r4, lr}
 80002bc:	d525      	bpl.n	800030a <SystemCoreClockUpdate+0x56>
 80002be:	4b1c      	ldr	r3, [pc, #112]	; (8000330 <SystemCoreClockUpdate+0x7c>)
 80002c0:	68da      	ldr	r2, [r3, #12]
 80002c2:	f012 0f01 	tst.w	r2, #1
 80002c6:	461c      	mov	r4, r3
 80002c8:	d102      	bne.n	80002d0 <SystemCoreClockUpdate+0x1c>
 80002ca:	f000 ff21 	bl	8001110 <OSCHP_GetFrequency>
 80002ce:	e000      	b.n	80002d2 <SystemCoreClockUpdate+0x1e>
 80002d0:	4818      	ldr	r0, [pc, #96]	; (8000334 <SystemCoreClockUpdate+0x80>)
 80002d2:	6822      	ldr	r2, [r4, #0]
 80002d4:	4b16      	ldr	r3, [pc, #88]	; (8000330 <SystemCoreClockUpdate+0x7c>)
 80002d6:	0752      	lsls	r2, r2, #29
 80002d8:	d510      	bpl.n	80002fc <SystemCoreClockUpdate+0x48>
 80002da:	689a      	ldr	r2, [r3, #8]
 80002dc:	6899      	ldr	r1, [r3, #8]
 80002de:	689b      	ldr	r3, [r3, #8]
 80002e0:	f3c2 6203 	ubfx	r2, r2, #24, #4
 80002e4:	f3c3 4406 	ubfx	r4, r3, #16, #7
 80002e8:	1c53      	adds	r3, r2, #1
 80002ea:	fb04 3303 	mla	r3, r4, r3, r3
 80002ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80002f2:	f3c1 2306 	ubfx	r3, r1, #8, #7
 80002f6:	fb03 0000 	mla	r0, r3, r0, r0
 80002fa:	e007      	b.n	800030c <SystemCoreClockUpdate+0x58>
 80002fc:	689b      	ldr	r3, [r3, #8]
 80002fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000302:	3301      	adds	r3, #1
 8000304:	fbb0 f0f3 	udiv	r0, r0, r3
 8000308:	e000      	b.n	800030c <SystemCoreClockUpdate+0x58>
 800030a:	480a      	ldr	r0, [pc, #40]	; (8000334 <SystemCoreClockUpdate+0x80>)
 800030c:	4a07      	ldr	r2, [pc, #28]	; (800032c <SystemCoreClockUpdate+0x78>)
 800030e:	68d3      	ldr	r3, [r2, #12]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	3301      	adds	r3, #1
 8000314:	fbb0 f0f3 	udiv	r0, r0, r3
 8000318:	6913      	ldr	r3, [r2, #16]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	3301      	adds	r3, #1
 8000320:	fbb0 f0f3 	udiv	r0, r0, r3
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <SystemCoreClockUpdate+0x84>)
 8000326:	6018      	str	r0, [r3, #0]
 8000328:	bd10      	pop	{r4, pc}
 800032a:	bf00      	nop
 800032c:	50004600 	.word	0x50004600
 8000330:	50004710 	.word	0x50004710
 8000334:	016e3600 	.word	0x016e3600
 8000338:	2000ffc0 	.word	0x2000ffc0

0800033c <SystemInit>:
 800033c:	b538      	push	{r3, r4, r5, lr}
 800033e:	4a09      	ldr	r2, [pc, #36]	; (8000364 <SystemInit+0x28>)
 8000340:	4d09      	ldr	r5, [pc, #36]	; (8000368 <SystemInit+0x2c>)
 8000342:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
 8000346:	4623      	mov	r3, r4
 8000348:	cb03      	ldmia	r3!, {r0, r1}
 800034a:	42ab      	cmp	r3, r5
 800034c:	6010      	str	r0, [r2, #0]
 800034e:	6051      	str	r1, [r2, #4]
 8000350:	461c      	mov	r4, r3
 8000352:	f102 0208 	add.w	r2, r2, #8
 8000356:	d1f6      	bne.n	8000346 <SystemInit+0xa>
 8000358:	f000 fe9a 	bl	8001090 <SystemCoreSetup>
 800035c:	f000 fedc 	bl	8001118 <SystemCoreClockSetup>
 8000360:	bd38      	pop	{r3, r4, r5, pc}
 8000362:	bf00      	nop
 8000364:	2000ffc4 	.word	0x2000ffc4
 8000368:	20000010 	.word	0x20000010

0800036c <XMC_GPIO_Init>:
 800036c:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8000370:	4403      	add	r3, r0
 8000372:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000374:	f001 0403 	and.w	r4, r1, #3
 8000378:	691e      	ldr	r6, [r3, #16]
 800037a:	00e4      	lsls	r4, r4, #3
 800037c:	25f8      	movs	r5, #248	; 0xf8
 800037e:	40a5      	lsls	r5, r4
 8000380:	ea26 0505 	bic.w	r5, r6, r5
 8000384:	611d      	str	r5, [r3, #16]
 8000386:	6f46      	ldr	r6, [r0, #116]	; 0x74
 8000388:	004f      	lsls	r7, r1, #1
 800038a:	2503      	movs	r5, #3
 800038c:	40bd      	lsls	r5, r7
 800038e:	ea26 0505 	bic.w	r5, r6, r5
 8000392:	6745      	str	r5, [r0, #116]	; 0x74
 8000394:	4d16      	ldr	r5, [pc, #88]	; (80003f0 <XMC_GPIO_Init+0x84>)
 8000396:	42a8      	cmp	r0, r5
 8000398:	d003      	beq.n	80003a2 <XMC_GPIO_Init+0x36>
 800039a:	f505 7580 	add.w	r5, r5, #256	; 0x100
 800039e:	42a8      	cmp	r0, r5
 80003a0:	d107      	bne.n	80003b2 <XMC_GPIO_Init+0x46>
 80003a2:	6e05      	ldr	r5, [r0, #96]	; 0x60
 80003a4:	2601      	movs	r6, #1
 80003a6:	fa06 f101 	lsl.w	r1, r6, r1
 80003aa:	ea25 0101 	bic.w	r1, r5, r1
 80003ae:	6601      	str	r1, [r0, #96]	; 0x60
 80003b0:	e018      	b.n	80003e4 <XMC_GPIO_Init+0x78>
 80003b2:	f992 5000 	ldrsb.w	r5, [r2]
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	da14      	bge.n	80003e4 <XMC_GPIO_Init+0x78>
 80003ba:	6855      	ldr	r5, [r2, #4]
 80003bc:	408d      	lsls	r5, r1
 80003be:	6045      	str	r5, [r0, #4]
 80003c0:	08cd      	lsrs	r5, r1, #3
 80003c2:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80003c6:	f001 0107 	and.w	r1, r1, #7
 80003ca:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80003cc:	0089      	lsls	r1, r1, #2
 80003ce:	2507      	movs	r5, #7
 80003d0:	408d      	lsls	r5, r1
 80003d2:	ea26 0505 	bic.w	r5, r6, r5
 80003d6:	6405      	str	r5, [r0, #64]	; 0x40
 80003d8:	7a16      	ldrb	r6, [r2, #8]
 80003da:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80003dc:	fa06 f101 	lsl.w	r1, r6, r1
 80003e0:	4329      	orrs	r1, r5
 80003e2:	6401      	str	r1, [r0, #64]	; 0x40
 80003e4:	7812      	ldrb	r2, [r2, #0]
 80003e6:	6919      	ldr	r1, [r3, #16]
 80003e8:	40a2      	lsls	r2, r4
 80003ea:	430a      	orrs	r2, r1
 80003ec:	611a      	str	r2, [r3, #16]
 80003ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003f0:	48028e00 	.word	0x48028e00

080003f4 <XMC_SCU_lDelay>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	4604      	mov	r4, r0
 80003f8:	f7ff ff5c 	bl	80002b4 <SystemCoreClockUpdate>
 80003fc:	4b06      	ldr	r3, [pc, #24]	; (8000418 <XMC_SCU_lDelay+0x24>)
 80003fe:	4807      	ldr	r0, [pc, #28]	; (800041c <XMC_SCU_lDelay+0x28>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	fbb3 f3f0 	udiv	r3, r3, r0
 8000406:	fb03 f004 	mul.w	r0, r3, r4
 800040a:	2300      	movs	r3, #0
 800040c:	4283      	cmp	r3, r0
 800040e:	d002      	beq.n	8000416 <XMC_SCU_lDelay+0x22>
 8000410:	bf00      	nop
 8000412:	3301      	adds	r3, #1
 8000414:	e7fa      	b.n	800040c <XMC_SCU_lDelay+0x18>
 8000416:	bd10      	pop	{r4, pc}
 8000418:	2000ffc0 	.word	0x2000ffc0
 800041c:	000f4240 	.word	0x000f4240

08000420 <XMC_SCU_RESET_DeassertPeripheralReset>:
 8000420:	0f02      	lsrs	r2, r0, #28
 8000422:	230c      	movs	r3, #12
 8000424:	4353      	muls	r3, r2
 8000426:	4a02      	ldr	r2, [pc, #8]	; (8000430 <XMC_SCU_RESET_DeassertPeripheralReset+0x10>)
 8000428:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800042c:	5098      	str	r0, [r3, r2]
 800042e:	4770      	bx	lr
 8000430:	50004414 	.word	0x50004414

08000434 <XMC_SCU_RESET_IsPeripheralResetAsserted>:
 8000434:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
 8000438:	230c      	movs	r3, #12
 800043a:	0f00      	lsrs	r0, r0, #28
 800043c:	4358      	muls	r0, r3
 800043e:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
 8000442:	f503 4388 	add.w	r3, r3, #17408	; 0x4400
 8000446:	58c3      	ldr	r3, [r0, r3]
 8000448:	421a      	tst	r2, r3
 800044a:	bf14      	ite	ne
 800044c:	2001      	movne	r0, #1
 800044e:	2000      	moveq	r0, #0
 8000450:	4770      	bx	lr
	...

08000454 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
 8000456:	4a04      	ldr	r2, [pc, #16]	; (8000468 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x14>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	6810      	ldr	r0, [r2, #0]
 800045c:	f003 0301 	and.w	r3, r3, #1
 8000460:	40d8      	lsrs	r0, r3
 8000462:	4770      	bx	lr
 8000464:	50004600 	.word	0x50004600
 8000468:	2000ffc0 	.word	0x2000ffc0

0800046c <XMC_SCU_CLOCK_SetSystemClockSource>:
 800046c:	4a03      	ldr	r2, [pc, #12]	; (800047c <XMC_SCU_CLOCK_SetSystemClockSource+0x10>)
 800046e:	68d3      	ldr	r3, [r2, #12]
 8000470:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000474:	4318      	orrs	r0, r3
 8000476:	60d0      	str	r0, [r2, #12]
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	50004600 	.word	0x50004600

08000480 <XMC_SCU_CLOCK_SetUsbClockSource>:
 8000480:	4a03      	ldr	r2, [pc, #12]	; (8000490 <XMC_SCU_CLOCK_SetUsbClockSource+0x10>)
 8000482:	6993      	ldr	r3, [r2, #24]
 8000484:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000488:	4318      	orrs	r0, r3
 800048a:	6190      	str	r0, [r2, #24]
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	50004600 	.word	0x50004600

08000494 <XMC_SCU_CLOCK_SetWdtClockSource>:
 8000494:	4a03      	ldr	r2, [pc, #12]	; (80004a4 <XMC_SCU_CLOCK_SetWdtClockSource+0x10>)
 8000496:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000498:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800049c:	4318      	orrs	r0, r3
 800049e:	6250      	str	r0, [r2, #36]	; 0x24
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	50004600 	.word	0x50004600

080004a8 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
 80004a8:	4a06      	ldr	r2, [pc, #24]	; (80004c4 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x1c>)
 80004aa:	68d3      	ldr	r3, [r2, #12]
 80004ac:	b920      	cbnz	r0, 80004b8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x10>
 80004ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004b2:	f023 0301 	bic.w	r3, r3, #1
 80004b6:	e003      	b.n	80004c0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x18>
 80004b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	60d3      	str	r3, [r2, #12]
 80004c2:	4770      	bx	lr
 80004c4:	50004710 	.word	0x50004710

080004c8 <XMC_SCU_HIB_SetRtcClockSource>:
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <XMC_SCU_HIB_SetRtcClockSource+0x18>)
 80004ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80004ce:	071b      	lsls	r3, r3, #28
 80004d0:	d4fa      	bmi.n	80004c8 <XMC_SCU_HIB_SetRtcClockSource>
 80004d2:	4a04      	ldr	r2, [pc, #16]	; (80004e4 <XMC_SCU_HIB_SetRtcClockSource+0x1c>)
 80004d4:	68d3      	ldr	r3, [r2, #12]
 80004d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004da:	4318      	orrs	r0, r3
 80004dc:	60d0      	str	r0, [r2, #12]
 80004de:	4770      	bx	lr
 80004e0:	50004000 	.word	0x50004000
 80004e4:	50004300 	.word	0x50004300

080004e8 <XMC_SCU_HIB_SetStandbyClockSource>:
 80004e8:	4b05      	ldr	r3, [pc, #20]	; (8000500 <XMC_SCU_HIB_SetStandbyClockSource+0x18>)
 80004ea:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80004ee:	071b      	lsls	r3, r3, #28
 80004f0:	d4fa      	bmi.n	80004e8 <XMC_SCU_HIB_SetStandbyClockSource>
 80004f2:	4a04      	ldr	r2, [pc, #16]	; (8000504 <XMC_SCU_HIB_SetStandbyClockSource+0x1c>)
 80004f4:	68d3      	ldr	r3, [r2, #12]
 80004f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80004fa:	4318      	orrs	r0, r3
 80004fc:	60d0      	str	r0, [r2, #12]
 80004fe:	4770      	bx	lr
 8000500:	50004000 	.word	0x50004000
 8000504:	50004300 	.word	0x50004300

08000508 <XMC_SCU_CLOCK_SetSystemClockDivider>:
 8000508:	4a03      	ldr	r2, [pc, #12]	; (8000518 <XMC_SCU_CLOCK_SetSystemClockDivider+0x10>)
 800050a:	68d3      	ldr	r3, [r2, #12]
 800050c:	3801      	subs	r0, #1
 800050e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000512:	4303      	orrs	r3, r0
 8000514:	60d3      	str	r3, [r2, #12]
 8000516:	4770      	bx	lr
 8000518:	50004600 	.word	0x50004600

0800051c <XMC_SCU_CLOCK_SetCcuClockDivider>:
 800051c:	4a03      	ldr	r2, [pc, #12]	; (800052c <XMC_SCU_CLOCK_SetCcuClockDivider+0x10>)
 800051e:	6a13      	ldr	r3, [r2, #32]
 8000520:	3801      	subs	r0, #1
 8000522:	f023 0301 	bic.w	r3, r3, #1
 8000526:	4303      	orrs	r3, r0
 8000528:	6213      	str	r3, [r2, #32]
 800052a:	4770      	bx	lr
 800052c:	50004600 	.word	0x50004600

08000530 <XMC_SCU_CLOCK_SetCpuClockDivider>:
 8000530:	4a03      	ldr	r2, [pc, #12]	; (8000540 <XMC_SCU_CLOCK_SetCpuClockDivider+0x10>)
 8000532:	6913      	ldr	r3, [r2, #16]
 8000534:	3801      	subs	r0, #1
 8000536:	f023 0301 	bic.w	r3, r3, #1
 800053a:	4303      	orrs	r3, r0
 800053c:	6113      	str	r3, [r2, #16]
 800053e:	4770      	bx	lr
 8000540:	50004600 	.word	0x50004600

08000544 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x10>)
 8000546:	6953      	ldr	r3, [r2, #20]
 8000548:	3801      	subs	r0, #1
 800054a:	f023 0301 	bic.w	r3, r3, #1
 800054e:	4303      	orrs	r3, r0
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4770      	bx	lr
 8000554:	50004600 	.word	0x50004600

08000558 <XMC_SCU_CLOCK_SetUsbClockDivider>:
 8000558:	4a03      	ldr	r2, [pc, #12]	; (8000568 <XMC_SCU_CLOCK_SetUsbClockDivider+0x10>)
 800055a:	6993      	ldr	r3, [r2, #24]
 800055c:	3801      	subs	r0, #1
 800055e:	f023 0307 	bic.w	r3, r3, #7
 8000562:	4303      	orrs	r3, r0
 8000564:	6193      	str	r3, [r2, #24]
 8000566:	4770      	bx	lr
 8000568:	50004600 	.word	0x50004600

0800056c <XMC_SCU_CLOCK_SetEbuClockDivider>:
 800056c:	4a03      	ldr	r2, [pc, #12]	; (800057c <XMC_SCU_CLOCK_SetEbuClockDivider+0x10>)
 800056e:	69d3      	ldr	r3, [r2, #28]
 8000570:	3801      	subs	r0, #1
 8000572:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000576:	4303      	orrs	r3, r0
 8000578:	61d3      	str	r3, [r2, #28]
 800057a:	4770      	bx	lr
 800057c:	50004600 	.word	0x50004600

08000580 <XMC_SCU_CLOCK_SetWdtClockDivider>:
 8000580:	4a03      	ldr	r2, [pc, #12]	; (8000590 <XMC_SCU_CLOCK_SetWdtClockDivider+0x10>)
 8000582:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000584:	3801      	subs	r0, #1
 8000586:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800058a:	4303      	orrs	r3, r0
 800058c:	6253      	str	r3, [r2, #36]	; 0x24
 800058e:	4770      	bx	lr
 8000590:	50004600 	.word	0x50004600

08000594 <XMC_SCU_CLOCK_EnableClock>:
 8000594:	4b01      	ldr	r3, [pc, #4]	; (800059c <XMC_SCU_CLOCK_EnableClock+0x8>)
 8000596:	6058      	str	r0, [r3, #4]
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	50004600 	.word	0x50004600

080005a0 <XMC_SCU_CLOCK_StartUsbPll>:
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <XMC_SCU_CLOCK_StartUsbPll+0x40>)
 80005a2:	695a      	ldr	r2, [r3, #20]
 80005a4:	f042 0201 	orr.w	r2, r2, #1
 80005a8:	615a      	str	r2, [r3, #20]
 80005aa:	695a      	ldr	r2, [r3, #20]
 80005ac:	3801      	subs	r0, #1
 80005ae:	3901      	subs	r1, #1
 80005b0:	0600      	lsls	r0, r0, #24
 80005b2:	f042 0210 	orr.w	r2, r2, #16
 80005b6:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
 80005ba:	615a      	str	r2, [r3, #20]
 80005bc:	6159      	str	r1, [r3, #20]
 80005be:	695a      	ldr	r2, [r3, #20]
 80005c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80005c4:	615a      	str	r2, [r3, #20]
 80005c6:	695a      	ldr	r2, [r3, #20]
 80005c8:	f022 0210 	bic.w	r2, r2, #16
 80005cc:	615a      	str	r2, [r3, #20]
 80005ce:	695a      	ldr	r2, [r3, #20]
 80005d0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80005d4:	615a      	str	r2, [r3, #20]
 80005d6:	691a      	ldr	r2, [r3, #16]
 80005d8:	0752      	lsls	r2, r2, #29
 80005da:	d5fc      	bpl.n	80005d6 <XMC_SCU_CLOCK_StartUsbPll+0x36>
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	50004710 	.word	0x50004710

080005e4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
 80005e4:	b510      	push	{r4, lr}
 80005e6:	4c0b      	ldr	r4, [pc, #44]	; (8000614 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x30>)
 80005e8:	6863      	ldr	r3, [r4, #4]
 80005ea:	2801      	cmp	r0, #1
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	6063      	str	r3, [r4, #4]
 80005f2:	d10a      	bne.n	800060a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x26>
 80005f4:	6863      	ldr	r3, [r4, #4]
 80005f6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80005fa:	6063      	str	r3, [r4, #4]
 80005fc:	2064      	movs	r0, #100	; 0x64
 80005fe:	f7ff fef9 	bl	80003f4 <XMC_SCU_lDelay>
 8000602:	6863      	ldr	r3, [r4, #4]
 8000604:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000608:	6063      	str	r3, [r4, #4]
 800060a:	2064      	movs	r0, #100	; 0x64
 800060c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000610:	f7ff bef0 	b.w	80003f4 <XMC_SCU_lDelay>
 8000614:	50004710 	.word	0x50004710

08000618 <XMC_SCU_HIB_EnableHibernateDomain>:
 8000618:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <XMC_SCU_HIB_EnableHibernateDomain+0x2c>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	07d2      	lsls	r2, r2, #31
 800061e:	d504      	bpl.n	800062a <XMC_SCU_HIB_EnableHibernateDomain+0x12>
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <XMC_SCU_HIB_EnableHibernateDomain+0x30>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	0590      	lsls	r0, r2, #22
 8000626:	d406      	bmi.n	8000636 <XMC_SCU_HIB_EnableHibernateDomain+0x1e>
 8000628:	4770      	bx	lr
 800062a:	2201      	movs	r2, #1
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	07d1      	lsls	r1, r2, #31
 8000632:	d5fc      	bpl.n	800062e <XMC_SCU_HIB_EnableHibernateDomain+0x16>
 8000634:	e7f4      	b.n	8000620 <XMC_SCU_HIB_EnableHibernateDomain+0x8>
 8000636:	f44f 7200 	mov.w	r2, #512	; 0x200
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	0592      	lsls	r2, r2, #22
 8000640:	d4fc      	bmi.n	800063c <XMC_SCU_HIB_EnableHibernateDomain+0x24>
 8000642:	4770      	bx	lr
 8000644:	50004200 	.word	0x50004200
 8000648:	50004400 	.word	0x50004400

0800064c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x10>)
 800064e:	6818      	ldr	r0, [r3, #0]
 8000650:	f080 0008 	eor.w	r0, r0, #8
 8000654:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	50004300 	.word	0x50004300

08000660 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:
 8000660:	4b10      	ldr	r3, [pc, #64]	; (80006a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 8000662:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	4a0f      	ldr	r2, [pc, #60]	; (80006a8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)
 800066a:	69d1      	ldr	r1, [r2, #28]
 800066c:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8000670:	61d1      	str	r1, [r2, #28]
 8000672:	6859      	ldr	r1, [r3, #4]
 8000674:	0208      	lsls	r0, r1, #8
 8000676:	d5fc      	bpl.n	8000672 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x12>
 8000678:	490a      	ldr	r1, [pc, #40]	; (80006a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 800067a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800067e:	60c8      	str	r0, [r1, #12]
 8000680:	2108      	movs	r1, #8
 8000682:	6051      	str	r1, [r2, #4]
 8000684:	685a      	ldr	r2, [r3, #4]
 8000686:	0391      	lsls	r1, r2, #14
 8000688:	d5fc      	bpl.n	8000684 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x24>
 800068a:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 800068c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8000690:	60d1      	str	r1, [r2, #12]
 8000692:	4905      	ldr	r1, [pc, #20]	; (80006a8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)
 8000694:	68ca      	ldr	r2, [r1, #12]
 8000696:	f042 0208 	orr.w	r2, r2, #8
 800069a:	60ca      	str	r2, [r1, #12]
 800069c:	685a      	ldr	r2, [r3, #4]
 800069e:	0312      	lsls	r2, r2, #12
 80006a0:	d5fc      	bpl.n	800069c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3c>
 80006a2:	4770      	bx	lr
 80006a4:	50004074 	.word	0x50004074
 80006a8:	50004300 	.word	0x50004300

080006ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
 80006ac:	b570      	push	{r4, r5, r6, lr}
 80006ae:	4d0c      	ldr	r5, [pc, #48]	; (80006e0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x34>)
 80006b0:	4e0c      	ldr	r6, [pc, #48]	; (80006e4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x38>)
 80006b2:	686b      	ldr	r3, [r5, #4]
 80006b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006b8:	606b      	str	r3, [r5, #4]
 80006ba:	6874      	ldr	r4, [r6, #4]
 80006bc:	f000 fd28 	bl	8001110 <OSCHP_GetFrequency>
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x3c>)
 80006c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80006c6:	f424 2370 	bic.w	r3, r4, #983040	; 0xf0000
 80006ca:	3801      	subs	r0, #1
 80006cc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80006d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80006d4:	6073      	str	r3, [r6, #4]
 80006d6:	686b      	ldr	r3, [r5, #4]
 80006d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80006dc:	606b      	str	r3, [r5, #4]
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	50004710 	.word	0x50004710
 80006e4:	50004700 	.word	0x50004700
 80006e8:	002625a0 	.word	0x002625a0

080006ec <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x14>)
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	f400 7060 	and.w	r0, r0, #896	; 0x380
 80006f4:	f5a0 7360 	sub.w	r3, r0, #896	; 0x380
 80006f8:	4258      	negs	r0, r3
 80006fa:	4158      	adcs	r0, r3
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	50004710 	.word	0x50004710

08000704 <XMC_SCU_CLOCK_EnableSystemPll>:
 8000704:	4a03      	ldr	r2, [pc, #12]	; (8000714 <XMC_SCU_CLOCK_EnableSystemPll+0x10>)
 8000706:	6853      	ldr	r3, [r2, #4]
 8000708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800070c:	f023 0302 	bic.w	r3, r3, #2
 8000710:	6053      	str	r3, [r2, #4]
 8000712:	4770      	bx	lr
 8000714:	50004710 	.word	0x50004710

08000718 <XMC_SCU_CLOCK_DisableSystemPll>:
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <XMC_SCU_CLOCK_DisableSystemPll+0x10>)
 800071a:	6853      	ldr	r3, [r2, #4]
 800071c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000720:	f043 0302 	orr.w	r3, r3, #2
 8000724:	6053      	str	r3, [r2, #4]
 8000726:	4770      	bx	lr
 8000728:	50004710 	.word	0x50004710

0800072c <XMC_SCU_CLOCK_StepSystemPllFrequency>:
 800072c:	4a05      	ldr	r2, [pc, #20]	; (8000744 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x18>)
 800072e:	6893      	ldr	r3, [r2, #8]
 8000730:	3801      	subs	r0, #1
 8000732:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000736:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800073a:	6093      	str	r3, [r2, #8]
 800073c:	2032      	movs	r0, #50	; 0x32
 800073e:	f7ff be59 	b.w	80003f4 <XMC_SCU_lDelay>
 8000742:	bf00      	nop
 8000744:	50004710 	.word	0x50004710

08000748 <XMC_SCU_CLOCK_StartSystemPll>:
 8000748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800074c:	460c      	mov	r4, r1
 800074e:	4605      	mov	r5, r0
 8000750:	4690      	mov	r8, r2
 8000752:	461f      	mov	r7, r3
 8000754:	9e06      	ldr	r6, [sp, #24]
 8000756:	f7ff fea7 	bl	80004a8 <XMC_SCU_CLOCK_SetSystemPllClockSource>
 800075a:	2c01      	cmp	r4, #1
 800075c:	4c31      	ldr	r4, [pc, #196]	; (8000824 <XMC_SCU_CLOCK_StartSystemPll+0xdc>)
 800075e:	d152      	bne.n	8000806 <XMC_SCU_CLOCK_StartSystemPll+0xbe>
 8000760:	b935      	cbnz	r5, 8000770 <XMC_SCU_CLOCK_StartSystemPll+0x28>
 8000762:	f000 fcd5 	bl	8001110 <OSCHP_GetFrequency>
 8000766:	4d30      	ldr	r5, [pc, #192]	; (8000828 <XMC_SCU_CLOCK_StartSystemPll+0xe0>)
 8000768:	fbb0 f0f5 	udiv	r0, r0, r5
 800076c:	0580      	lsls	r0, r0, #22
 800076e:	e001      	b.n	8000774 <XMC_SCU_CLOCK_StartSystemPll+0x2c>
 8000770:	f04f 60c0 	mov.w	r0, #100663296	; 0x6000000
 8000774:	6863      	ldr	r3, [r4, #4]
 8000776:	f043 0301 	orr.w	r3, r3, #1
 800077a:	6063      	str	r3, [r4, #4]
 800077c:	6863      	ldr	r3, [r4, #4]
 800077e:	f043 0310 	orr.w	r3, r3, #16
 8000782:	6063      	str	r3, [r4, #4]
 8000784:	68a1      	ldr	r1, [r4, #8]
 8000786:	4b29      	ldr	r3, [pc, #164]	; (800082c <XMC_SCU_CLOCK_StartSystemPll+0xe4>)
 8000788:	f108 32ff 	add.w	r2, r8, #4294967295
 800078c:	400b      	ands	r3, r1
 800078e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000792:	1e7a      	subs	r2, r7, #1
 8000794:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8000798:	4378      	muls	r0, r7
 800079a:	2318      	movs	r3, #24
 800079c:	fbb0 f5f8 	udiv	r5, r0, r8
 80007a0:	fbb5 f3f3 	udiv	r3, r5, r3
 80007a4:	0d9b      	lsrs	r3, r3, #22
 80007a6:	3b01      	subs	r3, #1
 80007a8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80007ac:	60a3      	str	r3, [r4, #8]
 80007ae:	6863      	ldr	r3, [r4, #4]
 80007b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007b4:	6063      	str	r3, [r4, #4]
 80007b6:	6863      	ldr	r3, [r4, #4]
 80007b8:	f023 0310 	bic.w	r3, r3, #16
 80007bc:	6063      	str	r3, [r4, #4]
 80007be:	6863      	ldr	r3, [r4, #4]
 80007c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007c4:	6063      	str	r3, [r4, #4]
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	4a16      	ldr	r2, [pc, #88]	; (8000824 <XMC_SCU_CLOCK_StartSystemPll+0xdc>)
 80007ca:	0759      	lsls	r1, r3, #29
 80007cc:	d5fb      	bpl.n	80007c6 <XMC_SCU_CLOCK_StartSystemPll+0x7e>
 80007ce:	6853      	ldr	r3, [r2, #4]
 80007d0:	f023 0301 	bic.w	r3, r3, #1
 80007d4:	6053      	str	r3, [r2, #4]
 80007d6:	6823      	ldr	r3, [r4, #0]
 80007d8:	07da      	lsls	r2, r3, #31
 80007da:	d4fc      	bmi.n	80007d6 <XMC_SCU_CLOCK_StartSystemPll+0x8e>
 80007dc:	203c      	movs	r0, #60	; 0x3c
 80007de:	fbb5 f0f0 	udiv	r0, r5, r0
 80007e2:	0d80      	lsrs	r0, r0, #22
 80007e4:	4286      	cmp	r6, r0
 80007e6:	d201      	bcs.n	80007ec <XMC_SCU_CLOCK_StartSystemPll+0xa4>
 80007e8:	f7ff ffa0 	bl	800072c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80007ec:	205a      	movs	r0, #90	; 0x5a
 80007ee:	fbb5 f0f0 	udiv	r0, r5, r0
 80007f2:	0d80      	lsrs	r0, r0, #22
 80007f4:	4286      	cmp	r6, r0
 80007f6:	d201      	bcs.n	80007fc <XMC_SCU_CLOCK_StartSystemPll+0xb4>
 80007f8:	f7ff ff98 	bl	800072c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80007fc:	4630      	mov	r0, r6
 80007fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000802:	f7ff bf93 	b.w	800072c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000806:	68a3      	ldr	r3, [r4, #8]
 8000808:	3e01      	subs	r6, #1
 800080a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800080e:	431e      	orrs	r6, r3
 8000810:	60a6      	str	r6, [r4, #8]
 8000812:	6863      	ldr	r3, [r4, #4]
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6063      	str	r3, [r4, #4]
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	07db      	lsls	r3, r3, #31
 800081e:	d5fc      	bpl.n	800081a <XMC_SCU_CLOCK_StartSystemPll+0xd2>
 8000820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000824:	50004710 	.word	0x50004710
 8000828:	000f4240 	.word	0x000f4240
 800082c:	f08080ff 	.word	0xf08080ff

08000830 <XMC_SCU_CLOCK_Init>:
 8000830:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000832:	4604      	mov	r4, r0
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff fe19 	bl	800046c <XMC_SCU_CLOCK_SetSystemClockSource>
 800083a:	f7ff feed 	bl	8000618 <XMC_SCU_HIB_EnableHibernateDomain>
 800083e:	79e3      	ldrb	r3, [r4, #7]
 8000840:	b91b      	cbnz	r3, 800084a <XMC_SCU_CLOCK_Init+0x1a>
 8000842:	7a60      	ldrb	r0, [r4, #9]
 8000844:	f7ff fe50 	bl	80004e8 <XMC_SCU_HIB_SetStandbyClockSource>
 8000848:	e006      	b.n	8000858 <XMC_SCU_CLOCK_Init+0x28>
 800084a:	f7ff ff09 	bl	8000660 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
 800084e:	f7ff fefd 	bl	800064c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000852:	2800      	cmp	r0, #0
 8000854:	d0fb      	beq.n	800084e <XMC_SCU_CLOCK_Init+0x1e>
 8000856:	e7f4      	b.n	8000842 <XMC_SCU_CLOCK_Init+0x12>
 8000858:	4b1b      	ldr	r3, [pc, #108]	; (80008c8 <XMC_SCU_CLOCK_Init+0x98>)
 800085a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1fa      	bne.n	8000858 <XMC_SCU_CLOCK_Init+0x28>
 8000862:	7a20      	ldrb	r0, [r4, #8]
 8000864:	f7ff febe 	bl	80005e4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>
 8000868:	7c20      	ldrb	r0, [r4, #16]
 800086a:	f7ff fe4d 	bl	8000508 <XMC_SCU_CLOCK_SetSystemClockDivider>
 800086e:	7c60      	ldrb	r0, [r4, #17]
 8000870:	f7ff fe5e 	bl	8000530 <XMC_SCU_CLOCK_SetCpuClockDivider>
 8000874:	7ca0      	ldrb	r0, [r4, #18]
 8000876:	f7ff fe51 	bl	800051c <XMC_SCU_CLOCK_SetCcuClockDivider>
 800087a:	7ce0      	ldrb	r0, [r4, #19]
 800087c:	f7ff fe62 	bl	8000544 <XMC_SCU_CLOCK_SetPeripheralClockDivider>
 8000880:	79a3      	ldrb	r3, [r4, #6]
 8000882:	b923      	cbnz	r3, 800088e <XMC_SCU_CLOCK_Init+0x5e>
 8000884:	78e3      	ldrb	r3, [r4, #3]
 8000886:	b94b      	cbnz	r3, 800089c <XMC_SCU_CLOCK_Init+0x6c>
 8000888:	f7ff ff46 	bl	8000718 <XMC_SCU_CLOCK_DisableSystemPll>
 800088c:	e010      	b.n	80008b0 <XMC_SCU_CLOCK_Init+0x80>
 800088e:	f7ff ff0d 	bl	80006ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
 8000892:	f7ff ff2b 	bl	80006ec <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8000896:	2800      	cmp	r0, #0
 8000898:	d0fb      	beq.n	8000892 <XMC_SCU_CLOCK_Init+0x62>
 800089a:	e7f3      	b.n	8000884 <XMC_SCU_CLOCK_Init+0x54>
 800089c:	f7ff ff32 	bl	8000704 <XMC_SCU_CLOCK_EnableSystemPll>
 80008a0:	78a5      	ldrb	r5, [r4, #2]
 80008a2:	88a0      	ldrh	r0, [r4, #4]
 80008a4:	78e1      	ldrb	r1, [r4, #3]
 80008a6:	7862      	ldrb	r2, [r4, #1]
 80008a8:	7823      	ldrb	r3, [r4, #0]
 80008aa:	9500      	str	r5, [sp, #0]
 80008ac:	f7ff ff4c 	bl	8000748 <XMC_SCU_CLOCK_StartSystemPll>
 80008b0:	68e0      	ldr	r0, [r4, #12]
 80008b2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80008b6:	d101      	bne.n	80008bc <XMC_SCU_CLOCK_Init+0x8c>
 80008b8:	f7ff fdd8 	bl	800046c <XMC_SCU_CLOCK_SetSystemClockSource>
 80008bc:	b003      	add	sp, #12
 80008be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80008c2:	f7ff bcf7 	b.w	80002b4 <SystemCoreClockUpdate>
 80008c6:	bf00      	nop
 80008c8:	50004000 	.word	0x50004000

080008cc <XMC_CCU4_EnableModule>:
 80008cc:	b510      	push	{r4, lr}
 80008ce:	4604      	mov	r4, r0
 80008d0:	2010      	movs	r0, #16
 80008d2:	f7ff fe5f 	bl	8000594 <XMC_SCU_CLOCK_EnableClock>
 80008d6:	4b0c      	ldr	r3, [pc, #48]	; (8000908 <XMC_CCU4_EnableModule+0x3c>)
 80008d8:	429c      	cmp	r4, r3
 80008da:	d101      	bne.n	80008e0 <XMC_CCU4_EnableModule+0x14>
 80008dc:	2004      	movs	r0, #4
 80008de:	e00d      	b.n	80008fc <XMC_CCU4_EnableModule+0x30>
 80008e0:	4b0a      	ldr	r3, [pc, #40]	; (800090c <XMC_CCU4_EnableModule+0x40>)
 80008e2:	429c      	cmp	r4, r3
 80008e4:	d101      	bne.n	80008ea <XMC_CCU4_EnableModule+0x1e>
 80008e6:	2008      	movs	r0, #8
 80008e8:	e008      	b.n	80008fc <XMC_CCU4_EnableModule+0x30>
 80008ea:	4b09      	ldr	r3, [pc, #36]	; (8000910 <XMC_CCU4_EnableModule+0x44>)
 80008ec:	429c      	cmp	r4, r3
 80008ee:	d101      	bne.n	80008f4 <XMC_CCU4_EnableModule+0x28>
 80008f0:	2010      	movs	r0, #16
 80008f2:	e003      	b.n	80008fc <XMC_CCU4_EnableModule+0x30>
 80008f4:	4b07      	ldr	r3, [pc, #28]	; (8000914 <XMC_CCU4_EnableModule+0x48>)
 80008f6:	429c      	cmp	r4, r3
 80008f8:	d104      	bne.n	8000904 <XMC_CCU4_EnableModule+0x38>
 80008fa:	4807      	ldr	r0, [pc, #28]	; (8000918 <XMC_CCU4_EnableModule+0x4c>)
 80008fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000900:	f7ff bd8e 	b.w	8000420 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000904:	bd10      	pop	{r4, pc}
 8000906:	bf00      	nop
 8000908:	4000c000 	.word	0x4000c000
 800090c:	40010000 	.word	0x40010000
 8000910:	40014000 	.word	0x40014000
 8000914:	48004000 	.word	0x48004000
 8000918:	10000001 	.word	0x10000001

0800091c <XMC_CCU4_Init>:
 800091c:	b538      	push	{r3, r4, r5, lr}
 800091e:	4604      	mov	r4, r0
 8000920:	460d      	mov	r5, r1
 8000922:	f7ff ffd3 	bl	80008cc <XMC_CCU4_EnableModule>
 8000926:	f44f 7380 	mov.w	r3, #256	; 0x100
 800092a:	60e3      	str	r3, [r4, #12]
 800092c:	6823      	ldr	r3, [r4, #0]
 800092e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000932:	ea43 3185 	orr.w	r1, r3, r5, lsl #14
 8000936:	6021      	str	r1, [r4, #0]
 8000938:	bd38      	pop	{r3, r4, r5, pc}

0800093a <XMC_CCU4_SLICE_CompareInit>:
 800093a:	680b      	ldr	r3, [r1, #0]
 800093c:	6143      	str	r3, [r0, #20]
 800093e:	794b      	ldrb	r3, [r1, #5]
 8000940:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000944:	051b      	lsls	r3, r3, #20
 8000946:	6043      	str	r3, [r0, #4]
 8000948:	790b      	ldrb	r3, [r1, #4]
 800094a:	f003 030f 	and.w	r3, r3, #15
 800094e:	6243      	str	r3, [r0, #36]	; 0x24
 8000950:	794b      	ldrb	r3, [r1, #5]
 8000952:	f003 030f 	and.w	r3, r3, #15
 8000956:	6203      	str	r3, [r0, #32]
 8000958:	794b      	ldrb	r3, [r1, #5]
 800095a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800095e:	6183      	str	r3, [r0, #24]
 8000960:	790b      	ldrb	r3, [r1, #4]
 8000962:	091b      	lsrs	r3, r3, #4
 8000964:	62c3      	str	r3, [r0, #44]	; 0x2c
 8000966:	4770      	bx	lr

08000968 <XMC_CCU4_SLICE_SetInterruptNode>:
 8000968:	2909      	cmp	r1, #9
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	bf9c      	itt	ls
 800096e:	4c09      	ldrls	r4, [pc, #36]	; (8000994 <XMC_CCU4_SLICE_SetInterruptNode+0x2c>)
 8000970:	4d09      	ldrls	r5, [pc, #36]	; (8000998 <XMC_CCU4_SLICE_SetInterruptNode+0x30>)
 8000972:	f8d0 30a8 	ldr.w	r3, [r0, #168]	; 0xa8
 8000976:	bf99      	ittee	ls
 8000978:	5c64      	ldrbls	r4, [r4, r1]
 800097a:	f835 1011 	ldrhls.w	r1, [r5, r1, lsl #1]
 800097e:	f44f 5140 	movhi.w	r1, #12288	; 0x3000
 8000982:	240c      	movhi	r4, #12
 8000984:	ea23 0301 	bic.w	r3, r3, r1
 8000988:	40a2      	lsls	r2, r4
 800098a:	431a      	orrs	r2, r3
 800098c:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
 8000990:	bd30      	pop	{r4, r5, pc}
 8000992:	bf00      	nop
 8000994:	0800125c 	.word	0x0800125c
 8000998:	08001266 	.word	0x08001266

0800099c <XMC_UART_CH_Init>:
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	460e      	mov	r6, r1
 80009a0:	4604      	mov	r4, r0
 80009a2:	f000 f96b 	bl	8000c7c <XMC_USIC_CH_Enable>
 80009a6:	7a35      	ldrb	r5, [r6, #8]
 80009a8:	7933      	ldrb	r3, [r6, #4]
 80009aa:	6831      	ldr	r1, [r6, #0]
 80009ac:	2d00      	cmp	r5, #0
 80009ae:	bf08      	it	eq
 80009b0:	2510      	moveq	r5, #16
 80009b2:	4620      	mov	r0, r4
 80009b4:	462a      	mov	r2, r5
 80009b6:	b113      	cbz	r3, 80009be <XMC_UART_CH_Init+0x22>
 80009b8:	f000 f88c 	bl	8000ad4 <XMC_USIC_CH_SetBaudrateEx>
 80009bc:	e001      	b.n	80009c2 <XMC_UART_CH_Init+0x26>
 80009be:	f000 f84b 	bl	8000a58 <XMC_USIC_CH_SetBaudrate>
 80009c2:	79f3      	ldrb	r3, [r6, #7]
 80009c4:	3b01      	subs	r3, #1
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80009cc:	086d      	lsrs	r5, r5, #1
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	3501      	adds	r5, #1
 80009d4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80009d8:	63e3      	str	r3, [r4, #60]	; 0x3c
 80009da:	7973      	ldrb	r3, [r6, #5]
 80009dc:	3b01      	subs	r3, #1
 80009de:	061b      	lsls	r3, r3, #24
 80009e0:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 80009e4:	6363      	str	r3, [r4, #52]	; 0x34
 80009e6:	79b3      	ldrb	r3, [r6, #6]
 80009e8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80009ea:	b903      	cbnz	r3, 80009ee <XMC_UART_CH_Init+0x52>
 80009ec:	7973      	ldrb	r3, [r6, #5]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80009f4:	6363      	str	r3, [r4, #52]	; 0x34
 80009f6:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80009fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80009fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000a00:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000a02:	8973      	ldrh	r3, [r6, #10]
 8000a04:	6423      	str	r3, [r4, #64]	; 0x40
 8000a06:	bd70      	pop	{r4, r5, r6, pc}

08000a08 <XMC_UART_CH_Transmit>:
 8000a08:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000a0c:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000a10:	d108      	bne.n	8000a24 <XMC_UART_CH_Transmit+0x1c>
 8000a12:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000a14:	061b      	lsls	r3, r3, #24
 8000a16:	d4fc      	bmi.n	8000a12 <XMC_UART_CH_Transmit+0xa>
 8000a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a1c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000a1e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000a22:	4770      	bx	lr
 8000a24:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000a28:	4770      	bx	lr

08000a2a <XMC_UART_CH_GetReceivedData>:
 8000a2a:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000a2e:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000a32:	bf0c      	ite	eq
 8000a34:	6d40      	ldreq	r0, [r0, #84]	; 0x54
 8000a36:	f8d0 011c 	ldrne.w	r0, [r0, #284]	; 0x11c
 8000a3a:	b280      	uxth	r0, r0
 8000a3c:	4770      	bx	lr
	...

08000a40 <XMC_USIC_Enable.part.0>:
 8000a40:	b508      	push	{r3, lr}
 8000a42:	4804      	ldr	r0, [pc, #16]	; (8000a54 <XMC_USIC_Enable.part.0+0x14>)
 8000a44:	f7ff fcec 	bl	8000420 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000a48:	4802      	ldr	r0, [pc, #8]	; (8000a54 <XMC_USIC_Enable.part.0+0x14>)
 8000a4a:	f7ff fcf3 	bl	8000434 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	d1fa      	bne.n	8000a48 <XMC_USIC_Enable.part.0+0x8>
 8000a52:	bd08      	pop	{r3, pc}
 8000a54:	10000080 	.word	0x10000080

08000a58 <XMC_USIC_CH_SetBaudrate>:
 8000a58:	2963      	cmp	r1, #99	; 0x63
 8000a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a5e:	4605      	mov	r5, r0
 8000a60:	460c      	mov	r4, r1
 8000a62:	4616      	mov	r6, r2
 8000a64:	d930      	bls.n	8000ac8 <XMC_USIC_CH_SetBaudrate+0x70>
 8000a66:	b37a      	cbz	r2, 8000ac8 <XMC_USIC_CH_SetBaudrate+0x70>
 8000a68:	f7ff fcf4 	bl	8000454 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8000a6c:	2164      	movs	r1, #100	; 0x64
 8000a6e:	f240 3cff 	movw	ip, #1023	; 0x3ff
 8000a72:	fbb0 fef1 	udiv	lr, r0, r1
 8000a76:	fbb4 f4f1 	udiv	r4, r4, r1
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	4374      	muls	r4, r6
 8000a7e:	ebce 278e 	rsb	r7, lr, lr, lsl #10
 8000a82:	460a      	mov	r2, r1
 8000a84:	4660      	mov	r0, ip
 8000a86:	fbb7 f3f4 	udiv	r3, r7, r4
 8000a8a:	ea4f 2893 	mov.w	r8, r3, lsr #10
 8000a8e:	f5b8 6f80 	cmp.w	r8, #1024	; 0x400
 8000a92:	d206      	bcs.n	8000aa2 <XMC_USIC_CH_SetBaudrate+0x4a>
 8000a94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000a98:	4563      	cmp	r3, ip
 8000a9a:	bf3e      	ittt	cc
 8000a9c:	469c      	movcc	ip, r3
 8000a9e:	4641      	movcc	r1, r8
 8000aa0:	4602      	movcc	r2, r0
 8000aa2:	3801      	subs	r0, #1
 8000aa4:	ebce 0707 	rsb	r7, lr, r7
 8000aa8:	d1ed      	bne.n	8000a86 <XMC_USIC_CH_SetBaudrate+0x2e>
 8000aaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000aae:	612a      	str	r2, [r5, #16]
 8000ab0:	696a      	ldr	r2, [r5, #20]
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <XMC_USIC_CH_SetBaudrate+0x78>)
 8000ab4:	3e01      	subs	r6, #1
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8000abc:	3901      	subs	r1, #1
 8000abe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ac2:	616b      	str	r3, [r5, #20]
 8000ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ac8:	2001      	movs	r0, #1
 8000aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ace:	bf00      	nop
 8000ad0:	fc0080ef 	.word	0xfc0080ef

08000ad4 <XMC_USIC_CH_SetBaudrateEx>:
 8000ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ad8:	460f      	mov	r7, r1
 8000ada:	4690      	mov	r8, r2
 8000adc:	4605      	mov	r5, r0
 8000ade:	f7ff fcb9 	bl	8000454 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8000ae2:	fb08 f207 	mul.w	r2, r8, r7
 8000ae6:	4290      	cmp	r0, r2
 8000ae8:	d937      	bls.n	8000b5a <XMC_USIC_CH_SetBaudrateEx+0x86>
 8000aea:	fbb0 f3f2 	udiv	r3, r0, r2
 8000aee:	0051      	lsls	r1, r2, #1
 8000af0:	2601      	movs	r6, #1
 8000af2:	f240 34fe 	movw	r4, #1022	; 0x3fe
 8000af6:	42a3      	cmp	r3, r4
 8000af8:	d904      	bls.n	8000b04 <XMC_USIC_CH_SetBaudrateEx+0x30>
 8000afa:	fbb0 f3f1 	udiv	r3, r0, r1
 8000afe:	3601      	adds	r6, #1
 8000b00:	4411      	add	r1, r2
 8000b02:	e7f6      	b.n	8000af2 <XMC_USIC_CH_SetBaudrateEx+0x1e>
 8000b04:	1c5a      	adds	r2, r3, #1
 8000b06:	fb08 f406 	mul.w	r4, r8, r6
 8000b0a:	fb03 f106 	mul.w	r1, r3, r6
 8000b0e:	4354      	muls	r4, r2
 8000b10:	fbb0 f4f4 	udiv	r4, r0, r4
 8000b14:	1b3c      	subs	r4, r7, r4
 8000b16:	2c00      	cmp	r4, #0
 8000b18:	fb08 f101 	mul.w	r1, r8, r1
 8000b1c:	fbb0 f0f1 	udiv	r0, r0, r1
 8000b20:	eba7 0700 	sub.w	r7, r7, r0
 8000b24:	bfb8      	it	lt
 8000b26:	4264      	neglt	r4, r4
 8000b28:	2f00      	cmp	r7, #0
 8000b2a:	bfb8      	it	lt
 8000b2c:	427f      	neglt	r7, r7
 8000b2e:	42bc      	cmp	r4, r7
 8000b30:	bfb8      	it	lt
 8000b32:	4613      	movlt	r3, r2
 8000b34:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8000b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b3c:	612b      	str	r3, [r5, #16]
 8000b3e:	696a      	ldr	r2, [r5, #20]
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <XMC_USIC_CH_SetBaudrateEx+0x8c>)
 8000b42:	f108 38ff 	add.w	r8, r8, #4294967295
 8000b46:	4013      	ands	r3, r2
 8000b48:	ea43 2388 	orr.w	r3, r3, r8, lsl #10
 8000b4c:	3e01      	subs	r6, #1
 8000b4e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b52:	616b      	str	r3, [r5, #20]
 8000b54:	2000      	movs	r0, #0
 8000b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b60:	fc0080ef 	.word	0xfc0080ef

08000b64 <XMC_USIC_CH_TXFIFO_Configure>:
 8000b64:	b530      	push	{r4, r5, lr}
 8000b66:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
 8000b6a:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 8000b6e:	f8c0 4108 	str.w	r4, [r0, #264]	; 0x108
 8000b72:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
 8000b76:	4c05      	ldr	r4, [pc, #20]	; (8000b8c <XMC_USIC_CH_TXFIFO_Configure+0x28>)
 8000b78:	402c      	ands	r4, r5
 8000b7a:	4321      	orrs	r1, r4
 8000b7c:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
 8000b80:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8000b84:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8000b88:	bd30      	pop	{r4, r5, pc}
 8000b8a:	bf00      	nop
 8000b8c:	f8ffc0c0 	.word	0xf8ffc0c0

08000b90 <XMC_USIC_CH_RXFIFO_Configure>:
 8000b90:	b530      	push	{r4, r5, lr}
 8000b92:	f8d0 410c 	ldr.w	r4, [r0, #268]	; 0x10c
 8000b96:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 8000b9a:	f8c0 410c 	str.w	r4, [r0, #268]	; 0x10c
 8000b9e:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c
 8000ba2:	4c06      	ldr	r4, [pc, #24]	; (8000bbc <XMC_USIC_CH_RXFIFO_Configure+0x2c>)
 8000ba4:	402c      	ands	r4, r5
 8000ba6:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8000baa:	4321      	orrs	r1, r4
 8000bac:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
 8000bb0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8000bb4:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000bb8:	bd30      	pop	{r4, r5, pc}
 8000bba:	bf00      	nop
 8000bbc:	efffc0c0 	.word	0xefffc0c0

08000bc0 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
 8000bc0:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000bc4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000bc8:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000bcc:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000bd0:	0609      	lsls	r1, r1, #24
 8000bd2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 8000bd6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000be0:	4770      	bx	lr

08000be2 <XMC_USIC_CH_SetInterruptNodePointer>:
 8000be2:	b510      	push	{r4, lr}
 8000be4:	2307      	movs	r3, #7
 8000be6:	6984      	ldr	r4, [r0, #24]
 8000be8:	408b      	lsls	r3, r1
 8000bea:	ea24 0303 	bic.w	r3, r4, r3
 8000bee:	408a      	lsls	r2, r1
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	6182      	str	r2, [r0, #24]
 8000bf4:	bd10      	pop	{r4, pc}

08000bf6 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:
 8000bf6:	b510      	push	{r4, lr}
 8000bf8:	2307      	movs	r3, #7
 8000bfa:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
 8000bfe:	408b      	lsls	r3, r1
 8000c00:	ea24 0303 	bic.w	r3, r4, r3
 8000c04:	408a      	lsls	r2, r1
 8000c06:	431a      	orrs	r2, r3
 8000c08:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
 8000c0c:	bd10      	pop	{r4, pc}

08000c0e <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:
 8000c0e:	b510      	push	{r4, lr}
 8000c10:	2307      	movs	r3, #7
 8000c12:	f8d0 410c 	ldr.w	r4, [r0, #268]	; 0x10c
 8000c16:	408b      	lsls	r3, r1
 8000c18:	ea24 0303 	bic.w	r3, r4, r3
 8000c1c:	408a      	lsls	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
 8000c24:	bd10      	pop	{r4, pc}
	...

08000c28 <XMC_USIC_Enable>:
 8000c28:	b508      	push	{r3, lr}
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <XMC_USIC_Enable+0x44>)
 8000c2c:	4298      	cmp	r0, r3
 8000c2e:	d10a      	bne.n	8000c46 <XMC_USIC_Enable+0x1e>
 8000c30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000c34:	f7ff fbf4 	bl	8000420 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000c38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000c3c:	f7ff fbfa 	bl	8000434 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000c40:	2800      	cmp	r0, #0
 8000c42:	d1f9      	bne.n	8000c38 <XMC_USIC_Enable+0x10>
 8000c44:	bd08      	pop	{r3, pc}
 8000c46:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <XMC_USIC_Enable+0x48>)
 8000c48:	4298      	cmp	r0, r3
 8000c4a:	d103      	bne.n	8000c54 <XMC_USIC_Enable+0x2c>
 8000c4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000c50:	f7ff bef6 	b.w	8000a40 <XMC_USIC_Enable.part.0>
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <XMC_USIC_Enable+0x4c>)
 8000c56:	4298      	cmp	r0, r3
 8000c58:	d107      	bne.n	8000c6a <XMC_USIC_Enable+0x42>
 8000c5a:	4807      	ldr	r0, [pc, #28]	; (8000c78 <XMC_USIC_Enable+0x50>)
 8000c5c:	f7ff fbe0 	bl	8000420 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000c60:	4805      	ldr	r0, [pc, #20]	; (8000c78 <XMC_USIC_Enable+0x50>)
 8000c62:	f7ff fbe7 	bl	8000434 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000c66:	2800      	cmp	r0, #0
 8000c68:	d1fa      	bne.n	8000c60 <XMC_USIC_Enable+0x38>
 8000c6a:	bd08      	pop	{r3, pc}
 8000c6c:	40030008 	.word	0x40030008
 8000c70:	48020008 	.word	0x48020008
 8000c74:	48024008 	.word	0x48024008
 8000c78:	10000100 	.word	0x10000100

08000c7c <XMC_USIC_CH_Enable>:
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <XMC_USIC_CH_Enable+0x54>)
 8000c7e:	4298      	cmp	r0, r3
 8000c80:	b510      	push	{r4, lr}
 8000c82:	4604      	mov	r4, r0
 8000c84:	d003      	beq.n	8000c8e <XMC_USIC_CH_Enable+0x12>
 8000c86:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c8a:	4298      	cmp	r0, r3
 8000c8c:	d101      	bne.n	8000c92 <XMC_USIC_CH_Enable+0x16>
 8000c8e:	4811      	ldr	r0, [pc, #68]	; (8000cd4 <XMC_USIC_CH_Enable+0x58>)
 8000c90:	e011      	b.n	8000cb6 <XMC_USIC_CH_Enable+0x3a>
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <XMC_USIC_CH_Enable+0x5c>)
 8000c94:	4298      	cmp	r0, r3
 8000c96:	d003      	beq.n	8000ca0 <XMC_USIC_CH_Enable+0x24>
 8000c98:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c9c:	4298      	cmp	r0, r3
 8000c9e:	d102      	bne.n	8000ca6 <XMC_USIC_CH_Enable+0x2a>
 8000ca0:	f7ff fece 	bl	8000a40 <XMC_USIC_Enable.part.0>
 8000ca4:	e009      	b.n	8000cba <XMC_USIC_CH_Enable+0x3e>
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	; (8000cdc <XMC_USIC_CH_Enable+0x60>)
 8000ca8:	4298      	cmp	r0, r3
 8000caa:	d003      	beq.n	8000cb4 <XMC_USIC_CH_Enable+0x38>
 8000cac:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000cb0:	4298      	cmp	r0, r3
 8000cb2:	d102      	bne.n	8000cba <XMC_USIC_CH_Enable+0x3e>
 8000cb4:	480a      	ldr	r0, [pc, #40]	; (8000ce0 <XMC_USIC_CH_Enable+0x64>)
 8000cb6:	f7ff ffb7 	bl	8000c28 <XMC_USIC_Enable>
 8000cba:	2303      	movs	r3, #3
 8000cbc:	60e3      	str	r3, [r4, #12]
 8000cbe:	68e3      	ldr	r3, [r4, #12]
 8000cc0:	07db      	lsls	r3, r3, #31
 8000cc2:	d5fc      	bpl.n	8000cbe <XMC_USIC_CH_Enable+0x42>
 8000cc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000cc6:	f023 030f 	bic.w	r3, r3, #15
 8000cca:	6423      	str	r3, [r4, #64]	; 0x40
 8000ccc:	bd10      	pop	{r4, pc}
 8000cce:	bf00      	nop
 8000cd0:	40030000 	.word	0x40030000
 8000cd4:	40030008 	.word	0x40030008
 8000cd8:	48020000 	.word	0x48020000
 8000cdc:	48024000 	.word	0x48024000
 8000ce0:	48024008 	.word	0x48024008

08000ce4 <_init>:
 8000ce4:	4770      	bx	lr

08000ce6 <UART_lReconfigureRxFIFO>:
 8000ce6:	6843      	ldr	r3, [r0, #4]
 8000ce8:	6800      	ldr	r0, [r0, #0]
 8000cea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000cee:	2201      	movs	r2, #1
 8000cf0:	409a      	lsls	r2, r3
 8000cf2:	4291      	cmp	r1, r2
 8000cf4:	bf34      	ite	cc
 8000cf6:	f101 32ff 	addcc.w	r2, r1, #4294967295
 8000cfa:	f102 32ff 	addcs.w	r2, r2, #4294967295
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f7ff bf5e 	b.w	8000bc0 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>

08000d04 <UART_Init>:
 8000d04:	6843      	ldr	r3, [r0, #4]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	4718      	bx	r3

08000d0a <UART_lTransmitHandler>:
 8000d0a:	b570      	push	{r4, r5, r6, lr}
 8000d0c:	6884      	ldr	r4, [r0, #8]
 8000d0e:	68e3      	ldr	r3, [r4, #12]
 8000d10:	68a2      	ldr	r2, [r4, #8]
 8000d12:	4293      	cmp	r3, r2
 8000d14:	4605      	mov	r5, r0
 8000d16:	d21e      	bcs.n	8000d56 <UART_lTransmitHandler+0x4c>
 8000d18:	6842      	ldr	r2, [r0, #4]
 8000d1a:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 8000d1e:	b18a      	cbz	r2, 8000d44 <UART_lTransmitHandler+0x3a>
 8000d20:	6828      	ldr	r0, [r5, #0]
 8000d22:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8000d26:	04de      	lsls	r6, r3, #19
 8000d28:	d40b      	bmi.n	8000d42 <UART_lTransmitHandler+0x38>
 8000d2a:	68e3      	ldr	r3, [r4, #12]
 8000d2c:	68a2      	ldr	r2, [r4, #8]
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d230      	bcs.n	8000d94 <UART_lTransmitHandler+0x8a>
 8000d32:	6822      	ldr	r2, [r4, #0]
 8000d34:	5cd1      	ldrb	r1, [r2, r3]
 8000d36:	f7ff fe67 	bl	8000a08 <XMC_UART_CH_Transmit>
 8000d3a:	68e3      	ldr	r3, [r4, #12]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	60e3      	str	r3, [r4, #12]
 8000d40:	e7ee      	b.n	8000d20 <UART_lTransmitHandler+0x16>
 8000d42:	bd70      	pop	{r4, r5, r6, pc}
 8000d44:	6822      	ldr	r2, [r4, #0]
 8000d46:	6800      	ldr	r0, [r0, #0]
 8000d48:	5cd1      	ldrb	r1, [r2, r3]
 8000d4a:	f7ff fe5d 	bl	8000a08 <XMC_UART_CH_Transmit>
 8000d4e:	68e3      	ldr	r3, [r4, #12]
 8000d50:	3301      	adds	r3, #1
 8000d52:	60e3      	str	r3, [r4, #12]
 8000d54:	bd70      	pop	{r4, r5, r6, pc}
 8000d56:	6803      	ldr	r3, [r0, #0]
 8000d58:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8000d5c:	0511      	lsls	r1, r2, #20
 8000d5e:	d519      	bpl.n	8000d94 <UART_lTransmitHandler+0x8a>
 8000d60:	6841      	ldr	r1, [r0, #4]
 8000d62:	f891 202b 	ldrb.w	r2, [r1, #43]	; 0x2b
 8000d66:	b132      	cbz	r2, 8000d76 <UART_lTransmitHandler+0x6c>
 8000d68:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8000d6c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8000d70:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8000d74:	e003      	b.n	8000d7e <UART_lTransmitHandler+0x74>
 8000d76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000d7c:	641a      	str	r2, [r3, #64]	; 0x40
 8000d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d80:	0612      	lsls	r2, r2, #24
 8000d82:	d4fc      	bmi.n	8000d7e <UART_lTransmitHandler+0x74>
 8000d84:	2300      	movs	r3, #0
 8000d86:	7623      	strb	r3, [r4, #24]
 8000d88:	6023      	str	r3, [r4, #0]
 8000d8a:	688b      	ldr	r3, [r1, #8]
 8000d8c:	b113      	cbz	r3, 8000d94 <UART_lTransmitHandler+0x8a>
 8000d8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8000d92:	4718      	bx	r3
 8000d94:	bd70      	pop	{r4, r5, r6, pc}

08000d96 <UART_lReceiveHandler>:
 8000d96:	6843      	ldr	r3, [r0, #4]
 8000d98:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000da0:	4605      	mov	r5, r0
 8000da2:	6884      	ldr	r4, [r0, #8]
 8000da4:	b353      	cbz	r3, 8000dfc <UART_lReceiveHandler+0x66>
 8000da6:	6828      	ldr	r0, [r5, #0]
 8000da8:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8000dac:	071b      	lsls	r3, r3, #28
 8000dae:	d41b      	bmi.n	8000de8 <UART_lReceiveHandler+0x52>
 8000db0:	6966      	ldr	r6, [r4, #20]
 8000db2:	6923      	ldr	r3, [r4, #16]
 8000db4:	429e      	cmp	r6, r3
 8000db6:	d206      	bcs.n	8000dc6 <UART_lReceiveHandler+0x30>
 8000db8:	6867      	ldr	r7, [r4, #4]
 8000dba:	f7ff fe36 	bl	8000a2a <XMC_UART_CH_GetReceivedData>
 8000dbe:	55b8      	strb	r0, [r7, r6]
 8000dc0:	6963      	ldr	r3, [r4, #20]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	6163      	str	r3, [r4, #20]
 8000dc6:	6962      	ldr	r2, [r4, #20]
 8000dc8:	6923      	ldr	r3, [r4, #16]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d1eb      	bne.n	8000da6 <UART_lReceiveHandler+0x10>
 8000dce:	2300      	movs	r3, #0
 8000dd0:	682a      	ldr	r2, [r5, #0]
 8000dd2:	7663      	strb	r3, [r4, #25]
 8000dd4:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8000dd8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8000ddc:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8000de0:	686b      	ldr	r3, [r5, #4]
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	b103      	cbz	r3, 8000de8 <UART_lReceiveHandler+0x52>
 8000de6:	4798      	blx	r3
 8000de8:	6963      	ldr	r3, [r4, #20]
 8000dea:	6921      	ldr	r1, [r4, #16]
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d222      	bcs.n	8000e36 <UART_lReceiveHandler+0xa0>
 8000df0:	4628      	mov	r0, r5
 8000df2:	1ac9      	subs	r1, r1, r3
 8000df4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000df8:	f7ff bf75 	b.w	8000ce6 <UART_lReconfigureRxFIFO>
 8000dfc:	6966      	ldr	r6, [r4, #20]
 8000dfe:	6923      	ldr	r3, [r4, #16]
 8000e00:	429e      	cmp	r6, r3
 8000e02:	d207      	bcs.n	8000e14 <UART_lReceiveHandler+0x7e>
 8000e04:	6800      	ldr	r0, [r0, #0]
 8000e06:	6867      	ldr	r7, [r4, #4]
 8000e08:	f7ff fe0f 	bl	8000a2a <XMC_UART_CH_GetReceivedData>
 8000e0c:	55b8      	strb	r0, [r7, r6]
 8000e0e:	6963      	ldr	r3, [r4, #20]
 8000e10:	3301      	adds	r3, #1
 8000e12:	6163      	str	r3, [r4, #20]
 8000e14:	6962      	ldr	r2, [r4, #20]
 8000e16:	6923      	ldr	r3, [r4, #16]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d10c      	bne.n	8000e36 <UART_lReceiveHandler+0xa0>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	682a      	ldr	r2, [r5, #0]
 8000e20:	7663      	strb	r3, [r4, #25]
 8000e22:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000e24:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e28:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2a:	686b      	ldr	r3, [r5, #4]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	b113      	cbz	r3, 8000e36 <UART_lReceiveHandler+0xa0>
 8000e30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000e34:	4718      	bx	r3
 8000e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000e3a <NVIC_EncodePriority.constprop.1>:
 8000e3a:	f000 0007 	and.w	r0, r0, #7
 8000e3e:	f1c0 0207 	rsb	r2, r0, #7
 8000e42:	2a06      	cmp	r2, #6
 8000e44:	bf28      	it	cs
 8000e46:	2206      	movcs	r2, #6
 8000e48:	b100      	cbz	r0, 8000e4c <NVIC_EncodePriority.constprop.1+0x12>
 8000e4a:	3801      	subs	r0, #1
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	4093      	lsls	r3, r2
 8000e50:	3b01      	subs	r3, #1
 8000e52:	fa03 f000 	lsl.w	r0, r3, r0
 8000e56:	4770      	bx	lr

08000e58 <UART_0_init>:
 8000e58:	b538      	push	{r3, r4, r5, lr}
 8000e5a:	4d2c      	ldr	r5, [pc, #176]	; (8000f0c <UART_0_init+0xb4>)
 8000e5c:	4c2c      	ldr	r4, [pc, #176]	; (8000f10 <UART_0_init+0xb8>)
 8000e5e:	4a2d      	ldr	r2, [pc, #180]	; (8000f14 <UART_0_init+0xbc>)
 8000e60:	4628      	mov	r0, r5
 8000e62:	2100      	movs	r1, #0
 8000e64:	f7ff fa82 	bl	800036c <XMC_GPIO_Init>
 8000e68:	4620      	mov	r0, r4
 8000e6a:	492b      	ldr	r1, [pc, #172]	; (8000f18 <UART_0_init+0xc0>)
 8000e6c:	f7ff fd96 	bl	800099c <XMC_UART_CH_Init>
 8000e70:	69e3      	ldr	r3, [r4, #28]
 8000e72:	f023 0307 	bic.w	r3, r3, #7
 8000e76:	f043 0303 	orr.w	r3, r3, #3
 8000e7a:	61e3      	str	r3, [r4, #28]
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	2110      	movs	r1, #16
 8000e80:	2204      	movs	r2, #4
 8000e82:	2301      	movs	r3, #1
 8000e84:	f7ff fe6e 	bl	8000b64 <XMC_USIC_CH_TXFIFO_Configure>
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	2204      	movs	r2, #4
 8000e90:	f7ff fe7e 	bl	8000b90 <XMC_USIC_CH_RXFIFO_Configure>
 8000e94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e96:	4a21      	ldr	r2, [pc, #132]	; (8000f1c <UART_0_init+0xc4>)
 8000e98:	f023 030f 	bic.w	r3, r3, #15
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	6423      	str	r3, [r4, #64]	; 0x40
 8000ea2:	4628      	mov	r0, r5
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	f7ff fa61 	bl	800036c <XMC_GPIO_Init>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	2110      	movs	r1, #16
 8000eae:	2202      	movs	r2, #2
 8000eb0:	f7ff fe97 	bl	8000be2 <XMC_USIC_CH_SetInterruptNodePointer>
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f7ff fe9c 	bl	8000bf6 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
 8000ebe:	4d18      	ldr	r5, [pc, #96]	; (8000f20 <UART_0_init+0xc8>)
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f7ff fea2 	bl	8000c0e <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
 8000eca:	2113      	movs	r1, #19
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4620      	mov	r0, r4
 8000ed0:	f7ff fe9d 	bl	8000c0e <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
 8000ed4:	68e8      	ldr	r0, [r5, #12]
 8000ed6:	4c13      	ldr	r4, [pc, #76]	; (8000f24 <UART_0_init+0xcc>)
 8000ed8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000edc:	f7ff ffad 	bl	8000e3a <NVIC_EncodePriority.constprop.1>
 8000ee0:	0080      	lsls	r0, r0, #2
 8000ee2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ee6:	b2c0      	uxtb	r0, r0
 8000ee8:	f884 035b 	strb.w	r0, [r4, #859]	; 0x35b
 8000eec:	60a3      	str	r3, [r4, #8]
 8000eee:	68e8      	ldr	r0, [r5, #12]
 8000ef0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000ef4:	f7ff ffa1 	bl	8000e3a <NVIC_EncodePriority.constprop.1>
 8000ef8:	0080      	lsls	r0, r0, #2
 8000efa:	b2c0      	uxtb	r0, r0
 8000efc:	f884 035a 	strb.w	r0, [r4, #858]	; 0x35a
 8000f00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000f04:	60a3      	str	r3, [r4, #8]
 8000f06:	2000      	movs	r0, #0
 8000f08:	bd38      	pop	{r3, r4, r5, pc}
 8000f0a:	bf00      	nop
 8000f0c:	48028000 	.word	0x48028000
 8000f10:	48020200 	.word	0x48020200
 8000f14:	080012ac 	.word	0x080012ac
 8000f18:	080012d0 	.word	0x080012d0
 8000f1c:	080012c4 	.word	0x080012c4
 8000f20:	e000ed00 	.word	0xe000ed00
 8000f24:	e000e100 	.word	0xe000e100

08000f28 <USIC1_1_IRQHandler>:
 8000f28:	4801      	ldr	r0, [pc, #4]	; (8000f30 <USIC1_1_IRQHandler+0x8>)
 8000f2a:	f7ff beee 	b.w	8000d0a <UART_lTransmitHandler>
 8000f2e:	bf00      	nop
 8000f30:	20000000 	.word	0x20000000

08000f34 <USIC1_0_IRQHandler>:
 8000f34:	4801      	ldr	r0, [pc, #4]	; (8000f3c <USIC1_0_IRQHandler+0x8>)
 8000f36:	f7ff bf2e 	b.w	8000d96 <UART_lReceiveHandler>
 8000f3a:	bf00      	nop
 8000f3c:	20000000 	.word	0x20000000

08000f40 <PWM_lCCU4_ConfigInterrupts>:
 8000f40:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8000f44:	b510      	push	{r4, lr}
 8000f46:	4604      	mov	r4, r0
 8000f48:	b163      	cbz	r3, 8000f64 <PWM_lCCU4_ConfigInterrupts+0x24>
 8000f4a:	6882      	ldr	r2, [r0, #8]
 8000f4c:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8000f58:	6880      	ldr	r0, [r0, #8]
 8000f5a:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8000f5e:	2100      	movs	r1, #0
 8000f60:	f7ff fd02 	bl	8000968 <XMC_CCU4_SLICE_SetInterruptNode>
 8000f64:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
 8000f68:	b173      	cbz	r3, 8000f88 <PWM_lCCU4_ConfigInterrupts+0x48>
 8000f6a:	68a2      	ldr	r2, [r4, #8]
 8000f6c:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8000f78:	68a0      	ldr	r0, [r4, #8]
 8000f7a:	f894 202b 	ldrb.w	r2, [r4, #43]	; 0x2b
 8000f7e:	2102      	movs	r1, #2
 8000f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f84:	f7ff bcf0 	b.w	8000968 <XMC_CCU4_SLICE_SetInterruptNode>
 8000f88:	bd10      	pop	{r4, pc}

08000f8a <PWM_lCCU4_Start>:
 8000f8a:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8000f8e:	f013 0ffb 	tst.w	r3, #251	; 0xfb
 8000f92:	d10b      	bne.n	8000fac <PWM_lCCU4_Start+0x22>
 8000f94:	f890 102e 	ldrb.w	r1, [r0, #46]	; 0x2e
 8000f98:	6842      	ldr	r2, [r0, #4]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	fa03 f101 	lsl.w	r1, r3, r1
 8000fa0:	60d1      	str	r1, [r2, #12]
 8000fa2:	6882      	ldr	r2, [r0, #8]
 8000fa4:	60d3      	str	r3, [r2, #12]
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	f880 3029 	strb.w	r3, [r0, #41]	; 0x29
 8000fac:	4770      	bx	lr

08000fae <PWM_lCCU4_SetDutyCycle>:
 8000fae:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	b510      	push	{r4, lr}
 8000fb6:	d015      	beq.n	8000fe4 <PWM_lCCU4_SetDutyCycle+0x36>
 8000fb8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fbc:	4291      	cmp	r1, r2
 8000fbe:	d811      	bhi.n	8000fe4 <PWM_lCCU4_SetDutyCycle+0x36>
 8000fc0:	69c4      	ldr	r4, [r0, #28]
 8000fc2:	6201      	str	r1, [r0, #32]
 8000fc4:	f5c1 531c 	rsb	r3, r1, #9984	; 0x2700
 8000fc8:	3310      	adds	r3, #16
 8000fca:	fb04 3303 	mla	r3, r4, r3, r3
 8000fce:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fd2:	6882      	ldr	r2, [r0, #8]
 8000fd4:	6183      	str	r3, [r0, #24]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000fda:	6843      	ldr	r3, [r0, #4]
 8000fdc:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000fde:	611a      	str	r2, [r3, #16]
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	bd10      	pop	{r4, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	bd10      	pop	{r4, pc}

08000fe8 <PWM_Start>:
 8000fe8:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8000fec:	b90b      	cbnz	r3, 8000ff2 <PWM_Start+0xa>
 8000fee:	f7ff bfcc 	b.w	8000f8a <PWM_lCCU4_Start>
 8000ff2:	4770      	bx	lr

08000ff4 <PWM_lCCU4_Init>:
 8000ff4:	b570      	push	{r4, r5, r6, lr}
 8000ff6:	f890 6029 	ldrb.w	r6, [r0, #41]	; 0x29
 8000ffa:	2e02      	cmp	r6, #2
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	d126      	bne.n	800104e <PWM_lCCU4_Init+0x5a>
 8001000:	6800      	ldr	r0, [r0, #0]
 8001002:	f000 f835 	bl	8001070 <GLOBAL_CCU4_Init>
 8001006:	4605      	mov	r5, r0
 8001008:	b9f0      	cbnz	r0, 8001048 <PWM_lCCU4_Init+0x54>
 800100a:	68e1      	ldr	r1, [r4, #12]
 800100c:	68a0      	ldr	r0, [r4, #8]
 800100e:	f7ff fc94 	bl	800093a <XMC_CCU4_SLICE_CompareInit>
 8001012:	68a3      	ldr	r3, [r4, #8]
 8001014:	8ba2      	ldrh	r2, [r4, #28]
 8001016:	635a      	str	r2, [r3, #52]	; 0x34
 8001018:	68a3      	ldr	r3, [r4, #8]
 800101a:	8b22      	ldrh	r2, [r4, #24]
 800101c:	63da      	str	r2, [r3, #60]	; 0x3c
 800101e:	6863      	ldr	r3, [r4, #4]
 8001020:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001022:	611a      	str	r2, [r3, #16]
 8001024:	4620      	mov	r0, r4
 8001026:	f7ff ff8b 	bl	8000f40 <PWM_lCCU4_ConfigInterrupts>
 800102a:	6920      	ldr	r0, [r4, #16]
 800102c:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8001030:	6962      	ldr	r2, [r4, #20]
 8001032:	f7ff f99b 	bl	800036c <XMC_GPIO_Init>
 8001036:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 800103a:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
 800103e:	b13b      	cbz	r3, 8001050 <PWM_lCCU4_Init+0x5c>
 8001040:	4620      	mov	r0, r4
 8001042:	f7ff ffd1 	bl	8000fe8 <PWM_Start>
 8001046:	e003      	b.n	8001050 <PWM_lCCU4_Init+0x5c>
 8001048:	f884 6029 	strb.w	r6, [r4, #41]	; 0x29
 800104c:	e000      	b.n	8001050 <PWM_lCCU4_Init+0x5c>
 800104e:	2501      	movs	r5, #1
 8001050:	4628      	mov	r0, r5
 8001052:	bd70      	pop	{r4, r5, r6, pc}

08001054 <PWM_Init>:
 8001054:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8001058:	b90b      	cbnz	r3, 800105e <PWM_Init+0xa>
 800105a:	f7ff bfcb 	b.w	8000ff4 <PWM_lCCU4_Init>
 800105e:	2001      	movs	r0, #1
 8001060:	4770      	bx	lr

08001062 <PWM_SetDutyCycle>:
 8001062:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8001066:	b90b      	cbnz	r3, 800106c <PWM_SetDutyCycle+0xa>
 8001068:	f7ff bfa1 	b.w	8000fae <PWM_lCCU4_SetDutyCycle>
 800106c:	2001      	movs	r0, #1
 800106e:	4770      	bx	lr

08001070 <GLOBAL_CCU4_Init>:
 8001070:	7b43      	ldrb	r3, [r0, #13]
 8001072:	b510      	push	{r4, lr}
 8001074:	4604      	mov	r4, r0
 8001076:	b94b      	cbnz	r3, 800108c <GLOBAL_CCU4_Init+0x1c>
 8001078:	6880      	ldr	r0, [r0, #8]
 800107a:	7b21      	ldrb	r1, [r4, #12]
 800107c:	f7ff fc4e 	bl	800091c <XMC_CCU4_Init>
 8001080:	68a3      	ldr	r3, [r4, #8]
 8001082:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	2301      	movs	r3, #1
 800108a:	7363      	strb	r3, [r4, #13]
 800108c:	2000      	movs	r0, #0
 800108e:	bd10      	pop	{r4, pc}

08001090 <SystemCoreSetup>:
 8001090:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <SystemCoreSetup+0x68>)
 8001092:	4a1a      	ldr	r2, [pc, #104]	; (80010fc <SystemCoreSetup+0x6c>)
 8001094:	68d9      	ldr	r1, [r3, #12]
 8001096:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800109a:	0409      	lsls	r1, r1, #16
 800109c:	0c09      	lsrs	r1, r1, #16
 800109e:	430a      	orrs	r2, r1
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	b672      	cpsid	i
 80010a4:	4a16      	ldr	r2, [pc, #88]	; (8001100 <SystemCoreSetup+0x70>)
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	f3bf 8f4f 	dsb	sy
 80010ac:	b662      	cpsie	i
 80010ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80010b2:	4814      	ldr	r0, [pc, #80]	; (8001104 <SystemCoreSetup+0x74>)
 80010b4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80010b8:	f241 0114 	movw	r1, #4116	; 0x1014
 80010bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80010c0:	5842      	ldr	r2, [r0, r1]
 80010c2:	f022 020f 	bic.w	r2, r2, #15
 80010c6:	f042 0203 	orr.w	r2, r2, #3
 80010ca:	5042      	str	r2, [r0, r1]
 80010cc:	695a      	ldr	r2, [r3, #20]
 80010ce:	f022 0210 	bic.w	r2, r2, #16
 80010d2:	615a      	str	r2, [r3, #20]
 80010d4:	695a      	ldr	r2, [r3, #20]
 80010d6:	f022 0208 	bic.w	r2, r2, #8
 80010da:	615a      	str	r2, [r3, #20]
 80010dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
 80010e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010e6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
 80010ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80010f2:	625a      	str	r2, [r3, #36]	; 0x24
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000ed00 	.word	0xe000ed00
 80010fc:	05fa0100 	.word	0x05fa0100
 8001100:	08000000 	.word	0x08000000
 8001104:	58001000 	.word	0x58001000

08001108 <CLOCK_XMC4_Init>:
 8001108:	2301      	movs	r3, #1
 800110a:	7003      	strb	r3, [r0, #0]
 800110c:	2000      	movs	r0, #0
 800110e:	4770      	bx	lr

08001110 <OSCHP_GetFrequency>:
 8001110:	4800      	ldr	r0, [pc, #0]	; (8001114 <OSCHP_GetFrequency+0x4>)
 8001112:	4770      	bx	lr
 8001114:	00b71b00 	.word	0x00b71b00

08001118 <SystemCoreClockSetup>:
 8001118:	b530      	push	{r4, r5, lr}
 800111a:	4d11      	ldr	r5, [pc, #68]	; (8001160 <SystemCoreClockSetup+0x48>)
 800111c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111e:	b087      	sub	sp, #28
 8001120:	ac01      	add	r4, sp, #4
 8001122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001124:	682b      	ldr	r3, [r5, #0]
 8001126:	6023      	str	r3, [r4, #0]
 8001128:	a801      	add	r0, sp, #4
 800112a:	f7ff fb81 	bl	8000830 <XMC_SCU_CLOCK_Init>
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff f9ca 	bl	80004c8 <XMC_SCU_HIB_SetRtcClockSource>
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff f9a3 	bl	8000480 <XMC_SCU_CLOCK_SetUsbClockSource>
 800113a:	2004      	movs	r0, #4
 800113c:	f7ff fa0c 	bl	8000558 <XMC_SCU_CLOCK_SetUsbClockDivider>
 8001140:	2120      	movs	r1, #32
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff fa2c 	bl	80005a0 <XMC_SCU_CLOCK_StartUsbPll>
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff f9a3 	bl	8000494 <XMC_SCU_CLOCK_SetWdtClockSource>
 800114e:	2001      	movs	r0, #1
 8001150:	f7ff fa16 	bl	8000580 <XMC_SCU_CLOCK_SetWdtClockDivider>
 8001154:	2001      	movs	r0, #1
 8001156:	f7ff fa09 	bl	800056c <XMC_SCU_CLOCK_SetEbuClockDivider>
 800115a:	b007      	add	sp, #28
 800115c:	bd30      	pop	{r4, r5, pc}
 800115e:	bf00      	nop
 8001160:	08001318 	.word	0x08001318

08001164 <DAVE_Init>:
 8001164:	b508      	push	{r3, lr}
 8001166:	480b      	ldr	r0, [pc, #44]	; (8001194 <DAVE_Init+0x30>)
 8001168:	f7ff ffce 	bl	8001108 <CLOCK_XMC4_Init>
 800116c:	b980      	cbnz	r0, 8001190 <DAVE_Init+0x2c>
 800116e:	480a      	ldr	r0, [pc, #40]	; (8001198 <DAVE_Init+0x34>)
 8001170:	f7ff ff70 	bl	8001054 <PWM_Init>
 8001174:	b960      	cbnz	r0, 8001190 <DAVE_Init+0x2c>
 8001176:	4809      	ldr	r0, [pc, #36]	; (800119c <DAVE_Init+0x38>)
 8001178:	f7ff fdc4 	bl	8000d04 <UART_Init>
 800117c:	b940      	cbnz	r0, 8001190 <DAVE_Init+0x2c>
 800117e:	4808      	ldr	r0, [pc, #32]	; (80011a0 <DAVE_Init+0x3c>)
 8001180:	f7ff ff68 	bl	8001054 <PWM_Init>
 8001184:	b920      	cbnz	r0, 8001190 <DAVE_Init+0x2c>
 8001186:	4807      	ldr	r0, [pc, #28]	; (80011a4 <DAVE_Init+0x40>)
 8001188:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800118c:	f7ff bf62 	b.w	8001054 <PWM_Init>
 8001190:	bd08      	pop	{r3, pc}
 8001192:	bf00      	nop
 8001194:	200000d4 	.word	0x200000d4
 8001198:	20000074 	.word	0x20000074
 800119c:	20000000 	.word	0x20000000
 80011a0:	2000000c 	.word	0x2000000c
 80011a4:	20000040 	.word	0x20000040

080011a8 <busy_waitMs>:
 80011a8:	2300      	movs	r3, #0
 80011aa:	4283      	cmp	r3, r0
 80011ac:	da06      	bge.n	80011bc <busy_waitMs+0x14>
 80011ae:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <busy_waitMs+0x18>)
 80011b0:	3a01      	subs	r2, #1
 80011b2:	d001      	beq.n	80011b8 <busy_waitMs+0x10>
 80011b4:	bf00      	nop
 80011b6:	e7fb      	b.n	80011b0 <busy_waitMs+0x8>
 80011b8:	3301      	adds	r3, #1
 80011ba:	e7f6      	b.n	80011aa <busy_waitMs+0x2>
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	0001d4c1 	.word	0x0001d4c1

080011c4 <main>:
 80011c4:	b510      	push	{r4, lr}
 80011c6:	f7ff ffcd 	bl	8001164 <DAVE_Init>
 80011ca:	b1d0      	cbz	r0, 8001202 <main+0x3e>
 80011cc:	e7fe      	b.n	80011cc <main+0x8>
 80011ce:	4621      	mov	r1, r4
 80011d0:	480d      	ldr	r0, [pc, #52]	; (8001208 <main+0x44>)
 80011d2:	f7ff ff46 	bl	8001062 <PWM_SetDutyCycle>
 80011d6:	2014      	movs	r0, #20
 80011d8:	f7ff ffe6 	bl	80011a8 <busy_waitMs>
 80011dc:	340a      	adds	r4, #10
 80011de:	f240 4324 	movw	r3, #1060	; 0x424
 80011e2:	429c      	cmp	r4, r3
 80011e4:	d1f3      	bne.n	80011ce <main+0xa>
 80011e6:	f240 4419 	movw	r4, #1049	; 0x419
 80011ea:	4621      	mov	r1, r4
 80011ec:	4806      	ldr	r0, [pc, #24]	; (8001208 <main+0x44>)
 80011ee:	f7ff ff38 	bl	8001062 <PWM_SetDutyCycle>
 80011f2:	2014      	movs	r0, #20
 80011f4:	f7ff ffd8 	bl	80011a8 <busy_waitMs>
 80011f8:	3c0a      	subs	r4, #10
 80011fa:	f240 13c1 	movw	r3, #449	; 0x1c1
 80011fe:	429c      	cmp	r4, r3
 8001200:	d1f3      	bne.n	80011ea <main+0x26>
 8001202:	f44f 74e1 	mov.w	r4, #450	; 0x1c2
 8001206:	e7e2      	b.n	80011ce <main+0xa>
 8001208:	20000074 	.word	0x20000074

0800120c <__libc_init_array>:
 800120c:	b570      	push	{r4, r5, r6, lr}
 800120e:	4e0f      	ldr	r6, [pc, #60]	; (800124c <__libc_init_array+0x40>)
 8001210:	4d0f      	ldr	r5, [pc, #60]	; (8001250 <__libc_init_array+0x44>)
 8001212:	1b76      	subs	r6, r6, r5
 8001214:	10b6      	asrs	r6, r6, #2
 8001216:	bf18      	it	ne
 8001218:	2400      	movne	r4, #0
 800121a:	d005      	beq.n	8001228 <__libc_init_array+0x1c>
 800121c:	3401      	adds	r4, #1
 800121e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001222:	4798      	blx	r3
 8001224:	42a6      	cmp	r6, r4
 8001226:	d1f9      	bne.n	800121c <__libc_init_array+0x10>
 8001228:	4e0a      	ldr	r6, [pc, #40]	; (8001254 <__libc_init_array+0x48>)
 800122a:	4d0b      	ldr	r5, [pc, #44]	; (8001258 <__libc_init_array+0x4c>)
 800122c:	1b76      	subs	r6, r6, r5
 800122e:	f7ff fd59 	bl	8000ce4 <_init>
 8001232:	10b6      	asrs	r6, r6, #2
 8001234:	bf18      	it	ne
 8001236:	2400      	movne	r4, #0
 8001238:	d006      	beq.n	8001248 <__libc_init_array+0x3c>
 800123a:	3401      	adds	r4, #1
 800123c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001240:	4798      	blx	r3
 8001242:	42a6      	cmp	r6, r4
 8001244:	d1f9      	bne.n	800123a <__libc_init_array+0x2e>
 8001246:	bd70      	pop	{r4, r5, r6, pc}
 8001248:	bd70      	pop	{r4, r5, r6, pc}
 800124a:	bf00      	nop
 800124c:	200000b8 	.word	0x200000b8
 8001250:	200000b8 	.word	0x200000b8
 8001254:	200000b8 	.word	0x200000b8
 8001258:	200000b8 	.word	0x200000b8

0800125c <CSWTCH.36>:
 800125c:	02020000 0c0c0c0c 00030a08                       ..........

08001266 <CSWTCH.37>:
 8001266:	00030003 000c000c 30003000 30003000     .........0.0.0.0
 8001276:	0c000300 12d00000                                ......

0800127c <UART_0_config>:
 800127c:	080012d0 08000e59 00000000 00000000     ....Y...........
	...
 80012a0:	080012b8 04000000 00000104              ............

080012ac <UART_0_rx_pin_config>:
 80012ac:	00000000 00000001 00000002              ............

080012b8 <UART_0_tx_pin>:
 80012b8:	48028000 00000001 080012c4              ...H........

080012c4 <UART_0_tx_pin_config>:
 80012c4:	00000090 00000001 00000002              ............

080012d0 <UART_0_channel_config>:
 80012d0:	00004b00 01080800 03000010              .K..........

080012dc <PWM_MOTOR_1_gpio_out_config>:
 80012dc:	00000098 00010000 00000004              ............

080012e8 <PWM_MOTOR_2_compare_config>:
 80012e8:	00000000 00000006                       ........

080012f0 <PWM_MOTOR_0_gpio_out_config>:
 80012f0:	00000098 00010000 00000004              ............

080012fc <PWM_MOTOR_0_compare_config>:
 80012fc:	00000000 00000006                       ........

08001304 <PWM_MOTOR_2_gpio_out_config>:
 8001304:	00000098 00010000 00000004              ............

08001310 <PWM_MOTOR_1_compare_config>:
 8001310:	00000000 00000006 01040250 00010000     ........P.......
 8001320:	00000000 00010000 01010101              ............
