# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/forw_back_forw_back_0_15.xci
# IP: The module: 'forw_back_forw_back_0_15' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/constraints/forw_back_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'forw_back_forw_back_0_15'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/forw_back_forw_back_0_15.xci
# IP: The module: 'forw_back_forw_back_0_15' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/constraints/forw_back_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'forw_back_forw_back_0_15'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
