// Seed: 3743719074
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_4;
  assign id_3 = 1;
  reg id_5;
  assign id_4 = id_3;
  initial begin : LABEL_0
    if (id_3) id_5 <= id_5;
    else id_5 = 1;
  end
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1
    , id_7,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
