<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: MICRO 1996</title><link href="http://dblp1.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp1.uni-trier.de/db/"><img alt="dblp computer science bibliography" src="http://dblp1.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp1.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp1.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro96">29. MICRO 1996: Paris, France</h1>
<p>Listing of the <a href="http://dblp1.uni-trier.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp1.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp1.uni-trier.de/db/ht/conf/micro/micro96">modern</a><br />Other mirrors: <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro96">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro96">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp1.uni-trier.de//db/conf/micro/index.html">back to MICRO</a></p>


<ul>
<li id="ConteSB96"><a href="http://dblp1.uni-trier.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sathaye:Sumedh_W=">Sumedh W. Sathaye</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Banerjia:Sanjeev">Sanjeev Banerjia</a>:<br /><b>A Persistent Rescheduled-page Cache for Low Overhead Object Code Compatibility in VLIW Architectures.</b> 4-13<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566445"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ConteSB96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ConteSB96.xml">XML</a></small></small></li>
<li id="BondiND96"><a href="http://dblp1.uni-trier.de/pers/hc/b/Bondi:James_O=">James O. Bondi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/n/Nanda:Ashwini_K=">Ashwini K. Nanda</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Dutta:Simonjit">Simonjit Dutta</a>:<br /><b>Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline.</b> 14-23<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566446"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/BondiND96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/BondiND96.xml">XML</a></small></small></li>
<li id="RotenbergBS96"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Bennett:Steve">Steve Bennett</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching.</b> 24-35<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566447"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/RotenbergBS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/RotenbergBS96.xml">XML</a></small></small></li>
<li id="ConteMH96"><a href="http://dblp1.uni-trier.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Menezes:Kishore_N=">Kishore N. Menezes</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hirsch:Mary_Ann">Mary Ann Hirsch</a>:<br /><b>Accurate and Practical Profile-driven Compilation Using the Profile Buffer.</b> 36-45<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566448"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ConteMH96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ConteMH96.xml">XML</a></small></small></li>
<li id="BallL96"><a href="http://dblp1.uni-trier.de/pers/hc/b/Ball:Thomas">Thomas Ball</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Larus:James_R=">James R. Larus</a>:<br /><b>Efficient Path Profiling.</b> 46-57<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566449"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/BallL96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/BallL96.xml">XML</a></small></small></li>
<li id="ChekuriJMNRS96"><a href="http://dblp1.uni-trier.de/pers/hc/c/Chekuri:Chandra">Chandra Chekuri</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/Johnson:Richard">Richard Johnson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Motwani:Rajeev">Rajeev Motwani</a>, <a href="http://dblp1.uni-trier.de/pers/hc/n/Natarajan:B=">B. Natarajan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rau:B=_Ramakrishna">B. Ramakrishna Rau</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Schlansker:Michael_S=">Michael S. Schlansker</a>:<br /><b>Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks.</b> 58-67<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566450"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ChekuriJMNRS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ChekuriJMNRS96.xml">XML</a></small></small></li>
<li id="DeitrichH96"><a href="http://dblp1.uni-trier.de/pers/hc/d/Deitrich:Brian_L=">Brian L. Deitrich</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Speculative Hedge: Regulating Compile-time Speculation Against Profile Variations.</b> 70-79<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566451"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/DeitrichH96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/DeitrichH96.xml">XML</a></small></small></li>
<li id="CohnL96"><a href="http://dblp1.uni-trier.de/pers/hc/c/Cohn:Robert_S=">Robert S. Cohn</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lowney:P=_Geoffrey">P. Geoffrey Lowney</a>:<br /><b>Hot Cold Optimization of Large Windows/NT Applications.</b> 80-89<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566452"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/CohnL96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/CohnL96.xml">XML</a></small></small></li>
<li id="HsiehGH96"><a href="http://dblp1.uni-trier.de/pers/hc/h/Hsieh:Cheng=Hsueh_A=">Cheng-Hsueh A. Hsieh</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Gyllenhaal:John_C=">John C. Gyllenhaal</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results.</b> 90-99<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566453"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/HsiehGH96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/HsiehGH96.xml">XML</a></small></small></li>
<li id="JohnsonS96"><a href="http://dblp1.uni-trier.de/pers/hc/j/Johnson:Richard">Richard Johnson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Schlansker:Michael_S=">Michael S. Schlansker</a>:<br /><b>Analysis Techniques for Predicated Code.</b> 100-113<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566454"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/JohnsonS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/JohnsonS96.xml">XML</a></small></small></li>
<li id="GilliesJJS96"><a href="http://dblp1.uni-trier.de/pers/hc/g/Gillies:David_M=">David M. Gillies</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/Ju:Roy_Dz=Ching">Roy Dz-Ching Ju</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/Johnson:Richard">Richard Johnson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Schlansker:Michael_S=">Michael S. Schlansker</a>:<br /><b>Global Predicate Analysis and Its Application to Register Allocation.</b> 114-125<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566455"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/GilliesJJS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/GilliesJJS96.xml">XML</a></small></small></li>
<li id="LaveryH96"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lavery:Daniel_M=">Daniel M. Lavery</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Modulo Scheduling of Loops in Control-intensive Non-numeric Programs.</b> 126-137<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566456"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LaveryH96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LaveryH96.xml">XML</a></small></small></li>
<li id="JacobsenRS96"><a href="http://dblp1.uni-trier.de/pers/hc/j/Jacobsen:Erik">Erik Jacobsen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Assigning Confidence to Conditional Branch Predictions.</b> 142-152<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566457"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/JacobsenRS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/JacobsenRS96.xml">XML</a></small></small></li>
<li id="MahlkeN96"><a href="http://dblp1.uni-trier.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp1.uni-trier.de/pers/hc/n/Natarajan:Balas_K=">Balas K. Natarajan</a>:<br /><b>Compiler Synthesized Dynamic Branch Prediction.</b> 153-164<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566458"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/MahlkeN96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/MahlkeN96.xml">XML</a></small></small></li>
<li id="PierceM96"><a href="http://dblp1.uni-trier.de/pers/hc/p/Pierce:Jim">Jim Pierce</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Wrong-path Instruction Prefetching.</b> 165-175<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566459"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/PierceM96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/PierceM96.xml">XML</a></small></small></li>
<li id="Yung96"><a href="http://dblp1.uni-trier.de/pers/hc/y/Yung:Robert">Robert Yung</a>:<br /><b>Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture.</b> 178-190<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566460"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/Yung96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/Yung96.xml">XML</a></small></small></li>
<li id="HaoCEP96"><a href="http://dblp1.uni-trier.de/pers/hc/h/Hao:Eric">Eric Hao</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Chang:Po=Yung">Po-Yung Chang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Evers:Marius">Marius Evers</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures.</b> 191-200<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566461"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/HaoCEP96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/HaoCEP96.xml">XML</a></small></small></li>
<li id="ConteBLMS96"><a href="http://dblp1.uni-trier.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Banerjia:Sanjeev">Sanjeev Banerjia</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Larin:Sergei_Y=">Sergei Y. Larin</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Menezes:Kishore_N=">Kishore N. Menezes</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sathaye:Sumedh_W=">Sumedh W. Sathaye</a>:<br /><b>Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings.</b> 201-211<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566462"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ConteBLMS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ConteBLMS96.xml">XML</a></small></small></li>
<li id="PinterY96"><a href="http://dblp1.uni-trier.de/pers/hc/p/Pinter:Shlomit_S=">Shlomit S. Pinter</a>, <a href="http://dblp1.uni-trier.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>:<br /><b>Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors.</b> 214-225<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566463"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/PinterY96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/PinterY96.xml">XML</a></small></small></li>
<li id="LipastiS96"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Exceeding the Dataflow Limit via Value Prediction.</b> 226-237<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566464"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LipastiS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LipastiS96.xml">XML</a></small></small></li>
<li id="SazeidesVS96"><a href="http://dblp1.uni-trier.de/pers/hc/s/Sazeides:Yiannakis">Yiannakis Sazeides</a>, <a href="http://dblp1.uni-trier.de/pers/hc/v/Vassiliadis:Stamatis">Stamatis Vassiliadis</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>The Performance Potential of Data Dependence Speculation &#38; Collapsing.</b> 238-247<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566465"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SazeidesVS96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SazeidesVS96.xml">XML</a></small></small></li>
<li id="LlosaVA96"><a href="http://dblp1.uni-trier.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp1.uni-trier.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>:<br /><b>Heuristics for Register-Constrained Software Pipelining.</b> 250-261<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566466"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LlosaVA96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LlosaVA96.xml">XML</a></small></small></li>
<li id="StoodleyL96"><a href="http://dblp1.uni-trier.de/pers/hc/s/Stoodley:Mark_G=">Mark G. Stoodley</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lee:Corinna_G=">Corinna G. Lee</a>:<br /><b>Software Pipelining Loops with Conditional Branches.</b> 262-273<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566467"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/StoodleyL96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/StoodleyL96.xml">XML</a></small></small></li>
<li id="WolfMC96"><a href="http://dblp1.uni-trier.de/pers/hc/w/Wolf:Michael_E=">Michael E. Wolf</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Maydan:Dror_E=">Dror E. Maydan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Chen:Ding=Kai">Ding-Kai Chen</a>:<br /><b>Combining Loop Transformations Considering Caches and Scheduling.</b> 274-286<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566468"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/WolfMC96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/WolfMC96.xml">XML</a></small></small></li>
<li id="SchnarrL96"><a href="http://dblp1.uni-trier.de/pers/hc/s/Schnarr:Eric">Eric Schnarr</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Larus:James_R=">James R. Larus</a>:<br /><b>Instruction Scheduling and Executable Editing.</b> 288-297<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566469"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SchnarrL96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SchnarrL96.xml">XML</a></small></small></li>
<li id="DunnH96"><a href="http://dblp1.uni-trier.de/pers/hc/d/Dunn:David_A=">David A. Dunn</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>:<br /><b>Instruction Scheduling for the HP PA-8000.</b> 298-307<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.566470"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/DunnH96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/DunnH96.xml">XML</a></small></small></li>
<li id="AbrahamKD96"><a href="http://dblp1.uni-trier.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Kathail:Vinod">Vinod Kathail</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Deitrich:Brian_L=">Brian L. Deitrich</a>:<br /><b>Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries.</b> 308-321<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566471"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/AbrahamKD96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/AbrahamKD96.xml">XML</a></small></small></li>
<li id="FisherFD96"><a href="http://dblp1.uni-trier.de/pers/hc/f/Fisher:Joseph_A=">Joseph A. Fisher</a>, <a href="http://dblp1.uni-trier.de/pers/hc/f/Faraboschi:Paolo">Paolo Faraboschi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Desoli:Giuseppe">Giuseppe Desoli</a>:<br /><b>Custom-fit Processors: Letting Applications Define Architectures.</b> 324-335<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.566472"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/FisherFD96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/FisherFD96.xml">XML</a></small></small></li>
<li id="Holler96"><a href="http://dblp1.uni-trier.de/pers/hc/h/Holler:Anne_M=">Anne M. Holler</a>:<br /><b>Optimization for a Superscalar Out-of-Order Machine.</b> 336-348<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1996.566473"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/Holler96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/Holler96.xml">XML</a></small></small></li>
<li id="GyllenhaalHR96"><a href="http://dblp1.uni-trier.de/pers/hc/g/Gyllenhaal:John_C=">John C. Gyllenhaal</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rau:B=_Ramakrishna">B. Ramakrishna Rau</a>:<br /><b>Optimization of Machine Descriptions for Efficient Use.</b> 349-358<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.10001"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/GyllenhaalHR96.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/GyllenhaalHR96.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp1.uni-trier.de/db/">Home</a> | <a href="http://dblp1.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp1.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp1.uni-trier.de/db/series/">Series</a> | <a href="http://dblp1.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp1.uni-trier.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:33 CET by the <a href="http://dblp1.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp1.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp1.uni-trier.de/db/copyright">legal information page</a></small></body></html>
