$date
	Sat Oct 22 23:28:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#40701
b110 !
1"
#40702
b110 &
b110 %
1$
#40703
0"
#40706
b11 &
b11 %
#40710
b1010 &
b1010 %
#40714
b101 &
b101 %
#40718
b10000 &
b10000 %
#40722
b1000 &
b1000 %
#40726
b100 &
b100 %
#40730
b10 &
b10 %
#40734
b1 &
1#
b1 %
#40738
b0 &
b0 %
0#
0$
#1114599
b11 !
1"
#1114602
b11 &
b11 %
1$
#1114603
0"
#1114606
b1010 &
b1010 %
#1114610
b101 &
b101 %
#1114614
b10000 &
b10000 %
#1114618
b1000 &
b1000 %
#1114622
b100 &
b100 %
#1114626
b10 &
b10 %
#1114630
b1 &
1#
b1 %
#1114634
b0 &
b0 %
0#
0$
#2080200
b11010 !
1"
#2080202
b11010 &
b11010 %
1$
#2080203
0"
#2080206
b1101 &
b1101 %
#2080210
b101000 &
b101000 %
#2080214
b10100 &
b10100 %
#2080218
b1010 &
b1010 %
#2080222
b101 &
b101 %
#2080226
b10000 &
b10000 %
#2080230
b1000 &
b1000 %
#2080234
b100 &
b100 %
#2080238
b10 &
b10 %
#2080242
b1 &
b1 %
1#
#2080246
b0 &
0#
b0 %
0$
#4500012
