# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do clos_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/njobs/Desktop/Projekat_KS/clos/clos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clos
# -- Compiling architecture arch_clos of clos
# vcom -93 -work work {C:/Users/njobs/Desktop/Projekat_KS/clos/switch_2x3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity switch_2x3
# -- Compiling architecture arch_switch_2x3 of switch_2x3
# vcom -93 -work work {C:/Users/njobs/Desktop/Projekat_KS/clos/switch_2x2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity switch_2x2
# -- Compiling architecture arch_switch_2x2 of switch_2x2
# vcom -93 -work work {C:/Users/njobs/Desktop/Projekat_KS/clos/switch_3x2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity switch_3x2
# -- Compiling architecture arch_switch_3x2 of switch_3x2
# 
vcom -reportprogress 300 -work work C:/Users/njobs/Desktop/Projekat_KS/clos/simulation/modelsim/clos_testbench.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clos_testbench
# -- Compiling architecture arch_clos_testbench of clos_testbench
# ** Warning: [4] C:/Users/njobs/Desktop/Projekat_KS/clos/simulation/modelsim/clos_testbench.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/njobs/Desktop/Projekat_KS/clos/simulation/modelsim/clos_testbench.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/njobs/Desktop/Projekat_KS/clos/simulation/modelsim/clos_testbench.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
vsim rtl_work.clos_testbench
# vsim rtl_work.clos_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.clos_testbench(arch_clos_testbench)
# Loading rtl_work.clos(arch_clos)
# Loading rtl_work.switch_2x3(arch_switch_2x3)
# Loading rtl_work.switch_2x2(arch_switch_2x2)
# Loading rtl_work.switch_3x2(arch_switch_3x2)
add wave -position end  sim:/clos_testbench/s_X1
add wave -position end  sim:/clos_testbench/s_X2
add wave -position end  sim:/clos_testbench/s_X3
add wave -position end  sim:/clos_testbench/s_X4
add wave -position end  sim:/clos_testbench/s_Y1
add wave -position end  sim:/clos_testbench/s_Y2
add wave -position end  sim:/clos_testbench/s_Y3
add wave -position end  sim:/clos_testbench/s_Y4
run
# ** Error: GRESKA
#    Time: 10 ns  Iteration: 0  Instance: /clos_testbench
