<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUGlobalISelUtils.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUGlobalISelUtils.cpp.html'>AMDGPUGlobalISelUtils.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUGlobalISelUtils.cpp ---------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="AMDGPUGlobalISelUtils.h.html">"AMDGPUGlobalISelUtils.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="14">14</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="17">17</th><td><span class="namespace">AMDGPU::</span><dfn class="decl def fn" id="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="4MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="4MRI" data-ref-filename="4MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='llvm::Register' data-ref="5Reg" data-ref-filename="5Reg">Reg</dfn>) {</td></tr>
<tr><th id="18">18</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6Def" title='Def' data-type='llvm::MachineInstr *' data-ref="6Def" data-ref-filename="6Def">Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg" data-ref-filename="5Reg">Reg</a>, <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI" data-ref-filename="4MRI">MRI</a>);</td></tr>
<tr><th id="19">19</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>)</td></tr>
<tr><th id="20">20</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg" data-ref-filename="5Reg">Reg</a></span>, <var>0</var>);</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td>  <b>if</b> (<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>) {</td></tr>
<tr><th id="23">23</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7Offset" title='Offset' data-type='unsigned int' data-ref="7Offset" data-ref-filename="7Offset">Offset</dfn>;</td></tr>
<tr><th id="24">24</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="8Op" data-ref-filename="8Op">Op</dfn> = <a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="25">25</th><td>    <b>if</b> (<a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op" data-ref-filename="8Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="26">26</th><td>      <a class="local col7 ref" href="#7Offset" title='Offset' data-ref="7Offset" data-ref-filename="7Offset">Offset</a> = <a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op" data-ref-filename="8Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="27">27</th><td>    <b>else</b></td></tr>
<tr><th id="28">28</th><td>      <a class="local col7 ref" href="#7Offset" title='Offset' data-ref="7Offset" data-ref-filename="7Offset">Offset</a> = <a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op" data-ref-filename="8Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>), <span class='refarg'><a class="local col7 ref" href="#7Offset" title='Offset' data-ref="7Offset" data-ref-filename="7Offset">Offset</a></span>);</td></tr>
<tr><th id="31">31</th><td>  }</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="9Offset" title='Offset' data-type='int64_t' data-ref="9Offset" data-ref-filename="9Offset">Offset</dfn>;</td></tr>
<tr><th id="34">34</th><td>  <b>if</b> (<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>) {</td></tr>
<tr><th id="35">35</th><td>    <i>// TODO: Handle G_OR used for add case</i></td></tr>
<tr><th id="36">36</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI" data-ref-filename="4MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col9 ref" href="#9Offset" title='Offset' data-ref="9Offset" data-ref-filename="9Offset">Offset</a></span>)))</td></tr>
<tr><th id="37">37</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col9 ref" href="#9Offset" title='Offset' data-ref="9Offset" data-ref-filename="9Offset">Offset</a></span>);</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>    <i>// FIXME: matcher should ignore copies</i></td></tr>
<tr><th id="40">40</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI" data-ref-filename="4MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_CopyEOT_" title='llvm::MIPatternMatch::m_Copy' data-ref="_ZN4llvm14MIPatternMatch6m_CopyEOT_" data-ref-filename="_ZN4llvm14MIPatternMatch6m_CopyEOT_">m_Copy</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col9 ref" href="#9Offset" title='Offset' data-ref="9Offset" data-ref-filename="9Offset">Offset</a></span>))))</td></tr>
<tr><th id="41">41</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col6 ref" href="#6Def" title='Def' data-ref="6Def" data-ref-filename="6Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col9 ref" href="#9Offset" title='Offset' data-ref="9Offset" data-ref-filename="9Offset">Offset</a></span>);</td></tr>
<tr><th id="42">42</th><td>  }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg" data-ref-filename="5Reg">Reg</a></span>, <var>0</var>);</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>bool</em> <span class="namespace">AMDGPU::</span><dfn class="decl def fn" id="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" title='llvm::AMDGPU::isLegalVOP3PShuffleMask' data-ref="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" data-ref-filename="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE">isLegalVOP3PShuffleMask</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col0 decl" id="10Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="10Mask" data-ref-filename="10Mask">Mask</dfn>) {</td></tr>
<tr><th id="48">48</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Mask.size() == <var>2</var>);</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i>// If one half is undef, the other is trivially in the same reg.</i></td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (<a class="local col0 ref" href="#10Mask" title='Mask' data-ref="10Mask" data-ref-filename="10Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == -<var>1</var> || <a class="local col0 ref" href="#10Mask" title='Mask' data-ref="10Mask" data-ref-filename="10Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> == -<var>1</var>)</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> (<a class="local col0 ref" href="#10Mask" title='Mask' data-ref="10Mask" data-ref-filename="10Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &amp; <var>2</var>) == (<a class="local col0 ref" href="#10Mask" title='Mask' data-ref="10Mask" data-ref-filename="10Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &amp; <var>2</var>);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>