{
  "isConstant": {
    "circuit": "module main() wire test(16) test += 2"
  },
  "isSignalWidth": {
    "circuit": "module main() wire test(16) test += #test",
    "expectedCircuit": "module main() wire test(16) test += 16"
  },
  "isLoopVariable": {
    "circuit": "module main() wire test(16) for $i = 0 to 2 step 1 do test += $i"
  },
  "isExpressionWithoutNesting": {
    "circuit": "module main() wire test(16) test += (#test + 6)",
    "expectedCircuit": "module main() wire test(16) test += 22"
  },
  "isExpressionWithLhsBeingNested": {
    "circuit": "module main() wire test(16) test += (((#test - 6) / 2) + 6)",
    "expectedCircuit": "module main() wire test(16) test += 11"
  },
  "isExpressionWithRhsBeingNested": {
    "circuit": "module main() wire test(16) test += (6 + ((#test - 6) / 2))",
    "expectedCircuit": "module main() wire test(16) test += 11"
  },
  "isFullSignal": {
    "circuit": "module main() wire test(16), other(16) test += other"
  },
  "isBitOfSignal": {
    "circuit": "module main() wire test(16), other(16) test += other.0"
  },
  "isBitRangeOfSignal": {
    "circuit": "module main() wire test(16), other(16) test += other.0:8"
  },
  "isBitOfSignalDimension": {
    "circuit": "module main() wire test(16), other[2](16) test += other[1].5"
  },
  "isBitRangeOfSignalDimension": {
    "circuit": "module main() wire test(16), other[2](16) test += other[1].5:14"
  },
  "isBitOfNestedSignalDimension": {
    "circuit": "module main() wire test(16), other[2][1][5](16) test += other[1][0][3].5"
  },
  "isBitRangeOfNestedSignalDimension": {
    "circuit": "module main() wire test(16), other[2][1][5](16) test += other[1][0][3].5:14"
  }
}