#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019cbe8d5a50 .scope module, "tb_not_gate" "tb_not_gate" 2 2;
 .timescale 0 0;
v0000019cbe889a20_0 .var "a", 0 0;
v0000019cbe889ac0_0 .net "y", 0 0, L_0000019cbe8a3180;  1 drivers
S_0000019cbe8d5be0 .scope module, "uut" "not_gate" 2 8, 3 2 0, S_0000019cbe8d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0000019cbe8a3180 .functor NOT 1, v0000019cbe889a20_0, C4<0>, C4<0>, C4<0>;
v0000019cbe8a35d0_0 .net "a", 0 0, v0000019cbe889a20_0;  1 drivers
v0000019cbe8a30e0_0 .net "y", 0 0, L_0000019cbe8a3180;  alias, 1 drivers
    .scope S_0000019cbe8d5a50;
T_0 ;
    %vpi_call 2 16 "$monitor", "Time: %0t | a = %b | y = %b", $time, v0000019cbe889a20_0, v0000019cbe889ac0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cbe889a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cbe889a20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$stop" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_not_gate.v";
    "not_gate.v";
