# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 16:20:09  July 04, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		verilog2tetris_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY verilog2tetris
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:20:09  JULY 04, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE verilog/clk_divider.v
set_global_assignment -name VERILOG_FILE verilog/VGA/hvsync_generator.v
set_global_assignment -name VERILOG_FILE verilog/5/HackComputer.v
set_global_assignment -name VERILOG_FILE verilog/5/CPU.v
set_global_assignment -name VERILOG_FILE verilog/4/ROM_small.v
set_global_assignment -name VERILOG_FILE verilog/3/Register.v
set_global_assignment -name VERILOG_FILE verilog/3/RAM_small.v
set_global_assignment -name VERILOG_FILE verilog/3/PC.v
set_global_assignment -name VERILOG_FILE verilog/2/Inc16.v
set_global_assignment -name VERILOG_FILE verilog/2/HalfAdder.v
set_global_assignment -name VERILOG_FILE verilog/2/FullAdder.v
set_global_assignment -name VERILOG_FILE verilog/2/ALU.v
set_global_assignment -name VERILOG_FILE verilog/2/Add16.v
set_global_assignment -name VERILOG_FILE verilog/1/Or16.v
set_global_assignment -name VERILOG_FILE verilog/1/Or8Way.v
set_global_assignment -name VERILOG_FILE verilog/1/Not16.v
set_global_assignment -name VERILOG_FILE verilog/1/Mux16Way.v
set_global_assignment -name VERILOG_FILE verilog/1/Mux16.v
set_global_assignment -name VERILOG_FILE verilog/1/Mux8Way16.v
set_global_assignment -name VERILOG_FILE verilog/1/Mux4Way16.v
set_global_assignment -name VERILOG_FILE verilog/1/Mux.v
set_global_assignment -name VERILOG_FILE verilog/1/DMux8Way.v
set_global_assignment -name VERILOG_FILE verilog/1/DMux4Way.v
set_global_assignment -name VERILOG_FILE verilog/1/DMux.v
set_global_assignment -name VERILOG_FILE verilog/1/And16.v
set_global_assignment -name VERILOG_FILE verilog2tetris.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"