Warning (10268): Verilog HDL information at all_safe.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/jarde/Documents/GitHub/Projeto_De_Sistemas_Digitais/Atividades/Maquinas_De_Estados/All_Safe/all_safe.sv Line: 19
