set_property IOSTANDARD LVCMOS18 [get_ports {aluc[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ern[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ern[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ern[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ern[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ern[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fwda[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fwda[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fwdb[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fwdb[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ifid_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mrn[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mrn[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mrn[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mrn[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mrn[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wrn[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wrn[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wrn[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wrn[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wrn[0]}]
set_property PACKAGE_PIN W14 [get_ports {ern[4]}]
set_property PACKAGE_PIN Y14 [get_ports {ern[3]}]
set_property PACKAGE_PIN T16 [get_ports {ern[2]}]
set_property PACKAGE_PIN U17 [get_ports {ern[1]}]
set_property PACKAGE_PIN V15 [get_ports {ern[0]}]
set_property PACKAGE_PIN P18 [get_ports {aluc[3]}]
set_property PACKAGE_PIN P15 [get_ports {aluc[2]}]
set_property PACKAGE_PIN P16 [get_ports {aluc[1]}]
set_property PACKAGE_PIN T19 [get_ports {aluc[0]}]
set_property PACKAGE_PIN V18 [get_ports {fwdb[1]}]
set_property PACKAGE_PIN W18 [get_ports {fwdb[0]}]
set_property PACKAGE_PIN T15 [get_ports {mrn[4]}]
set_property PACKAGE_PIN P14 [get_ports {mrn[3]}]
set_property PACKAGE_PIN R14 [get_ports {mrn[2]}]
set_property PACKAGE_PIN Y16 [get_ports {mrn[1]}]
set_property PACKAGE_PIN Y17 [get_ports {mrn[0]}]
set_property PACKAGE_PIN W19 [get_ports {fwda[1]}]
set_property PACKAGE_PIN N17 [get_ports {fwda[0]}]
set_property PACKAGE_PIN U13 [get_ports {wrn[4]}]
set_property PACKAGE_PIN V13 [get_ports {wrn[3]}]
set_property PACKAGE_PIN V12 [get_ports {wrn[2]}]
set_property PACKAGE_PIN W13 [get_ports {wrn[1]}]
set_property PACKAGE_PIN T14 [get_ports {wrn[0]}]
set_property PACKAGE_PIN W15 [get_ports {ifid_out[31]}]
set_property PACKAGE_PIN U14 [get_ports {ifid_out[30]}]
set_property PACKAGE_PIN U15 [get_ports {ifid_out[29]}]
set_property PACKAGE_PIN U18 [get_ports {ifid_out[28]}]
set_property PACKAGE_PIN U19 [get_ports {ifid_out[27]}]
set_property PACKAGE_PIN N18 [get_ports {ifid_out[26]}]
set_property PACKAGE_PIN P19 [get_ports {ifid_out[25]}]
set_property PACKAGE_PIN N20 [get_ports {ifid_out[24]}]
set_property PACKAGE_PIN P20 [get_ports {ifid_out[23]}]
set_property PACKAGE_PIN T20 [get_ports {ifid_out[22]}]
set_property PACKAGE_PIN U20 [get_ports {ifid_out[21]}]
set_property PACKAGE_PIN V20 [get_ports {ifid_out[20]}]
set_property PACKAGE_PIN W20 [get_ports {ifid_out[19]}]
set_property PACKAGE_PIN Y18 [get_ports {ifid_out[18]}]
set_property PACKAGE_PIN Y19 [get_ports {ifid_out[17]}]
set_property PACKAGE_PIN V16 [get_ports {ifid_out[16]}]
set_property PACKAGE_PIN W16 [get_ports {ifid_out[5]}]
set_property PACKAGE_PIN R16 [get_ports {ifid_out[4]}]
set_property PACKAGE_PIN R17 [get_ports {ifid_out[3]}]
set_property PACKAGE_PIN T17 [get_ports {ifid_out[2]}]
set_property PACKAGE_PIN R18 [get_ports {ifid_out[1]}]
set_property PACKAGE_PIN V17 [get_ports {ifid_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports aluimm]
set_property IOSTANDARD LVCMOS18 [get_ports em2reg]
set_property IOSTANDARD LVCMOS18 [get_ports ewreg]
set_property IOSTANDARD LVCMOS18 [get_ports m2reg]
set_property IOSTANDARD LVCMOS18 [get_ports mm2reg]
set_property IOSTANDARD LVCMOS18 [get_ports mwreg]
set_property IOSTANDARD LVCMOS18 [get_ports regrt]
set_property IOSTANDARD LVCMOS18 [get_ports wmem]
set_property IOSTANDARD LVCMOS18 [get_ports wreg]
set_property PACKAGE_PIN M14 [get_ports wreg]
set_property PACKAGE_PIN M15 [get_ports wmem]
set_property PACKAGE_PIN K16 [get_ports regrt]
set_property PACKAGE_PIN U12 [get_ports ewreg]
set_property PACKAGE_PIN J15 [get_ports aluimm]
set_property PACKAGE_PIN J16 [get_ports m2reg]
set_property PACKAGE_PIN E17 [get_ports mwreg]
set_property PACKAGE_PIN D18 [get_ports mm2reg]
set_property PACKAGE_PIN D19 [get_ports em2reg]
