__design_bin_path=D:/FPGA/verilog-labs/15-ripple-carry-full-adder/simulation/questa
opt_data_elab=D:/FPGA/verilog-labs/15-ripple-carry-full-adder/simulation/questa/rtl_work/@_opt
