
TRACKER_2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b98c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  0800bb20  0800bb20  0001bb20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf20  0800bf20  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf20  0800bf20  0001bf20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf28  0800bf28  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf28  0800bf28  0001bf28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf2c  0800bf2c  0001bf2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800bf30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d28  200001f0  0800c120  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f18  0800c120  00020f18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e97  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026ee  00000000  00000000  000330b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001208  00000000  00000000  000357a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001100  00000000  00000000  000369b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023103  00000000  00000000  00037ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d8de  00000000  00000000  0005abb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2889  00000000  00000000  00068491  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ad1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b04  00000000  00000000  0013ad98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bb04 	.word	0x0800bb04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800bb04 	.word	0x0800bb04

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f8e:	221e      	movs	r2, #30
 8000f90:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2270      	movs	r2, #112	; 0x70
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 f944 	bl	8001228 <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 f831 	bl	8001008 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f842 	bl	8001030 <HMC5883L_setMode>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	2000020c 	.word	0x2000020c

08000fb4 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 8000fba:	4b11      	ldr	r3, [pc, #68]	; (8001000 <HMC5883L_testConnection+0x4c>)
 8000fbc:	7818      	ldrb	r0, [r3, #0]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	4b10      	ldr	r3, [pc, #64]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	210a      	movs	r1, #10
 8000fc8:	f000 f8f6 	bl	80011b8 <I2Cdev_readBytes>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d112      	bne.n	8000ff8 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b48      	cmp	r3, #72	; 0x48
 8000fd8:	d109      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b34      	cmp	r3, #52	; 0x34
 8000fe0:	d105      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fe4:	789b      	ldrb	r3, [r3, #2]
 8000fe6:	2b33      	cmp	r3, #51	; 0x33
 8000fe8:	d101      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HMC5883L_testConnection+0x3c>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	e000      	b.n	8000ffa <HMC5883L_testConnection+0x46>
    }
    return false;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000020c 	.word	0x2000020c
 8001004:	20000210 	.word	0x20000210

08001008 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HMC5883L_setGain+0x24>)
 8001014:	7818      	ldrb	r0, [r3, #0]
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	015b      	lsls	r3, r3, #5
 800101a:	b2db      	uxtb	r3, r3
 800101c:	461a      	mov	r2, r3
 800101e:	2101      	movs	r1, #1
 8001020:	f000 f902 	bl	8001228 <I2Cdev_writeByte>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2000020c 	.word	0x2000020c

08001030 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <HMC5883L_setMode+0x28>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	79fa      	ldrb	r2, [r7, #7]
 8001040:	2102      	movs	r1, #2
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f8f0 	bl	8001228 <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HMC5883L_setMode+0x2c>)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	7013      	strb	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	2000020c 	.word	0x2000020c
 800105c:	20000216 	.word	0x20000216

08001060 <HMC5883L_getHeading>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getHeading(int16_t *x, int16_t *y, int16_t *z) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
    I2Cdev_readBytes(devAddr, HMC5883L_RA_DATAX_H, 6, buffer, 0);
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <HMC5883L_getHeading+0x80>)
 800106e:	7818      	ldrb	r0, [r3, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001076:	2206      	movs	r2, #6
 8001078:	2103      	movs	r1, #3
 800107a:	f000 f89d 	bl	80011b8 <I2Cdev_readBytes>
    if (mode == HMC5883L_MODE_SINGLE) I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, HMC5883L_MODE_SINGLE << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HMC5883L_getHeading+0x88>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d106      	bne.n	8001094 <HMC5883L_getHeading+0x34>
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <HMC5883L_getHeading+0x80>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f8ca 	bl	8001228 <I2Cdev_writeByte>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001094:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <HMC5883L_getHeading+0x84>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80010aa:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ac:	791b      	ldrb	r3, [r3, #4]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010b4:	795b      	ldrb	r3, [r3, #5]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010c2:	789b      	ldrb	r3, [r3, #2]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ca:	78db      	ldrb	r3, [r3, #3]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	801a      	strh	r2, [r3, #0]
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000020c 	.word	0x2000020c
 80010e4:	20000210 	.word	0x20000210
 80010e8:	20000216 	.word	0x20000216

080010ec <HMC5883L_getReadyStatus>:
 * the status register for monitoring the device for measurement data.
 * @return Data ready status
 * @see HMC5883L_RA_STATUS
 * @see HMC5883L_STATUS_READY_BIT
 */
bool HMC5883L_getReadyStatus() {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af02      	add	r7, sp, #8
    I2Cdev_readBit(devAddr, HMC5883L_RA_STATUS, HMC5883L_STATUS_READY_BIT, buffer, 0);
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <HMC5883L_getReadyStatus+0x2c>)
 80010f4:	7818      	ldrb	r0, [r3, #0]
 80010f6:	2300      	movs	r3, #0
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <HMC5883L_getReadyStatus+0x30>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	2109      	movs	r1, #9
 8001100:	f000 f81e 	bl	8001140 <I2Cdev_readBit>
    return buffer[0];
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <HMC5883L_getReadyStatus+0x30>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	bf14      	ite	ne
 800110c:	2301      	movne	r3, #1
 800110e:	2300      	moveq	r3, #0
 8001110:	b2db      	uxtb	r3, r3
}
 8001112:	4618      	mov	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	2000020c 	.word	0x2000020c
 800111c:	20000210 	.word	0x20000210

08001120 <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <I2Cdev_init+0x1c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000218 	.word	0x20000218

08001140 <I2Cdev_readBit>:
 * @param data Container for single bit value
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev_readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data, uint16_t timeout)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	4603      	mov	r3, r0
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	460b      	mov	r3, r1
 800114e:	71bb      	strb	r3, [r7, #6]
 8001150:	4613      	mov	r3, r2
 8001152:	717b      	strb	r3, [r7, #5]
    uint8_t b;
    uint8_t count = I2Cdev_readByte(devAddr, regAddr, &b, timeout);
 8001154:	8b3b      	ldrh	r3, [r7, #24]
 8001156:	f107 020e 	add.w	r2, r7, #14
 800115a:	79b9      	ldrb	r1, [r7, #6]
 800115c:	79f8      	ldrb	r0, [r7, #7]
 800115e:	f000 f813 	bl	8001188 <I2Cdev_readByte>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
    *data = b & (1 << bitNum);
 8001166:	797b      	ldrb	r3, [r7, #5]
 8001168:	2201      	movs	r2, #1
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	b25a      	sxtb	r2, r3
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	b25b      	sxtb	r3, r3
 8001174:	4013      	ands	r3, r2
 8001176:	b25b      	sxtb	r3, r3
 8001178:	b2da      	uxtb	r2, r3
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	701a      	strb	r2, [r3, #0]
    return count;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <I2Cdev_readByte>:
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
 800118e:	603a      	str	r2, [r7, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	80bb      	strh	r3, [r7, #4]
    return I2Cdev_readBytes(devAddr, regAddr, 1, data, timeout);
 800119e:	79b9      	ldrb	r1, [r7, #6]
 80011a0:	79f8      	ldrb	r0, [r7, #7]
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2201      	movs	r2, #1
 80011aa:	f000 f805 	bl	80011b8 <I2Cdev_readBytes>
 80011ae:	4603      	mov	r3, r0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
 80011c4:	460b      	mov	r3, r1
 80011c6:	71bb      	strb	r3, [r7, #6]
 80011c8:	4613      	mov	r3, r2
 80011ca:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 80011cc:	8b3b      	ldrh	r3, [r7, #24]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <I2Cdev_readBytes+0x1e>
 80011d2:	8b3b      	ldrh	r3, [r7, #24]
 80011d4:	e001      	b.n	80011da <I2Cdev_readBytes+0x22>
 80011d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011da:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <I2Cdev_readBytes+0x6c>)
 80011de:	6818      	ldr	r0, [r3, #0]
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	b299      	uxth	r1, r3
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	1dba      	adds	r2, r7, #6
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	2301      	movs	r3, #1
 80011f0:	f003 fa86 	bl	8004700 <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <I2Cdev_readBytes+0x6c>)
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	b299      	uxth	r1, r3
 8001200:	797b      	ldrb	r3, [r7, #5]
 8001202:	b29a      	uxth	r2, r3
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	4613      	mov	r3, r2
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	f003 fb76 	bl	80048fc <HAL_I2C_Master_Receive>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <I2Cdev_readBytes+0x62>
 8001216:	797b      	ldrb	r3, [r7, #5]
 8001218:	e000      	b.n	800121c <I2Cdev_readBytes+0x64>
    return -1;
 800121a:	23ff      	movs	r3, #255	; 0xff
}
 800121c:	4618      	mov	r0, r3
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000218 	.word	0x20000218

08001228 <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	460b      	mov	r3, r1
 8001234:	71bb      	strb	r3, [r7, #6]
 8001236:	4613      	mov	r3, r2
 8001238:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 800123a:	1d7b      	adds	r3, r7, #5
 800123c:	79b9      	ldrb	r1, [r7, #6]
 800123e:	79f8      	ldrb	r0, [r7, #7]
 8001240:	2201      	movs	r2, #1
 8001242:	f000 f805 	bl	8001250 <I2Cdev_writeBytes>
 8001246:	4603      	mov	r3, r0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af04      	add	r7, sp, #16
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	4603      	mov	r3, r0
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	460b      	mov	r3, r1
 800125e:	71bb      	strb	r3, [r7, #6]
 8001260:	4613      	mov	r3, r2
 8001262:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <I2Cdev_writeBytes+0x58>)
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	b29b      	uxth	r3, r3
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	b299      	uxth	r1, r3
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	b29c      	uxth	r4, r3
 8001274:	797b      	ldrb	r3, [r7, #5]
 8001276:	b29b      	uxth	r3, r3
 8001278:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800127c:	9202      	str	r2, [sp, #8]
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2301      	movs	r3, #1
 8001286:	4622      	mov	r2, r4
 8001288:	f003 fd5e 	bl	8004d48 <HAL_I2C_Mem_Write>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b00      	cmp	r3, #0
 8001294:	bf0c      	ite	eq
 8001296:	2301      	moveq	r3, #1
 8001298:	2300      	movne	r3, #0
 800129a:	b2db      	uxtb	r3, r3
 800129c:	b29b      	uxth	r3, r3
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000218 	.word	0x20000218

080012ac <baca_potensio>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float baca_potensio(){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80012b0:	4819      	ldr	r0, [pc, #100]	; (8001318 <baca_potensio+0x6c>)
 80012b2:	f001 fe09 	bl	8002ec8 <HAL_ADC_Start>
	while (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC) != SET);
 80012b6:	bf00      	nop
 80012b8:	4b17      	ldr	r3, [pc, #92]	; (8001318 <baca_potensio+0x6c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d1f8      	bne.n	80012b8 <baca_potensio+0xc>
		  HAL_ADC_Stop(&hadc1);
 80012c6:	4814      	ldr	r0, [pc, #80]	; (8001318 <baca_potensio+0x6c>)
 80012c8:	f001 fec4 	bl	8003054 <HAL_ADC_Stop>
		  data_potensio = HAL_ADC_GetValue(&hadc1);
 80012cc:	4812      	ldr	r0, [pc, #72]	; (8001318 <baca_potensio+0x6c>)
 80012ce:	f002 f835 	bl	800333c <HAL_ADC_GetValue>
 80012d2:	4602      	mov	r2, r0
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <baca_potensio+0x70>)
 80012d6:	601a      	str	r2, [r3, #0]
		  analog_potensio = (float)data_potensio;
 80012d8:	4b10      	ldr	r3, [pc, #64]	; (800131c <baca_potensio+0x70>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012e4:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <baca_potensio+0x74>)
 80012e6:	edc3 7a00 	vstr	s15, [r3]
		  if (analog_potensio > 4000) analog_potensio = 4000;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <baca_potensio+0x74>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001324 <baca_potensio+0x78>
 80012f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fc:	dd02      	ble.n	8001304 <baca_potensio+0x58>
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <baca_potensio+0x74>)
 8001300:	4a09      	ldr	r2, [pc, #36]	; (8001328 <baca_potensio+0x7c>)
 8001302:	601a      	str	r2, [r3, #0]
		  return analog_potensio*(180.0f/4000.0f);
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <baca_potensio+0x74>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800132c <baca_potensio+0x80>
 800130e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001312:	eeb0 0a67 	vmov.f32	s0, s15
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000a3c 	.word	0x20000a3c
 800131c:	20000a20 	.word	0x20000a20
 8001320:	20000ce8 	.word	0x20000ce8
 8001324:	457a0000 	.word	0x457a0000
 8001328:	457a0000 	.word	0x457a0000
 800132c:	3d3851ec 	.word	0x3d3851ec

08001330 <HMC5883LInit>:
void HMC5883LInit(){
 8001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001332:	af00      	add	r7, sp, #0
	HMC5883L_initialize();
 8001334:	f7ff fe28 	bl	8000f88 <HMC5883L_initialize>
	HAL_Delay(1000);
 8001338:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800133c:	f001 fd5e 	bl	8002dfc <HAL_Delay>
	while (!HMC5883L_testConnection()){
 8001340:	e022      	b.n	8001388 <HMC5883LInit+0x58>
		ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L GAGAL \r\n");
 8001342:	4a27      	ldr	r2, [pc, #156]	; (80013e0 <HMC5883LInit+0xb0>)
 8001344:	4b27      	ldr	r3, [pc, #156]	; (80013e4 <HMC5883LInit+0xb4>)
 8001346:	4615      	mov	r5, r2
 8001348:	461c      	mov	r4, r3
 800134a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134c:	6028      	str	r0, [r5, #0]
 800134e:	6069      	str	r1, [r5, #4]
 8001350:	60aa      	str	r2, [r5, #8]
 8001352:	60eb      	str	r3, [r5, #12]
 8001354:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001356:	6128      	str	r0, [r5, #16]
 8001358:	6169      	str	r1, [r5, #20]
 800135a:	61aa      	str	r2, [r5, #24]
 800135c:	8823      	ldrh	r3, [r4, #0]
 800135e:	78a2      	ldrb	r2, [r4, #2]
 8001360:	83ab      	strh	r3, [r5, #28]
 8001362:	4613      	mov	r3, r2
 8001364:	77ab      	strb	r3, [r5, #30]
 8001366:	231e      	movs	r3, #30
 8001368:	b29a      	uxth	r2, r3
 800136a:	4b1f      	ldr	r3, [pc, #124]	; (80013e8 <HMC5883LInit+0xb8>)
 800136c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800136e:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <HMC5883LInit+0xb8>)
 8001370:	881a      	ldrh	r2, [r3, #0]
 8001372:	230a      	movs	r3, #10
 8001374:	491a      	ldr	r1, [pc, #104]	; (80013e0 <HMC5883LInit+0xb0>)
 8001376:	481d      	ldr	r0, [pc, #116]	; (80013ec <HMC5883LInit+0xbc>)
 8001378:	f005 fbf5 	bl	8006b66 <HAL_UART_Transmit>
		HMC5883L_initialize();
 800137c:	f7ff fe04 	bl	8000f88 <HMC5883L_initialize>
		HAL_Delay(500);
 8001380:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001384:	f001 fd3a 	bl	8002dfc <HAL_Delay>
	while (!HMC5883L_testConnection()){
 8001388:	f7ff fe14 	bl	8000fb4 <HMC5883L_testConnection>
 800138c:	4603      	mov	r3, r0
 800138e:	f083 0301 	eor.w	r3, r3, #1
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1d4      	bne.n	8001342 <HMC5883LInit+0x12>
	}
	ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L Telah Berhasil \r\n");
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <HMC5883LInit+0xb0>)
 800139a:	4a15      	ldr	r2, [pc, #84]	; (80013f0 <HMC5883LInit+0xc0>)
 800139c:	4614      	mov	r4, r2
 800139e:	469c      	mov	ip, r3
 80013a0:	f104 0e20 	add.w	lr, r4, #32
 80013a4:	4665      	mov	r5, ip
 80013a6:	4626      	mov	r6, r4
 80013a8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013aa:	6028      	str	r0, [r5, #0]
 80013ac:	6069      	str	r1, [r5, #4]
 80013ae:	60aa      	str	r2, [r5, #8]
 80013b0:	60eb      	str	r3, [r5, #12]
 80013b2:	3410      	adds	r4, #16
 80013b4:	f10c 0c10 	add.w	ip, ip, #16
 80013b8:	4574      	cmp	r4, lr
 80013ba:	d1f3      	bne.n	80013a4 <HMC5883LInit+0x74>
 80013bc:	4662      	mov	r2, ip
 80013be:	4623      	mov	r3, r4
 80013c0:	cb03      	ldmia	r3!, {r0, r1}
 80013c2:	6010      	str	r0, [r2, #0]
 80013c4:	6051      	str	r1, [r2, #4]
 80013c6:	2327      	movs	r3, #39	; 0x27
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <HMC5883LInit+0xb8>)
 80013cc:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HMC5883LInit+0xb8>)
 80013d0:	881a      	ldrh	r2, [r3, #0]
 80013d2:	230a      	movs	r3, #10
 80013d4:	4902      	ldr	r1, [pc, #8]	; (80013e0 <HMC5883LInit+0xb0>)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <HMC5883LInit+0xbc>)
 80013d8:	f005 fbc5 	bl	8006b66 <HAL_UART_Transmit>
}
 80013dc:	bf00      	nop
 80013de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013e0:	20000b64 	.word	0x20000b64
 80013e4:	0800bb20 	.word	0x0800bb20
 80013e8:	20000c78 	.word	0x20000c78
 80013ec:	20000b08 	.word	0x20000b08
 80013f0:	0800bb40 	.word	0x0800bb40
 80013f4:	00000000 	.word	0x00000000

080013f8 <bacaheading>:
float bacaheading(){
 80013f8:	b5b0      	push	{r4, r5, r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	HMC5883L_getHeading(&x_heading, &y_heading, &z_heading);
 80013fc:	4a52      	ldr	r2, [pc, #328]	; (8001548 <bacaheading+0x150>)
 80013fe:	4953      	ldr	r1, [pc, #332]	; (800154c <bacaheading+0x154>)
 8001400:	4853      	ldr	r0, [pc, #332]	; (8001550 <bacaheading+0x158>)
 8001402:	f7ff fe2d 	bl	8001060 <HMC5883L_getHeading>
	heading = (atan2(x_heading, y_heading));
 8001406:	4b52      	ldr	r3, [pc, #328]	; (8001550 <bacaheading+0x158>)
 8001408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f889 	bl	8000524 <__aeabi_i2d>
 8001412:	4604      	mov	r4, r0
 8001414:	460d      	mov	r5, r1
 8001416:	4b4d      	ldr	r3, [pc, #308]	; (800154c <bacaheading+0x154>)
 8001418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f881 	bl	8000524 <__aeabi_i2d>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	ec43 2b11 	vmov	d1, r2, r3
 800142a:	ec45 4b10 	vmov	d0, r4, r5
 800142e:	f00a f8dd 	bl	800b5ec <atan2>
 8001432:	ec54 3b10 	vmov	r3, r4, d0
 8001436:	4618      	mov	r0, r3
 8001438:	4621      	mov	r1, r4
 800143a:	f7ff fbd5 	bl	8000be8 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	4b44      	ldr	r3, [pc, #272]	; (8001554 <bacaheading+0x15c>)
 8001442:	601a      	str	r2, [r3, #0]
	declinationAngle = 0.22;				//data untuk mendahului gerakan yaw saat wahana cepat
 8001444:	4b44      	ldr	r3, [pc, #272]	; (8001558 <bacaheading+0x160>)
 8001446:	4a45      	ldr	r2, [pc, #276]	; (800155c <bacaheading+0x164>)
 8001448:	601a      	str	r2, [r3, #0]
	heading += declinationAngle;
 800144a:	4b42      	ldr	r3, [pc, #264]	; (8001554 <bacaheading+0x15c>)
 800144c:	ed93 7a00 	vldr	s14, [r3]
 8001450:	4b41      	ldr	r3, [pc, #260]	; (8001558 <bacaheading+0x160>)
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800145a:	4b3e      	ldr	r3, [pc, #248]	; (8001554 <bacaheading+0x15c>)
 800145c:	edc3 7a00 	vstr	s15, [r3]
	//normalise PI 0 sampai dengan 360
	if (heading < 0){
 8001460:	4b3c      	ldr	r3, [pc, #240]	; (8001554 <bacaheading+0x15c>)
 8001462:	edd3 7a00 	vldr	s15, [r3]
 8001466:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146e:	d509      	bpl.n	8001484 <bacaheading+0x8c>
		heading += 2*PI;
 8001470:	4b38      	ldr	r3, [pc, #224]	; (8001554 <bacaheading+0x15c>)
 8001472:	edd3 7a00 	vldr	s15, [r3]
 8001476:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001560 <bacaheading+0x168>
 800147a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800147e:	4b35      	ldr	r3, [pc, #212]	; (8001554 <bacaheading+0x15c>)
 8001480:	edc3 7a00 	vstr	s15, [r3]
	}
	if (heading > 2*PI){
 8001484:	4b33      	ldr	r3, [pc, #204]	; (8001554 <bacaheading+0x15c>)
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001560 <bacaheading+0x168>
 800148e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001496:	dd09      	ble.n	80014ac <bacaheading+0xb4>
		heading -= 2*PI;
 8001498:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <bacaheading+0x15c>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001560 <bacaheading+0x168>
 80014a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a6:	4b2b      	ldr	r3, [pc, #172]	; (8001554 <bacaheading+0x15c>)
 80014a8:	edc3 7a00 	vstr	s15, [r3]
	}
	headingDegrees = heading * 180 / M_PI;	//konversi dari data radian menjadi degree
 80014ac:	4b29      	ldr	r3, [pc, #164]	; (8001554 <bacaheading+0x15c>)
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001564 <bacaheading+0x16c>
 80014b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ba:	ee17 0a90 	vmov	r0, s15
 80014be:	f7ff f843 	bl	8000548 <__aeabi_f2d>
 80014c2:	a31f      	add	r3, pc, #124	; (adr r3, 8001540 <bacaheading+0x148>)
 80014c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c8:	f7ff f9c0 	bl	800084c <__aeabi_ddiv>
 80014cc:	4603      	mov	r3, r0
 80014ce:	460c      	mov	r4, r1
 80014d0:	4618      	mov	r0, r3
 80014d2:	4621      	mov	r1, r4
 80014d4:	f7ff fb88 	bl	8000be8 <__aeabi_d2f>
 80014d8:	4602      	mov	r2, r0
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <bacaheading+0x170>)
 80014dc:	601a      	str	r2, [r3, #0]
	if (headingDegrees < 0) headingDegrees += 360;
 80014de:	4b22      	ldr	r3, [pc, #136]	; (8001568 <bacaheading+0x170>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	d50a      	bpl.n	8001504 <bacaheading+0x10c>
 80014ee:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <bacaheading+0x170>)
 80014f0:	edd3 7a00 	vldr	s15, [r3]
 80014f4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800156c <bacaheading+0x174>
 80014f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014fc:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <bacaheading+0x170>)
 80014fe:	edc3 7a00 	vstr	s15, [r3]
 8001502:	e013      	b.n	800152c <bacaheading+0x134>
	else if (headingDegrees > 360) headingDegrees -= 360;
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <bacaheading+0x170>)
 8001506:	edd3 7a00 	vldr	s15, [r3]
 800150a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800156c <bacaheading+0x174>
 800150e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001516:	dd09      	ble.n	800152c <bacaheading+0x134>
 8001518:	4b13      	ldr	r3, [pc, #76]	; (8001568 <bacaheading+0x170>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800156c <bacaheading+0x174>
 8001522:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <bacaheading+0x170>)
 8001528:	edc3 7a00 	vstr	s15, [r3]
	return headingDegrees;
 800152c:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <bacaheading+0x170>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	ee07 3a90 	vmov	s15, r3
}
 8001534:	eeb0 0a67 	vmov.f32	s0, s15
 8001538:	bdb0      	pop	{r4, r5, r7, pc}
 800153a:	bf00      	nop
 800153c:	f3af 8000 	nop.w
 8001540:	54442d18 	.word	0x54442d18
 8001544:	400921fb 	.word	0x400921fb
 8001548:	20000cfc 	.word	0x20000cfc
 800154c:	20000a28 	.word	0x20000a28
 8001550:	20000a1c 	.word	0x20000a1c
 8001554:	20000f08 	.word	0x20000f08
 8001558:	20000a2c 	.word	0x20000a2c
 800155c:	3e6147ae 	.word	0x3e6147ae
 8001560:	40c90fdb 	.word	0x40c90fdb
 8001564:	43340000 	.word	0x43340000
 8001568:	20000d04 	.word	0x20000d04
 800156c:	43b40000 	.word	0x43b40000

08001570 <GetHMC5893L>:
void GetHMC5893L(){
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	data_heading = bacaheading();
 8001574:	f7ff ff40 	bl	80013f8 <bacaheading>
 8001578:	eef0 7a40 	vmov.f32	s15, s0
 800157c:	4b02      	ldr	r3, [pc, #8]	; (8001588 <GetHMC5893L+0x18>)
 800157e:	edc3 7a00 	vstr	s15, [r3]
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000f04 	.word	0x20000f04

0800158c <cek_heading>:
void cek_heading(){
 800158c:	b5b0      	push	{r4, r5, r7, lr}
 800158e:	af00      	add	r7, sp, #0
	if(data_heading == 0.0){
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <cek_heading+0x4c>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	eef5 7a40 	vcmp.f32	s15, #0.0
 800159a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159e:	d119      	bne.n	80015d4 <cek_heading+0x48>
		ukuranstring = sprintf((char*)buffer, "data heading INVALID !!\r\n");
 80015a0:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <cek_heading+0x50>)
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <cek_heading+0x54>)
 80015a4:	4615      	mov	r5, r2
 80015a6:	461c      	mov	r4, r3
 80015a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015aa:	6028      	str	r0, [r5, #0]
 80015ac:	6069      	str	r1, [r5, #4]
 80015ae:	60aa      	str	r2, [r5, #8]
 80015b0:	60eb      	str	r3, [r5, #12]
 80015b2:	cc03      	ldmia	r4!, {r0, r1}
 80015b4:	6128      	str	r0, [r5, #16]
 80015b6:	6169      	str	r1, [r5, #20]
 80015b8:	8823      	ldrh	r3, [r4, #0]
 80015ba:	832b      	strh	r3, [r5, #24]
 80015bc:	2319      	movs	r3, #25
 80015be:	b29a      	uxth	r2, r3
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <cek_heading+0x58>)
 80015c2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <cek_heading+0x58>)
 80015c6:	881a      	ldrh	r2, [r3, #0]
 80015c8:	230a      	movs	r3, #10
 80015ca:	4904      	ldr	r1, [pc, #16]	; (80015dc <cek_heading+0x50>)
 80015cc:	4806      	ldr	r0, [pc, #24]	; (80015e8 <cek_heading+0x5c>)
 80015ce:	f005 faca 	bl	8006b66 <HAL_UART_Transmit>
		return;
 80015d2:	bf00      	nop
	}
}
 80015d4:	bdb0      	pop	{r4, r5, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000f04 	.word	0x20000f04
 80015dc:	20000b64 	.word	0x20000b64
 80015e0:	0800bb68 	.word	0x0800bb68
 80015e4:	20000c78 	.word	0x20000c78
 80015e8:	20000b08 	.word	0x20000b08

080015ec <SetDriverMotor_yaw>:
void SetDriverMotor_yaw(int arah, uint16_t pwm){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
	switch (arah){
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d002      	beq.n	8001604 <SetDriverMotor_yaw+0x18>
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d00d      	beq.n	800161e <SetDriverMotor_yaw+0x32>
 8001602:	e019      	b.n	8001638 <SetDriverMotor_yaw+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001604:	2201      	movs	r2, #1
 8001606:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800160a:	480f      	ldr	r0, [pc, #60]	; (8001648 <SetDriverMotor_yaw+0x5c>)
 800160c:	f002 ff26 	bl	800445c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001610:	2200      	movs	r2, #0
 8001612:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001616:	480c      	ldr	r0, [pc, #48]	; (8001648 <SetDriverMotor_yaw+0x5c>)
 8001618:	f002 ff20 	bl	800445c <HAL_GPIO_WritePin>
		break;
 800161c:	e00c      	b.n	8001638 <SetDriverMotor_yaw+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800161e:	2200      	movs	r2, #0
 8001620:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001624:	4808      	ldr	r0, [pc, #32]	; (8001648 <SetDriverMotor_yaw+0x5c>)
 8001626:	f002 ff19 	bl	800445c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800162a:	2201      	movs	r2, #1
 800162c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <SetDriverMotor_yaw+0x5c>)
 8001632:	f002 ff13 	bl	800445c <HAL_GPIO_WritePin>
		break;
 8001636:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm);
 8001638:	4b04      	ldr	r3, [pc, #16]	; (800164c <SetDriverMotor_yaw+0x60>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	887a      	ldrh	r2, [r7, #2]
 800163e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40020400 	.word	0x40020400
 800164c:	20000c98 	.word	0x20000c98

08001650 <SetDriverMotor_pitch>:
void SetDriverMotor_pitch(int arah, uint16_t pwm ){
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	807b      	strh	r3, [r7, #2]
	switch (arah){
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d002      	beq.n	8001668 <SetDriverMotor_pitch+0x18>
 8001662:	2b01      	cmp	r3, #1
 8001664:	d00d      	beq.n	8001682 <SetDriverMotor_pitch+0x32>
 8001666:	e019      	b.n	800169c <SetDriverMotor_pitch+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800166e:	480f      	ldr	r0, [pc, #60]	; (80016ac <SetDriverMotor_pitch+0x5c>)
 8001670:	f002 fef4 	bl	800445c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167a:	480c      	ldr	r0, [pc, #48]	; (80016ac <SetDriverMotor_pitch+0x5c>)
 800167c:	f002 feee 	bl	800445c <HAL_GPIO_WritePin>
		break;
 8001680:	e00c      	b.n	800169c <SetDriverMotor_pitch+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001682:	2200      	movs	r2, #0
 8001684:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001688:	4808      	ldr	r0, [pc, #32]	; (80016ac <SetDriverMotor_pitch+0x5c>)
 800168a:	f002 fee7 	bl	800445c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 800168e:	2201      	movs	r2, #1
 8001690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001694:	4805      	ldr	r0, [pc, #20]	; (80016ac <SetDriverMotor_pitch+0x5c>)
 8001696:	f002 fee1 	bl	800445c <HAL_GPIO_WritePin>
		break;
 800169a:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm);
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <SetDriverMotor_pitch+0x60>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	887a      	ldrh	r2, [r7, #2]
 80016a2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000
 80016b0:	20000c98 	.word	0x20000c98

080016b4 <baca_input>:
	if ('S' == arah){
		float final = (float)((firstdig + (nextdig / 60.0))* -1.0);
		return final;
	}
}
void baca_input(){
 80016b4:	b5b0      	push	{r4, r5, r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af04      	add	r7, sp, #16
	if(USART1DataFlag == true){
 80016ba:	4b77      	ldr	r3, [pc, #476]	; (8001898 <baca_input+0x1e4>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 80e6 	beq.w	8001890 <baca_input+0x1dc>
				  SetDriverMotor_yaw(arah, pwm);
		   }else if(data_input[1] == 'p'){
				  SetDriverMotor_pitch(arah, pwm);
		   }
	   }*/
		for (cek_in = 0; cek_in<sizeof(data_input); cek_in++){
 80016c4:	4b75      	ldr	r3, [pc, #468]	; (800189c <baca_input+0x1e8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	e01b      	b.n	8001704 <baca_input+0x50>
			if ('#' == data_input[cek_in] && flag_in == 0){
 80016cc:	4b73      	ldr	r3, [pc, #460]	; (800189c <baca_input+0x1e8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a73      	ldr	r2, [pc, #460]	; (80018a0 <baca_input+0x1ec>)
 80016d2:	5cd3      	ldrb	r3, [r2, r3]
 80016d4:	2b23      	cmp	r3, #35	; 0x23
 80016d6:	d110      	bne.n	80016fa <baca_input+0x46>
 80016d8:	4b72      	ldr	r3, [pc, #456]	; (80018a4 <baca_input+0x1f0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d10c      	bne.n	80016fa <baca_input+0x46>
				if(flag_in == 0){
 80016e0:	4b70      	ldr	r3, [pc, #448]	; (80018a4 <baca_input+0x1f0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d113      	bne.n	8001710 <baca_input+0x5c>
					a_in = cek_in + 1;
 80016e8:	4b6c      	ldr	r3, [pc, #432]	; (800189c <baca_input+0x1e8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a6e      	ldr	r2, [pc, #440]	; (80018a8 <baca_input+0x1f4>)
 80016f0:	6013      	str	r3, [r2, #0]
					flag_in = 2;
 80016f2:	4b6c      	ldr	r3, [pc, #432]	; (80018a4 <baca_input+0x1f0>)
 80016f4:	2202      	movs	r2, #2
 80016f6:	601a      	str	r2, [r3, #0]
				}
				break;
 80016f8:	e00a      	b.n	8001710 <baca_input+0x5c>
		for (cek_in = 0; cek_in<sizeof(data_input); cek_in++){
 80016fa:	4b68      	ldr	r3, [pc, #416]	; (800189c <baca_input+0x1e8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	3301      	adds	r3, #1
 8001700:	4a66      	ldr	r2, [pc, #408]	; (800189c <baca_input+0x1e8>)
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	4b65      	ldr	r3, [pc, #404]	; (800189c <baca_input+0x1e8>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800170c:	d3de      	bcc.n	80016cc <baca_input+0x18>
 800170e:	e000      	b.n	8001712 <baca_input+0x5e>
				break;
 8001710:	bf00      	nop
			}
		}
		if (flag_in == 2){
 8001712:	4b64      	ldr	r3, [pc, #400]	; (80018a4 <baca_input+0x1f0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b02      	cmp	r3, #2
 8001718:	d149      	bne.n	80017ae <baca_input+0xfa>
			for (cek_in = a_in; cek_in < sizeof(data_input); cek_in++){
 800171a:	4b63      	ldr	r3, [pc, #396]	; (80018a8 <baca_input+0x1f4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a5f      	ldr	r2, [pc, #380]	; (800189c <baca_input+0x1e8>)
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	e03f      	b.n	80017a4 <baca_input+0xf0>
				if (data_input[cek_in] == ','){
 8001724:	4b5d      	ldr	r3, [pc, #372]	; (800189c <baca_input+0x1e8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a5d      	ldr	r2, [pc, #372]	; (80018a0 <baca_input+0x1ec>)
 800172a:	5cd3      	ldrb	r3, [r2, r3]
 800172c:	2b2c      	cmp	r3, #44	; 0x2c
 800172e:	d108      	bne.n	8001742 <baca_input+0x8e>
					nomor_parsing_in++;
 8001730:	4b5e      	ldr	r3, [pc, #376]	; (80018ac <baca_input+0x1f8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	4a5d      	ldr	r2, [pc, #372]	; (80018ac <baca_input+0x1f8>)
 8001738:	6013      	str	r3, [r2, #0]
					ke_in = 0;
 800173a:	4b5d      	ldr	r3, [pc, #372]	; (80018b0 <baca_input+0x1fc>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
					continue;
 8001740:	e02b      	b.n	800179a <baca_input+0xe6>
				}
				else {
					if (nomor_parsing_in == 1){
 8001742:	4b5a      	ldr	r3, [pc, #360]	; (80018ac <baca_input+0x1f8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d107      	bne.n	800175a <baca_input+0xa6>
						setPoint_pitchAct[ke_in] = data_input[cek_in];
 800174a:	4b54      	ldr	r3, [pc, #336]	; (800189c <baca_input+0x1e8>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4b58      	ldr	r3, [pc, #352]	; (80018b0 <baca_input+0x1fc>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4953      	ldr	r1, [pc, #332]	; (80018a0 <baca_input+0x1ec>)
 8001754:	5c89      	ldrb	r1, [r1, r2]
 8001756:	4a57      	ldr	r2, [pc, #348]	; (80018b4 <baca_input+0x200>)
 8001758:	54d1      	strb	r1, [r2, r3]
					}
					if (nomor_parsing_in == 2){
 800175a:	4b54      	ldr	r3, [pc, #336]	; (80018ac <baca_input+0x1f8>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b02      	cmp	r3, #2
 8001760:	d108      	bne.n	8001774 <baca_input+0xc0>
						setPoint_yawAct[ke_in] = data_input[cek_in];
 8001762:	4b4e      	ldr	r3, [pc, #312]	; (800189c <baca_input+0x1e8>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	4b52      	ldr	r3, [pc, #328]	; (80018b0 <baca_input+0x1fc>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	494d      	ldr	r1, [pc, #308]	; (80018a0 <baca_input+0x1ec>)
 800176c:	5c89      	ldrb	r1, [r1, r2]
 800176e:	4a52      	ldr	r2, [pc, #328]	; (80018b8 <baca_input+0x204>)
 8001770:	54d1      	strb	r1, [r2, r3]
 8001772:	e00d      	b.n	8001790 <baca_input+0xdc>
					}
					else if (nomor_parsing_in > 2){
 8001774:	4b4d      	ldr	r3, [pc, #308]	; (80018ac <baca_input+0x1f8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b02      	cmp	r3, #2
 800177a:	dd09      	ble.n	8001790 <baca_input+0xdc>
						nomor_parsing_in =0;
 800177c:	4b4b      	ldr	r3, [pc, #300]	; (80018ac <baca_input+0x1f8>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
						flag_in = 0;
 8001782:	4b48      	ldr	r3, [pc, #288]	; (80018a4 <baca_input+0x1f0>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
						metu_in = 1;
 8001788:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <baca_input+0x208>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
						break;
 800178e:	e00e      	b.n	80017ae <baca_input+0xfa>
					}
					ke_in++;
 8001790:	4b47      	ldr	r3, [pc, #284]	; (80018b0 <baca_input+0x1fc>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	3301      	adds	r3, #1
 8001796:	4a46      	ldr	r2, [pc, #280]	; (80018b0 <baca_input+0x1fc>)
 8001798:	6013      	str	r3, [r2, #0]
			for (cek_in = a_in; cek_in < sizeof(data_input); cek_in++){
 800179a:	4b40      	ldr	r3, [pc, #256]	; (800189c <baca_input+0x1e8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	4a3e      	ldr	r2, [pc, #248]	; (800189c <baca_input+0x1e8>)
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b3d      	ldr	r3, [pc, #244]	; (800189c <baca_input+0x1e8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80017ac:	d3ba      	bcc.n	8001724 <baca_input+0x70>
				}
			}
		}
		setPoint_pitch = atof (setPoint_pitchAct);
 80017ae:	4841      	ldr	r0, [pc, #260]	; (80018b4 <baca_input+0x200>)
 80017b0:	f006 f99a 	bl	8007ae8 <atof>
 80017b4:	ec54 3b10 	vmov	r3, r4, d0
 80017b8:	4618      	mov	r0, r3
 80017ba:	4621      	mov	r1, r4
 80017bc:	f7ff fa14 	bl	8000be8 <__aeabi_d2f>
 80017c0:	4602      	mov	r2, r0
 80017c2:	4b3f      	ldr	r3, [pc, #252]	; (80018c0 <baca_input+0x20c>)
 80017c4:	601a      	str	r2, [r3, #0]
		setPoint_yaw = atof (setPoint_yawAct);
 80017c6:	483c      	ldr	r0, [pc, #240]	; (80018b8 <baca_input+0x204>)
 80017c8:	f006 f98e 	bl	8007ae8 <atof>
 80017cc:	ec54 3b10 	vmov	r3, r4, d0
 80017d0:	4618      	mov	r0, r3
 80017d2:	4621      	mov	r1, r4
 80017d4:	f7ff fa08 	bl	8000be8 <__aeabi_d2f>
 80017d8:	4602      	mov	r2, r0
 80017da:	4b3a      	ldr	r3, [pc, #232]	; (80018c4 <baca_input+0x210>)
 80017dc:	601a      	str	r2, [r3, #0]
		if (setPoint_pitch > 90) setPoint_pitch = 90;
 80017de:	4b38      	ldr	r3, [pc, #224]	; (80018c0 <baca_input+0x20c>)
 80017e0:	edd3 7a00 	vldr	s15, [r3]
 80017e4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80018c8 <baca_input+0x214>
 80017e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	dd02      	ble.n	80017f8 <baca_input+0x144>
 80017f2:	4b33      	ldr	r3, [pc, #204]	; (80018c0 <baca_input+0x20c>)
 80017f4:	4a35      	ldr	r2, [pc, #212]	; (80018cc <baca_input+0x218>)
 80017f6:	601a      	str	r2, [r3, #0]
		if (setPoint_pitch <  0) setPoint_pitch = 0;
 80017f8:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <baca_input+0x20c>)
 80017fa:	edd3 7a00 	vldr	s15, [r3]
 80017fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d503      	bpl.n	8001810 <baca_input+0x15c>
 8001808:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <baca_input+0x20c>)
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
		if (setPoint_yaw > 359) setPoint_yaw= 359;
 8001810:	4b2c      	ldr	r3, [pc, #176]	; (80018c4 <baca_input+0x210>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80018d0 <baca_input+0x21c>
 800181a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800181e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001822:	dd02      	ble.n	800182a <baca_input+0x176>
 8001824:	4b27      	ldr	r3, [pc, #156]	; (80018c4 <baca_input+0x210>)
 8001826:	4a2b      	ldr	r2, [pc, #172]	; (80018d4 <baca_input+0x220>)
 8001828:	601a      	str	r2, [r3, #0]
		if (setPoint_yaw <  1 ) setPoint_yaw = 1;
 800182a:	4b26      	ldr	r3, [pc, #152]	; (80018c4 <baca_input+0x210>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d503      	bpl.n	8001846 <baca_input+0x192>
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <baca_input+0x210>)
 8001840:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001844:	601a      	str	r2, [r3, #0]
		   ukuranstring = sprintf((char*)buffer, "data INPUT = %s | %f | %f\r\n", data_input, setPoint_pitch, setPoint_yaw);
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <baca_input+0x20c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe7c 	bl	8000548 <__aeabi_f2d>
 8001850:	4604      	mov	r4, r0
 8001852:	460d      	mov	r5, r1
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <baca_input+0x210>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fe75 	bl	8000548 <__aeabi_f2d>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001866:	e9cd 4500 	strd	r4, r5, [sp]
 800186a:	4a0d      	ldr	r2, [pc, #52]	; (80018a0 <baca_input+0x1ec>)
 800186c:	491a      	ldr	r1, [pc, #104]	; (80018d8 <baca_input+0x224>)
 800186e:	481b      	ldr	r0, [pc, #108]	; (80018dc <baca_input+0x228>)
 8001870:	f006 ffb4 	bl	80087dc <siprintf>
 8001874:	4603      	mov	r3, r0
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <baca_input+0x22c>)
 800187a:	801a      	strh	r2, [r3, #0]
		   HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800187c:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <baca_input+0x22c>)
 800187e:	881a      	ldrh	r2, [r3, #0]
 8001880:	230a      	movs	r3, #10
 8001882:	4916      	ldr	r1, [pc, #88]	; (80018dc <baca_input+0x228>)
 8001884:	4817      	ldr	r0, [pc, #92]	; (80018e4 <baca_input+0x230>)
 8001886:	f005 f96e 	bl	8006b66 <HAL_UART_Transmit>
	   USART1DataFlag = false;
 800188a:	4b03      	ldr	r3, [pc, #12]	; (8001898 <baca_input+0x1e4>)
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
	}
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	bdb0      	pop	{r4, r5, r7, pc}
 8001896:	bf00      	nop
 8001898:	20000618 	.word	0x20000618
 800189c:	20000c90 	.word	0x20000c90
 80018a0:	20000424 	.word	0x20000424
 80018a4:	20000c2c 	.word	0x20000c2c
 80018a8:	20000ce4 	.word	0x20000ce4
 80018ac:	20000a24 	.word	0x20000a24
 80018b0:	20000620 	.word	0x20000620
 80018b4:	20000b48 	.word	0x20000b48
 80018b8:	20000630 	.word	0x20000630
 80018bc:	20000af4 	.word	0x20000af4
 80018c0:	2000061c 	.word	0x2000061c
 80018c4:	20000010 	.word	0x20000010
 80018c8:	42b40000 	.word	0x42b40000
 80018cc:	42b40000 	.word	0x42b40000
 80018d0:	43b38000 	.word	0x43b38000
 80018d4:	43b38000 	.word	0x43b38000
 80018d8:	0800bb84 	.word	0x0800bb84
 80018dc:	20000b64 	.word	0x20000b64
 80018e0:	20000c78 	.word	0x20000c78
 80018e4:	20000b08 	.word	0x20000b08

080018e8 <PID_PITCH>:
//------------------------PID CONTROL-----------------------
void PID_PITCH(){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
	errorPitch = setPoint_pitch - data_Pitch1;
 80018ee:	4b5f      	ldr	r3, [pc, #380]	; (8001a6c <PID_PITCH+0x184>)
 80018f0:	ed93 7a00 	vldr	s14, [r3]
 80018f4:	4b5e      	ldr	r3, [pc, #376]	; (8001a70 <PID_PITCH+0x188>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018fe:	4b5d      	ldr	r3, [pc, #372]	; (8001a74 <PID_PITCH+0x18c>)
 8001900:	edc3 7a00 	vstr	s15, [r3]
	int maxPitchSpeed = 200;
 8001904:	23c8      	movs	r3, #200	; 0xc8
 8001906:	607b      	str	r3, [r7, #4]
	if (errorPitch < 0){
 8001908:	4b5a      	ldr	r3, [pc, #360]	; (8001a74 <PID_PITCH+0x18c>)
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	d505      	bpl.n	8001924 <PID_PITCH+0x3c>
		dir_pitch = 0;   //TURUN
 8001918:	4b57      	ldr	r3, [pc, #348]	; (8001a78 <PID_PITCH+0x190>)
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
		maxPitchSpeed = 90;
 800191e:	235a      	movs	r3, #90	; 0x5a
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	e002      	b.n	800192a <PID_PITCH+0x42>
	} else {
		dir_pitch = 1;  //NAIK
 8001924:	4b54      	ldr	r3, [pc, #336]	; (8001a78 <PID_PITCH+0x190>)
 8001926:	2201      	movs	r2, #1
 8001928:	601a      	str	r2, [r3, #0]
	}

	pitch_P  = KP_PITCH * errorPitch;
 800192a:	4b52      	ldr	r3, [pc, #328]	; (8001a74 <PID_PITCH+0x18c>)
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001938:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <PID_PITCH+0x194>)
 800193a:	edc3 7a00 	vstr	s15, [r3]
	pitch_I += KI_PITCH * errorPitch;
 800193e:	4b4d      	ldr	r3, [pc, #308]	; (8001a74 <PID_PITCH+0x18c>)
 8001940:	edd3 7a00 	vldr	s15, [r3]
 8001944:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001a80 <PID_PITCH+0x198>
 8001948:	ee27 7a87 	vmul.f32	s14, s15, s14
 800194c:	4b4d      	ldr	r3, [pc, #308]	; (8001a84 <PID_PITCH+0x19c>)
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001956:	4b4b      	ldr	r3, [pc, #300]	; (8001a84 <PID_PITCH+0x19c>)
 8001958:	edc3 7a00 	vstr	s15, [r3]
	pitch_D  = KD_PITCH * (errorPitch - last_errorPitch);
 800195c:	4b45      	ldr	r3, [pc, #276]	; (8001a74 <PID_PITCH+0x18c>)
 800195e:	ed93 7a00 	vldr	s14, [r3]
 8001962:	4b49      	ldr	r3, [pc, #292]	; (8001a88 <PID_PITCH+0x1a0>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196c:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001970:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001974:	4b45      	ldr	r3, [pc, #276]	; (8001a8c <PID_PITCH+0x1a4>)
 8001976:	edc3 7a00 	vstr	s15, [r3]

	if (-5.0f < errorPitch && errorPitch < 5.0f){
 800197a:	4b3e      	ldr	r3, [pc, #248]	; (8001a74 <PID_PITCH+0x18c>)
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8001984:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198c:	dd2a      	ble.n	80019e4 <PID_PITCH+0xfc>
 800198e:	4b39      	ldr	r3, [pc, #228]	; (8001a74 <PID_PITCH+0x18c>)
 8001990:	edd3 7a00 	vldr	s15, [r3]
 8001994:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800199c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a0:	d520      	bpl.n	80019e4 <PID_PITCH+0xfc>
		if (pitch_I > 90)
 80019a2:	4b38      	ldr	r3, [pc, #224]	; (8001a84 <PID_PITCH+0x19c>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001a90 <PID_PITCH+0x1a8>
 80019ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b4:	dd03      	ble.n	80019be <PID_PITCH+0xd6>
			pitch_I = 90;
 80019b6:	4b33      	ldr	r3, [pc, #204]	; (8001a84 <PID_PITCH+0x19c>)
 80019b8:	4a36      	ldr	r2, [pc, #216]	; (8001a94 <PID_PITCH+0x1ac>)
 80019ba:	601a      	str	r2, [r3, #0]
		if (pitch_I > 90)
 80019bc:	e015      	b.n	80019ea <PID_PITCH+0x102>
		else if (pitch_I < (-90)){
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <PID_PITCH+0x19c>)
 80019c0:	edd3 7a00 	vldr	s15, [r3]
 80019c4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001a98 <PID_PITCH+0x1b0>
 80019c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	d400      	bmi.n	80019d4 <PID_PITCH+0xec>
		if (pitch_I > 90)
 80019d2:	e00a      	b.n	80019ea <PID_PITCH+0x102>
			pitch_I = -90;
 80019d4:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <PID_PITCH+0x19c>)
 80019d6:	4a31      	ldr	r2, [pc, #196]	; (8001a9c <PID_PITCH+0x1b4>)
 80019d8:	601a      	str	r2, [r3, #0]
			KI_pitch = 0.5;
 80019da:	4b31      	ldr	r3, [pc, #196]	; (8001aa0 <PID_PITCH+0x1b8>)
 80019dc:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80019e0:	601a      	str	r2, [r3, #0]
		if (pitch_I > 90)
 80019e2:	e002      	b.n	80019ea <PID_PITCH+0x102>
		}
	} else {
		KI_pitch = 0.9;
 80019e4:	4b2e      	ldr	r3, [pc, #184]	; (8001aa0 <PID_PITCH+0x1b8>)
 80019e6:	4a2f      	ldr	r2, [pc, #188]	; (8001aa4 <PID_PITCH+0x1bc>)
 80019e8:	601a      	str	r2, [r3, #0]
	}
	Out_PIDPITCH = pitch_P + pitch_I + pitch_D;
 80019ea:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <PID_PITCH+0x194>)
 80019ec:	ed93 7a00 	vldr	s14, [r3]
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <PID_PITCH+0x19c>)
 80019f2:	edd3 7a00 	vldr	s15, [r3]
 80019f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019fa:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <PID_PITCH+0x1a4>)
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a08:	ee17 2a90 	vmov	r2, s15
 8001a0c:	4b26      	ldr	r3, [pc, #152]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a0e:	601a      	str	r2, [r3, #0]
	if (Out_PIDPITCH < 0)Out_PIDPITCH *= -1;
 8001a10:	4b25      	ldr	r3, [pc, #148]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	da04      	bge.n	8001a22 <PID_PITCH+0x13a>
 8001a18:	4b23      	ldr	r3, [pc, #140]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	425b      	negs	r3, r3
 8001a1e:	4a22      	ldr	r2, [pc, #136]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a20:	6013      	str	r3, [r2, #0]
	if (Out_PIDPITCH > maxPitchSpeed) Out_PIDPITCH = maxPitchSpeed;
 8001a22:	4b21      	ldr	r3, [pc, #132]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	da02      	bge.n	8001a32 <PID_PITCH+0x14a>
 8001a2c:	4a1e      	ldr	r2, [pc, #120]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
	if (errorPitch == 0) Out_PIDPITCH = 0;
 8001a32:	4b10      	ldr	r3, [pc, #64]	; (8001a74 <PID_PITCH+0x18c>)
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a40:	d102      	bne.n	8001a48 <PID_PITCH+0x160>
 8001a42:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
		SetDriverMotor_pitch(dir_pitch, Out_PIDPITCH);
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <PID_PITCH+0x190>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <PID_PITCH+0x1c0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	4619      	mov	r1, r3
 8001a54:	4610      	mov	r0, r2
 8001a56:	f7ff fdfb 	bl	8001650 <SetDriverMotor_pitch>
		last_errorPitch = errorPitch;
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <PID_PITCH+0x18c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <PID_PITCH+0x1a0>)
 8001a60:	6013      	str	r3, [r2, #0]
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	2000061c 	.word	0x2000061c
 8001a70:	20000ce0 	.word	0x20000ce0
 8001a74:	20000c3c 	.word	0x20000c3c
 8001a78:	2000021c 	.word	0x2000021c
 8001a7c:	20000c58 	.word	0x20000c58
 8001a80:	00000000 	.word	0x00000000
 8001a84:	20000710 	.word	0x20000710
 8001a88:	20000f00 	.word	0x20000f00
 8001a8c:	20000a10 	.word	0x20000a10
 8001a90:	42b40000 	.word	0x42b40000
 8001a94:	42b40000 	.word	0x42b40000
 8001a98:	c2b40000 	.word	0xc2b40000
 8001a9c:	c2b40000 	.word	0xc2b40000
 8001aa0:	20000224 	.word	0x20000224
 8001aa4:	3f666666 	.word	0x3f666666
 8001aa8:	20000c88 	.word	0x20000c88

08001aac <PID_YAW>:
void PID_YAW(){
 8001aac:	b598      	push	{r3, r4, r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	errorYaw = setPoint_yaw - data_heading;
 8001ab0:	4b8c      	ldr	r3, [pc, #560]	; (8001ce4 <PID_YAW+0x238>)
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	4b8c      	ldr	r3, [pc, #560]	; (8001ce8 <PID_YAW+0x23c>)
 8001ab8:	edd3 7a00 	vldr	s15, [r3]
 8001abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac0:	4b8a      	ldr	r3, [pc, #552]	; (8001cec <PID_YAW+0x240>)
 8001ac2:	edc3 7a00 	vstr	s15, [r3]
	if (data_heading >= 265 && setPoint_yaw <= 95){
 8001ac6:	4b88      	ldr	r3, [pc, #544]	; (8001ce8 <PID_YAW+0x23c>)
 8001ac8:	edd3 7a00 	vldr	s15, [r3]
 8001acc:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001cf0 <PID_YAW+0x244>
 8001ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	db14      	blt.n	8001b04 <PID_YAW+0x58>
 8001ada:	4b82      	ldr	r3, [pc, #520]	; (8001ce4 <PID_YAW+0x238>)
 8001adc:	edd3 7a00 	vldr	s15, [r3]
 8001ae0:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8001cf4 <PID_YAW+0x248>
 8001ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	d80a      	bhi.n	8001b04 <PID_YAW+0x58>
		errorYaw += 359;
 8001aee:	4b7f      	ldr	r3, [pc, #508]	; (8001cec <PID_YAW+0x240>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8001cf8 <PID_YAW+0x24c>
 8001af8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001afc:	4b7b      	ldr	r3, [pc, #492]	; (8001cec <PID_YAW+0x240>)
 8001afe:	edc3 7a00 	vstr	s15, [r3]
 8001b02:	e025      	b.n	8001b50 <PID_YAW+0xa4>
	} else if (data_heading <= 95 && setPoint_yaw >= 265){
 8001b04:	4b78      	ldr	r3, [pc, #480]	; (8001ce8 <PID_YAW+0x23c>)
 8001b06:	edd3 7a00 	vldr	s15, [r3]
 8001b0a:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8001cf4 <PID_YAW+0x248>
 8001b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b16:	d81b      	bhi.n	8001b50 <PID_YAW+0xa4>
 8001b18:	4b72      	ldr	r3, [pc, #456]	; (8001ce4 <PID_YAW+0x238>)
 8001b1a:	edd3 7a00 	vldr	s15, [r3]
 8001b1e:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001cf0 <PID_YAW+0x244>
 8001b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2a:	db11      	blt.n	8001b50 <PID_YAW+0xa4>
		errorYaw += 359;
 8001b2c:	4b6f      	ldr	r3, [pc, #444]	; (8001cec <PID_YAW+0x240>)
 8001b2e:	edd3 7a00 	vldr	s15, [r3]
 8001b32:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001cf8 <PID_YAW+0x24c>
 8001b36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b3a:	4b6c      	ldr	r3, [pc, #432]	; (8001cec <PID_YAW+0x240>)
 8001b3c:	edc3 7a00 	vstr	s15, [r3]
		errorYaw *= -1;
 8001b40:	4b6a      	ldr	r3, [pc, #424]	; (8001cec <PID_YAW+0x240>)
 8001b42:	edd3 7a00 	vldr	s15, [r3]
 8001b46:	eef1 7a67 	vneg.f32	s15, s15
 8001b4a:	4b68      	ldr	r3, [pc, #416]	; (8001cec <PID_YAW+0x240>)
 8001b4c:	edc3 7a00 	vstr	s15, [r3]
	}
	if (errorYaw < 0){
 8001b50:	4b66      	ldr	r3, [pc, #408]	; (8001cec <PID_YAW+0x240>)
 8001b52:	edd3 7a00 	vldr	s15, [r3]
 8001b56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5e:	d503      	bpl.n	8001b68 <PID_YAW+0xbc>
		dir_yaw = 1;
 8001b60:	4b66      	ldr	r3, [pc, #408]	; (8001cfc <PID_YAW+0x250>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	e002      	b.n	8001b6e <PID_YAW+0xc2>
	} else {
		dir_yaw = 0;
 8001b68:	4b64      	ldr	r3, [pc, #400]	; (8001cfc <PID_YAW+0x250>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
	}

	yaw_P  = KP_YAW * errorYaw;
 8001b6e:	4b5f      	ldr	r3, [pc, #380]	; (8001cec <PID_YAW+0x240>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fce8 	bl	8000548 <__aeabi_f2d>
 8001b78:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001b7c:	4b60      	ldr	r3, [pc, #384]	; (8001d00 <PID_YAW+0x254>)
 8001b7e:	f7fe fd3b 	bl	80005f8 <__aeabi_dmul>
 8001b82:	4603      	mov	r3, r0
 8001b84:	460c      	mov	r4, r1
 8001b86:	4618      	mov	r0, r3
 8001b88:	4621      	mov	r1, r4
 8001b8a:	f7ff f82d 	bl	8000be8 <__aeabi_d2f>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	4b5c      	ldr	r3, [pc, #368]	; (8001d04 <PID_YAW+0x258>)
 8001b92:	601a      	str	r2, [r3, #0]
	yaw_I += KI_YAW * errorYaw;
 8001b94:	4b55      	ldr	r3, [pc, #340]	; (8001cec <PID_YAW+0x240>)
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001d08 <PID_YAW+0x25c>
 8001b9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ba2:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <PID_YAW+0x260>)
 8001ba4:	edd3 7a00 	vldr	s15, [r3]
 8001ba8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bac:	4b57      	ldr	r3, [pc, #348]	; (8001d0c <PID_YAW+0x260>)
 8001bae:	edc3 7a00 	vstr	s15, [r3]
	yaw_D  = KD_YAW * (errorYaw - last_errorYaw);
 8001bb2:	4b4e      	ldr	r3, [pc, #312]	; (8001cec <PID_YAW+0x240>)
 8001bb4:	ed93 7a00 	vldr	s14, [r3]
 8001bb8:	4b55      	ldr	r3, [pc, #340]	; (8001d10 <PID_YAW+0x264>)
 8001bba:	edd3 7a00 	vldr	s15, [r3]
 8001bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bc2:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001d14 <PID_YAW+0x268>
 8001bc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bca:	4b53      	ldr	r3, [pc, #332]	; (8001d18 <PID_YAW+0x26c>)
 8001bcc:	edc3 7a00 	vstr	s15, [r3]

	if (-5.0f < errorYaw && errorYaw < 5.0f){
 8001bd0:	4b46      	ldr	r3, [pc, #280]	; (8001cec <PID_YAW+0x240>)
 8001bd2:	edd3 7a00 	vldr	s15, [r3]
 8001bd6:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8001bda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be2:	dd33      	ble.n	8001c4c <PID_YAW+0x1a0>
 8001be4:	4b41      	ldr	r3, [pc, #260]	; (8001cec <PID_YAW+0x240>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf6:	d529      	bpl.n	8001c4c <PID_YAW+0x1a0>
		if (yaw_I > 120) yaw_I = -120;
 8001bf8:	4b44      	ldr	r3, [pc, #272]	; (8001d0c <PID_YAW+0x260>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001d1c <PID_YAW+0x270>
 8001c02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0a:	dd03      	ble.n	8001c14 <PID_YAW+0x168>
 8001c0c:	4b3f      	ldr	r3, [pc, #252]	; (8001d0c <PID_YAW+0x260>)
 8001c0e:	4a44      	ldr	r2, [pc, #272]	; (8001d20 <PID_YAW+0x274>)
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	e01e      	b.n	8001c52 <PID_YAW+0x1a6>
		else if (-2.0f < errorYaw && errorYaw < 2.0f) KI_yaw = 0.2;
 8001c14:	4b35      	ldr	r3, [pc, #212]	; (8001cec <PID_YAW+0x240>)
 8001c16:	edd3 7a00 	vldr	s15, [r3]
 8001c1a:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c26:	dd0d      	ble.n	8001c44 <PID_YAW+0x198>
 8001c28:	4b30      	ldr	r3, [pc, #192]	; (8001cec <PID_YAW+0x240>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001c32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	d503      	bpl.n	8001c44 <PID_YAW+0x198>
 8001c3c:	4b39      	ldr	r3, [pc, #228]	; (8001d24 <PID_YAW+0x278>)
 8001c3e:	4a3a      	ldr	r2, [pc, #232]	; (8001d28 <PID_YAW+0x27c>)
 8001c40:	601a      	str	r2, [r3, #0]
		if (yaw_I > 120) yaw_I = -120;
 8001c42:	e006      	b.n	8001c52 <PID_YAW+0x1a6>
		else (KI_yaw = 0.4);
 8001c44:	4b37      	ldr	r3, [pc, #220]	; (8001d24 <PID_YAW+0x278>)
 8001c46:	4a39      	ldr	r2, [pc, #228]	; (8001d2c <PID_YAW+0x280>)
 8001c48:	601a      	str	r2, [r3, #0]
		if (yaw_I > 120) yaw_I = -120;
 8001c4a:	e002      	b.n	8001c52 <PID_YAW+0x1a6>
	} else {
		KI_yaw = 0.4;
 8001c4c:	4b35      	ldr	r3, [pc, #212]	; (8001d24 <PID_YAW+0x278>)
 8001c4e:	4a37      	ldr	r2, [pc, #220]	; (8001d2c <PID_YAW+0x280>)
 8001c50:	601a      	str	r2, [r3, #0]
	}
	Out_PIDYAW = yaw_P + yaw_I + yaw_D;
 8001c52:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <PID_YAW+0x258>)
 8001c54:	ed93 7a00 	vldr	s14, [r3]
 8001c58:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <PID_YAW+0x260>)
 8001c5a:	edd3 7a00 	vldr	s15, [r3]
 8001c5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <PID_YAW+0x26c>)
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c70:	ee17 2a90 	vmov	r2, s15
 8001c74:	4b2e      	ldr	r3, [pc, #184]	; (8001d30 <PID_YAW+0x284>)
 8001c76:	601a      	str	r2, [r3, #0]

	if (Out_PIDYAW < 0) Out_PIDYAW *= -1;
 8001c78:	4b2d      	ldr	r3, [pc, #180]	; (8001d30 <PID_YAW+0x284>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	da04      	bge.n	8001c8a <PID_YAW+0x1de>
 8001c80:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <PID_YAW+0x284>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	425b      	negs	r3, r3
 8001c86:	4a2a      	ldr	r2, [pc, #168]	; (8001d30 <PID_YAW+0x284>)
 8001c88:	6013      	str	r3, [r2, #0]
	if (Out_PIDYAW > 250) Out_PIDYAW = 250;
 8001c8a:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <PID_YAW+0x284>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2bfa      	cmp	r3, #250	; 0xfa
 8001c90:	dd02      	ble.n	8001c98 <PID_YAW+0x1ec>
 8001c92:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <PID_YAW+0x284>)
 8001c94:	22fa      	movs	r2, #250	; 0xfa
 8001c96:	601a      	str	r2, [r3, #0]

	if (-1.5f < errorYaw && errorYaw < 1.5f) Out_PIDYAW = 0;
 8001c98:	4b14      	ldr	r3, [pc, #80]	; (8001cec <PID_YAW+0x240>)
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	eebf 7a08 	vmov.f32	s14, #248	; 0xbfc00000 -1.5
 8001ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	dd0c      	ble.n	8001cc6 <PID_YAW+0x21a>
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <PID_YAW+0x240>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbe:	d502      	bpl.n	8001cc6 <PID_YAW+0x21a>
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	; (8001d30 <PID_YAW+0x284>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
	SetDriverMotor_yaw(dir_yaw, Out_PIDYAW);
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <PID_YAW+0x250>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <PID_YAW+0x284>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	f7ff fc8a 	bl	80015ec <SetDriverMotor_yaw>
	last_errorYaw = errorYaw;
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <PID_YAW+0x240>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <PID_YAW+0x264>)
 8001cde:	6013      	str	r3, [r2, #0]
}
 8001ce0:	bf00      	nop
 8001ce2:	bd98      	pop	{r3, r4, r7, pc}
 8001ce4:	20000010 	.word	0x20000010
 8001ce8:	20000f04 	.word	0x20000f04
 8001cec:	20000c40 	.word	0x20000c40
 8001cf0:	43848000 	.word	0x43848000
 8001cf4:	42be0000 	.word	0x42be0000
 8001cf8:	43b38000 	.word	0x43b38000
 8001cfc:	20000220 	.word	0x20000220
 8001d00:	3ff33333 	.word	0x3ff33333
 8001d04:	20000c54 	.word	0x20000c54
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	20000c34 	.word	0x20000c34
 8001d10:	20000908 	.word	0x20000908
 8001d14:	42480000 	.word	0x42480000
 8001d18:	20000c7c 	.word	0x20000c7c
 8001d1c:	42f00000 	.word	0x42f00000
 8001d20:	c2f00000 	.word	0xc2f00000
 8001d24:	20000228 	.word	0x20000228
 8001d28:	3e4ccccd 	.word	0x3e4ccccd
 8001d2c:	3ecccccd 	.word	0x3ecccccd
 8001d30:	20000cdc 	.word	0x20000cdc

08001d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d38:	b087      	sub	sp, #28
 8001d3a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d3c:	f000 ffec 	bl	8002d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d40:	f000 f902 	bl	8001f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d44:	f000 faf4 	bl	8002330 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d48:	f000 fabc 	bl	80022c4 <MX_DMA_Init>
  MX_I2C3_Init();
 8001d4c:	f000 f9b8 	bl	80020c0 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001d50:	f000 fa64 	bl	800221c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001d54:	f000 f962 	bl	800201c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001d58:	f000 f9e0 	bl	800211c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001d5c:	f000 fa88 	bl	8002270 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  I2Cdev_init(&hi2c3);
 8001d60:	4866      	ldr	r0, [pc, #408]	; (8001efc <main+0x1c8>)
 8001d62:	f7ff f9dd 	bl	8001120 <I2Cdev_init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d66:	2100      	movs	r1, #0
 8001d68:	4865      	ldr	r0, [pc, #404]	; (8001f00 <main+0x1cc>)
 8001d6a:	f004 f967 	bl	800603c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001d6e:	2104      	movs	r1, #4
 8001d70:	4863      	ldr	r0, [pc, #396]	; (8001f00 <main+0x1cc>)
 8001d72:	f004 f963 	bl	800603c <HAL_TIM_PWM_Start>
  HMC5883LInit();
 8001d76:	f7ff fadb 	bl	8001330 <HMC5883LInit>
  bacaheading();
 8001d7a:	f7ff fb3d 	bl	80013f8 <bacaheading>
  HAL_ADC_Start(&hadc1);
 8001d7e:	4861      	ldr	r0, [pc, #388]	; (8001f04 <main+0x1d0>)
 8001d80:	f001 f8a2 	bl	8002ec8 <HAL_ADC_Start>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8001d84:	4b60      	ldr	r3, [pc, #384]	; (8001f08 <main+0x1d4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	4b5f      	ldr	r3, [pc, #380]	; (8001f08 <main+0x1d4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0210 	orr.w	r2, r2, #16
 8001d92:	60da      	str	r2, [r3, #12]

  if(HAL_UART_Receive_DMA(&huart3, dma_rx_buf, DMA_BUF_SIZE) != HAL_OK){
 8001d94:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d98:	495c      	ldr	r1, [pc, #368]	; (8001f0c <main+0x1d8>)
 8001d9a:	485b      	ldr	r0, [pc, #364]	; (8001f08 <main+0x1d4>)
 8001d9c:	f004 ff7c 	bl	8006c98 <HAL_UART_Receive_DMA>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <main+0x76>
	  Error_Handler();
 8001da6:	f000 fc27 	bl	80025f8 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001daa:	4b57      	ldr	r3, [pc, #348]	; (8001f08 <main+0x1d4>)
 8001dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	4b55      	ldr	r3, [pc, #340]	; (8001f08 <main+0x1d4>)
 8001db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0208 	bic.w	r2, r2, #8
 8001dbc:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001dbe:	4b54      	ldr	r3, [pc, #336]	; (8001f10 <main+0x1dc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	4b52      	ldr	r3, [pc, #328]	; (8001f10 <main+0x1dc>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 0210 	orr.w	r2, r2, #16
 8001dcc:	60da      	str	r2, [r3, #12]

  if(HAL_UART_Receive_DMA(&huart1, dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK){
 8001dce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001dd2:	4950      	ldr	r1, [pc, #320]	; (8001f14 <main+0x1e0>)
 8001dd4:	484e      	ldr	r0, [pc, #312]	; (8001f10 <main+0x1dc>)
 8001dd6:	f004 ff5f 	bl	8006c98 <HAL_UART_Receive_DMA>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <main+0xb0>
	  Error_Handler();
 8001de0:	f000 fc0a 	bl	80025f8 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001de4:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <main+0x1dc>)
 8001de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4b48      	ldr	r3, [pc, #288]	; (8001f10 <main+0x1dc>)
 8001dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0208 	bic.w	r2, r2, #8
 8001df6:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ukuranstring = sprintf((char*)buffer, "=========SISTEM DICOBA======\r\n");
 8001df8:	4a47      	ldr	r2, [pc, #284]	; (8001f18 <main+0x1e4>)
 8001dfa:	4b48      	ldr	r3, [pc, #288]	; (8001f1c <main+0x1e8>)
 8001dfc:	4615      	mov	r5, r2
 8001dfe:	461c      	mov	r4, r3
 8001e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e02:	6028      	str	r0, [r5, #0]
 8001e04:	6069      	str	r1, [r5, #4]
 8001e06:	60aa      	str	r2, [r5, #8]
 8001e08:	60eb      	str	r3, [r5, #12]
 8001e0a:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001e0c:	6128      	str	r0, [r5, #16]
 8001e0e:	6169      	str	r1, [r5, #20]
 8001e10:	61aa      	str	r2, [r5, #24]
 8001e12:	8823      	ldrh	r3, [r4, #0]
 8001e14:	78a2      	ldrb	r2, [r4, #2]
 8001e16:	83ab      	strh	r3, [r5, #28]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	77ab      	strb	r3, [r5, #30]
 8001e1c:	231e      	movs	r3, #30
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <main+0x1ec>)
 8001e22:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, ukuranstring, 5);
 8001e24:	4b3e      	ldr	r3, [pc, #248]	; (8001f20 <main+0x1ec>)
 8001e26:	881a      	ldrh	r2, [r3, #0]
 8001e28:	2305      	movs	r3, #5
 8001e2a:	493b      	ldr	r1, [pc, #236]	; (8001f18 <main+0x1e4>)
 8001e2c:	4838      	ldr	r0, [pc, #224]	; (8001f10 <main+0x1dc>)
 8001e2e:	f004 fe9a 	bl	8006b66 <HAL_UART_Transmit>
			  ukuranstring = sprintf ((char*)buffer, "GPS = %f  | %f == %f | %f\r\n", currentLat1, currentLong1, data_lat, data_longi);
		  	  HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
			  USART3DataFlag = false;
	  }*/
	  /*=======DATA HMC5893L & POTENSIO====*/
	  if(HMC5883L_getReadyStatus()){
 8001e32:	f7ff f95b 	bl	80010ec <HMC5883L_getReadyStatus>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d02a      	beq.n	8001e92 <main+0x15e>
		  GetHMC5893L();
 8001e3c:	f7ff fb98 	bl	8001570 <GetHMC5893L>
		  ukuranstring = sprintf((char*)buffer, "X : %d   Y : %d   Z : %d || X = %2.f degree= %2.f\r\n", x_heading, y_heading, z_heading, heading, data_heading);
 8001e40:	4b38      	ldr	r3, [pc, #224]	; (8001f24 <main+0x1f0>)
 8001e42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e46:	4698      	mov	r8, r3
 8001e48:	4b37      	ldr	r3, [pc, #220]	; (8001f28 <main+0x1f4>)
 8001e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4e:	4699      	mov	r9, r3
 8001e50:	4b36      	ldr	r3, [pc, #216]	; (8001f2c <main+0x1f8>)
 8001e52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e56:	461e      	mov	r6, r3
 8001e58:	4b35      	ldr	r3, [pc, #212]	; (8001f30 <main+0x1fc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb73 	bl	8000548 <__aeabi_f2d>
 8001e62:	4604      	mov	r4, r0
 8001e64:	460d      	mov	r5, r1
 8001e66:	4b33      	ldr	r3, [pc, #204]	; (8001f34 <main+0x200>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb6c 	bl	8000548 <__aeabi_f2d>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001e78:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001e7c:	9600      	str	r6, [sp, #0]
 8001e7e:	464b      	mov	r3, r9
 8001e80:	4642      	mov	r2, r8
 8001e82:	492d      	ldr	r1, [pc, #180]	; (8001f38 <main+0x204>)
 8001e84:	4824      	ldr	r0, [pc, #144]	; (8001f18 <main+0x1e4>)
 8001e86:	f006 fca9 	bl	80087dc <siprintf>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <main+0x1ec>)
 8001e90:	801a      	strh	r2, [r3, #0]
		  //HAL_UART_Transmit(&huart1, buffer, ukuranstring, 30);
	  }
	  data_Pitch1 = baca_potensio();
 8001e92:	f7ff fa0b 	bl	80012ac <baca_potensio>
 8001e96:	eef0 7a40 	vmov.f32	s15, s0
 8001e9a:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <main+0x208>)
 8001e9c:	edc3 7a00 	vstr	s15, [r3]
	  ukuranstring = sprintf((char*)buffer, "POTENSIO = %f | %f\r\n", data_Pitch1, analog_potensio);
 8001ea0:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <main+0x208>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fb4f 	bl	8000548 <__aeabi_f2d>
 8001eaa:	4605      	mov	r5, r0
 8001eac:	460e      	mov	r6, r1
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <main+0x20c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fb48 	bl	8000548 <__aeabi_f2d>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	460c      	mov	r4, r1
 8001ebc:	e9cd 3400 	strd	r3, r4, [sp]
 8001ec0:	462a      	mov	r2, r5
 8001ec2:	4633      	mov	r3, r6
 8001ec4:	491f      	ldr	r1, [pc, #124]	; (8001f44 <main+0x210>)
 8001ec6:	4814      	ldr	r0, [pc, #80]	; (8001f18 <main+0x1e4>)
 8001ec8:	f006 fc88 	bl	80087dc <siprintf>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	4b13      	ldr	r3, [pc, #76]	; (8001f20 <main+0x1ec>)
 8001ed2:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <main+0x1ec>)
 8001ed6:	881a      	ldrh	r2, [r3, #0]
 8001ed8:	230a      	movs	r3, #10
 8001eda:	490f      	ldr	r1, [pc, #60]	; (8001f18 <main+0x1e4>)
 8001edc:	480c      	ldr	r0, [pc, #48]	; (8001f10 <main+0x1dc>)
 8001ede:	f004 fe42 	bl	8006b66 <HAL_UART_Transmit>
	  cek_heading();
 8001ee2:	f7ff fb53 	bl	800158c <cek_heading>
	  baca_input();
 8001ee6:	f7ff fbe5 	bl	80016b4 <baca_input>
	  HAL_Delay(100);
 8001eea:	2064      	movs	r0, #100	; 0x64
 8001eec:	f000 ff86 	bl	8002dfc <HAL_Delay>
	  PID_YAW();
 8001ef0:	f7ff fddc 	bl	8001aac <PID_YAW>
	  PID_PITCH();
 8001ef4:	f7ff fcf8 	bl	80018e8 <PID_PITCH>
	  if(HMC5883L_getReadyStatus()){
 8001ef8:	e79b      	b.n	8001e32 <main+0xfe>
 8001efa:	bf00      	nop
 8001efc:	2000090c 	.word	0x2000090c
 8001f00:	20000c98 	.word	0x20000c98
 8001f04:	20000a3c 	.word	0x20000a3c
 8001f08:	200009cc 	.word	0x200009cc
 8001f0c:	20000d0c 	.word	0x20000d0c
 8001f10:	20000b08 	.word	0x20000b08
 8001f14:	20000714 	.word	0x20000714
 8001f18:	20000b64 	.word	0x20000b64
 8001f1c:	0800bba0 	.word	0x0800bba0
 8001f20:	20000c78 	.word	0x20000c78
 8001f24:	20000a1c 	.word	0x20000a1c
 8001f28:	20000a28 	.word	0x20000a28
 8001f2c:	20000cfc 	.word	0x20000cfc
 8001f30:	20000f08 	.word	0x20000f08
 8001f34:	20000f04 	.word	0x20000f04
 8001f38:	0800bbc0 	.word	0x0800bbc0
 8001f3c:	20000ce0 	.word	0x20000ce0
 8001f40:	20000ce8 	.word	0x20000ce8
 8001f44:	0800bbf4 	.word	0x0800bbf4

08001f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b094      	sub	sp, #80	; 0x50
 8001f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	2230      	movs	r2, #48	; 0x30
 8001f54:	2100      	movs	r1, #0
 8001f56:	4618      	mov	r0, r3
 8001f58:	f005 fdf4 	bl	8007b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	4b28      	ldr	r3, [pc, #160]	; (8002014 <SystemClock_Config+0xcc>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	4a27      	ldr	r2, [pc, #156]	; (8002014 <SystemClock_Config+0xcc>)
 8001f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7c:	4b25      	ldr	r3, [pc, #148]	; (8002014 <SystemClock_Config+0xcc>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	4b22      	ldr	r3, [pc, #136]	; (8002018 <SystemClock_Config+0xd0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a21      	ldr	r2, [pc, #132]	; (8002018 <SystemClock_Config+0xd0>)
 8001f92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <SystemClock_Config+0xd0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fbc:	23a8      	movs	r3, #168	; 0xa8
 8001fbe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fc4:	2304      	movs	r3, #4
 8001fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc8:	f107 0320 	add.w	r3, r7, #32
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f003 fb75 	bl	80056bc <HAL_RCC_OscConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fd8:	f000 fb0e 	bl	80025f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fdc:	230f      	movs	r3, #15
 8001fde:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fe8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	2105      	movs	r1, #5
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 fdce 	bl	8005b9c <HAL_RCC_ClockConfig>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002006:	f000 faf7 	bl	80025f8 <Error_Handler>
  }
}
 800200a:	bf00      	nop
 800200c:	3750      	adds	r7, #80	; 0x50
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40007000 	.word	0x40007000

0800201c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002022:	463b      	mov	r3, r7
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800202e:	4b21      	ldr	r3, [pc, #132]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002030:	4a21      	ldr	r2, [pc, #132]	; (80020b8 <MX_ADC1_Init+0x9c>)
 8002032:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002034:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002036:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800203a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800203c:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <MX_ADC1_Init+0x98>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002042:	4b1c      	ldr	r3, [pc, #112]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <MX_ADC1_Init+0x98>)
 800204a:	2201      	movs	r2, #1
 800204c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800204e:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002056:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002058:	2200      	movs	r2, #0
 800205a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800205c:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <MX_ADC1_Init+0x98>)
 800205e:	4a17      	ldr	r2, [pc, #92]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002060:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002062:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002064:	2200      	movs	r2, #0
 8002066:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002068:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <MX_ADC1_Init+0x98>)
 800206a:	2201      	movs	r2, #1
 800206c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800206e:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002076:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <MX_ADC1_Init+0x98>)
 8002078:	2201      	movs	r2, #1
 800207a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800207c:	480d      	ldr	r0, [pc, #52]	; (80020b4 <MX_ADC1_Init+0x98>)
 800207e:	f000 fedf 	bl	8002e40 <HAL_ADC_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002088:	f000 fab6 	bl	80025f8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800208c:	230e      	movs	r3, #14
 800208e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002090:	2301      	movs	r3, #1
 8002092:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002094:	2300      	movs	r3, #0
 8002096:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002098:	463b      	mov	r3, r7
 800209a:	4619      	mov	r1, r3
 800209c:	4805      	ldr	r0, [pc, #20]	; (80020b4 <MX_ADC1_Init+0x98>)
 800209e:	f001 f979 	bl	8003394 <HAL_ADC_ConfigChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80020a8:	f000 faa6 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020ac:	bf00      	nop
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000a3c 	.word	0x20000a3c
 80020b8:	40012000 	.word	0x40012000
 80020bc:	0f000001 	.word	0x0f000001

080020c0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <MX_I2C3_Init+0x50>)
 80020c6:	4a13      	ldr	r2, [pc, #76]	; (8002114 <MX_I2C3_Init+0x54>)
 80020c8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <MX_I2C3_Init+0x50>)
 80020cc:	4a12      	ldr	r2, [pc, #72]	; (8002118 <MX_I2C3_Init+0x58>)
 80020ce:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <MX_I2C3_Init+0x50>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <MX_I2C3_Init+0x50>)
 80020d8:	2200      	movs	r2, #0
 80020da:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020dc:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <MX_I2C3_Init+0x50>)
 80020de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020e2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <MX_I2C3_Init+0x50>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <MX_I2C3_Init+0x50>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <MX_I2C3_Init+0x50>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <MX_I2C3_Init+0x50>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	; (8002110 <MX_I2C3_Init+0x50>)
 80020fe:	f002 f9c7 	bl	8004490 <HAL_I2C_Init>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002108:	f000 fa76 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	2000090c 	.word	0x2000090c
 8002114:	40005c00 	.word	0x40005c00
 8002118:	000186a0 	.word	0x000186a0

0800211c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	; 0x38
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	f107 0320 	add.w	r3, r7, #32
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
 8002148:	615a      	str	r2, [r3, #20]
 800214a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800214c:	4b32      	ldr	r3, [pc, #200]	; (8002218 <MX_TIM2_Init+0xfc>)
 800214e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002152:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 8002154:	4b30      	ldr	r3, [pc, #192]	; (8002218 <MX_TIM2_Init+0xfc>)
 8002156:	22a7      	movs	r2, #167	; 0xa7
 8002158:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215a:	4b2f      	ldr	r3, [pc, #188]	; (8002218 <MX_TIM2_Init+0xfc>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 8002160:	4b2d      	ldr	r3, [pc, #180]	; (8002218 <MX_TIM2_Init+0xfc>)
 8002162:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002166:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002168:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <MX_TIM2_Init+0xfc>)
 800216a:	2200      	movs	r2, #0
 800216c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216e:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <MX_TIM2_Init+0xfc>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002174:	4828      	ldr	r0, [pc, #160]	; (8002218 <MX_TIM2_Init+0xfc>)
 8002176:	f003 ff01 	bl	8005f7c <HAL_TIM_Base_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002180:	f000 fa3a 	bl	80025f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002188:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800218a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800218e:	4619      	mov	r1, r3
 8002190:	4821      	ldr	r0, [pc, #132]	; (8002218 <MX_TIM2_Init+0xfc>)
 8002192:	f004 f857 	bl	8006244 <HAL_TIM_ConfigClockSource>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800219c:	f000 fa2c 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021a0:	481d      	ldr	r0, [pc, #116]	; (8002218 <MX_TIM2_Init+0xfc>)
 80021a2:	f003 ff16 	bl	8005fd2 <HAL_TIM_PWM_Init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80021ac:	f000 fa24 	bl	80025f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021b8:	f107 0320 	add.w	r3, r7, #32
 80021bc:	4619      	mov	r1, r3
 80021be:	4816      	ldr	r0, [pc, #88]	; (8002218 <MX_TIM2_Init+0xfc>)
 80021c0:	f004 fc08 	bl	80069d4 <HAL_TIMEx_MasterConfigSynchronization>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80021ca:	f000 fa15 	bl	80025f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021ce:	2360      	movs	r3, #96	; 0x60
 80021d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	2200      	movs	r2, #0
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	; (8002218 <MX_TIM2_Init+0xfc>)
 80021e6:	f003 ff67 	bl	80060b8 <HAL_TIM_PWM_ConfigChannel>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80021f0:	f000 fa02 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	2204      	movs	r2, #4
 80021f8:	4619      	mov	r1, r3
 80021fa:	4807      	ldr	r0, [pc, #28]	; (8002218 <MX_TIM2_Init+0xfc>)
 80021fc:	f003 ff5c 	bl	80060b8 <HAL_TIM_PWM_ConfigChannel>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002206:	f000 f9f7 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800220a:	4803      	ldr	r0, [pc, #12]	; (8002218 <MX_TIM2_Init+0xfc>)
 800220c:	f000 fafa 	bl	8002804 <HAL_TIM_MspPostInit>

}
 8002210:	bf00      	nop
 8002212:	3738      	adds	r7, #56	; 0x38
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000c98 	.word	0x20000c98

0800221c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002222:	4a12      	ldr	r2, [pc, #72]	; (800226c <MX_USART1_UART_Init+0x50>)
 8002224:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002226:	4b10      	ldr	r3, [pc, #64]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800222c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002234:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 800223c:	2200      	movs	r2, #0
 800223e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002242:	220c      	movs	r2, #12
 8002244:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002248:	2200      	movs	r2, #0
 800224a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 800224e:	2200      	movs	r2, #0
 8002250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002252:	4805      	ldr	r0, [pc, #20]	; (8002268 <MX_USART1_UART_Init+0x4c>)
 8002254:	f004 fc3a 	bl	8006acc <HAL_UART_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800225e:	f000 f9cb 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000b08 	.word	0x20000b08
 800226c:	40011000 	.word	0x40011000

08002270 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 8002276:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <MX_USART3_UART_Init+0x50>)
 8002278:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 800227c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002280:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800228e:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002294:	4b09      	ldr	r3, [pc, #36]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 8002296:	220c      	movs	r2, #12
 8002298:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229a:	4b08      	ldr	r3, [pc, #32]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022a6:	4805      	ldr	r0, [pc, #20]	; (80022bc <MX_USART3_UART_Init+0x4c>)
 80022a8:	f004 fc10 	bl	8006acc <HAL_UART_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80022b2:	f000 f9a1 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200009cc 	.word	0x200009cc
 80022c0:	40004800 	.word	0x40004800

080022c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	607b      	str	r3, [r7, #4]
 80022ce:	4b17      	ldr	r3, [pc, #92]	; (800232c <MX_DMA_Init+0x68>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a16      	ldr	r2, [pc, #88]	; (800232c <MX_DMA_Init+0x68>)
 80022d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b14      	ldr	r3, [pc, #80]	; (800232c <MX_DMA_Init+0x68>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e2:	607b      	str	r3, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	603b      	str	r3, [r7, #0]
 80022ea:	4b10      	ldr	r3, [pc, #64]	; (800232c <MX_DMA_Init+0x68>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a0f      	ldr	r2, [pc, #60]	; (800232c <MX_DMA_Init+0x68>)
 80022f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b0d      	ldr	r3, [pc, #52]	; (800232c <MX_DMA_Init+0x68>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2100      	movs	r1, #0
 8002306:	200c      	movs	r0, #12
 8002308:	f001 fb47 	bl	800399a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800230c:	200c      	movs	r0, #12
 800230e:	f001 fb60 	bl	80039d2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	203a      	movs	r0, #58	; 0x3a
 8002318:	f001 fb3f 	bl	800399a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800231c:	203a      	movs	r0, #58	; 0x3a
 800231e:	f001 fb58 	bl	80039d2 <HAL_NVIC_EnableIRQ>

}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40023800 	.word	0x40023800

08002330 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08a      	sub	sp, #40	; 0x28
 8002334:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002336:	f107 0314 	add.w	r3, r7, #20
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	605a      	str	r2, [r3, #4]
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	60da      	str	r2, [r3, #12]
 8002344:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	4b39      	ldr	r3, [pc, #228]	; (8002430 <MX_GPIO_Init+0x100>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a38      	ldr	r2, [pc, #224]	; (8002430 <MX_GPIO_Init+0x100>)
 8002350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b36      	ldr	r3, [pc, #216]	; (8002430 <MX_GPIO_Init+0x100>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	4b32      	ldr	r3, [pc, #200]	; (8002430 <MX_GPIO_Init+0x100>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	4a31      	ldr	r2, [pc, #196]	; (8002430 <MX_GPIO_Init+0x100>)
 800236c:	f043 0304 	orr.w	r3, r3, #4
 8002370:	6313      	str	r3, [r2, #48]	; 0x30
 8002372:	4b2f      	ldr	r3, [pc, #188]	; (8002430 <MX_GPIO_Init+0x100>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	f003 0304 	and.w	r3, r3, #4
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	4b2b      	ldr	r3, [pc, #172]	; (8002430 <MX_GPIO_Init+0x100>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a2a      	ldr	r2, [pc, #168]	; (8002430 <MX_GPIO_Init+0x100>)
 8002388:	f043 0310 	orr.w	r3, r3, #16
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b28      	ldr	r3, [pc, #160]	; (8002430 <MX_GPIO_Init+0x100>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	4b24      	ldr	r3, [pc, #144]	; (8002430 <MX_GPIO_Init+0x100>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a23      	ldr	r2, [pc, #140]	; (8002430 <MX_GPIO_Init+0x100>)
 80023a4:	f043 0302 	orr.w	r3, r3, #2
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b21      	ldr	r3, [pc, #132]	; (8002430 <MX_GPIO_Init+0x100>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	603b      	str	r3, [r7, #0]
 80023ba:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <MX_GPIO_Init+0x100>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <MX_GPIO_Init+0x100>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b1a      	ldr	r3, [pc, #104]	; (8002430 <MX_GPIO_Init+0x100>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80023d2:	2200      	movs	r2, #0
 80023d4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80023d8:	4816      	ldr	r0, [pc, #88]	; (8002434 <MX_GPIO_Init+0x104>)
 80023da:	f002 f83f 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80023e4:	4814      	ldr	r0, [pc, #80]	; (8002438 <MX_GPIO_Init+0x108>)
 80023e6:	f002 f839 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE9 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f0:	2301      	movs	r3, #1
 80023f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f8:	2300      	movs	r3, #0
 80023fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	4619      	mov	r1, r3
 8002402:	480c      	ldr	r0, [pc, #48]	; (8002434 <MX_GPIO_Init+0x104>)
 8002404:	f001 fe90 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002408:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800240c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240e:	2301      	movs	r3, #1
 8002410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002416:	2300      	movs	r3, #0
 8002418:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4619      	mov	r1, r3
 8002420:	4805      	ldr	r0, [pc, #20]	; (8002438 <MX_GPIO_Init+0x108>)
 8002422:	f001 fe81 	bl	8004128 <HAL_GPIO_Init>

}
 8002426:	bf00      	nop
 8002428:	3728      	adds	r7, #40	; 0x28
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40023800 	.word	0x40023800
 8002434:	40021000 	.word	0x40021000
 8002438:	40020400 	.word	0x40020400

0800243c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800243c:	b480      	push	{r7}
 800243e:	b089      	sub	sp, #36	; 0x24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a61      	ldr	r2, [pc, #388]	; (80025d0 <HAL_UART_RxCpltCallback+0x194>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d15b      	bne.n	8002506 <HAL_UART_RxCpltCallback+0xca>
	    uint16_t i, pos, start, length;
	    uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	81fb      	strh	r3, [r7, #14]

	    /* Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and DMA Rx Complete IT is generated, but there is no new character during timeout */
	    if(dma_uart_rx.flag && currCNDTR == DMA_BUF_SIZE)
 8002458:	4b5e      	ldr	r3, [pc, #376]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d007      	beq.n	8002472 <HAL_UART_RxCpltCallback+0x36>
 8002462:	89fb      	ldrh	r3, [r7, #14]
 8002464:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002468:	d103      	bne.n	8002472 <HAL_UART_RxCpltCallback+0x36>
	    {
	        dma_uart_rx.flag = 0;
 800246a:	4b5a      	ldr	r3, [pc, #360]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
	        return;
 8002470:	e0a9      	b.n	80025c6 <HAL_UART_RxCpltCallback+0x18a>
	    }

	    /* Determine start position in DMA buffer based on previous CNDTR value */
	    start = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart_rx.prevCNDTR) : 0;
 8002472:	4b58      	ldr	r3, [pc, #352]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 8002474:	889b      	ldrh	r3, [r3, #4]
 8002476:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800247a:	d205      	bcs.n	8002488 <HAL_UART_RxCpltCallback+0x4c>
 800247c:	4b55      	ldr	r3, [pc, #340]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 800247e:	889b      	ldrh	r3, [r3, #4]
 8002480:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002484:	b29b      	uxth	r3, r3
 8002486:	e000      	b.n	800248a <HAL_UART_RxCpltCallback+0x4e>
 8002488:	2300      	movs	r3, #0
 800248a:	81bb      	strh	r3, [r7, #12]

	    if(dma_uart_rx.flag)    /* Timeout event */
 800248c:	4b51      	ldr	r3, [pc, #324]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d016      	beq.n	80024c4 <HAL_UART_RxCpltCallback+0x88>
	    {
	        /* Determine new data length based on previous DMA_CNDTR value:
	         *  If previous CNDTR is less than DMA buffer size: there is old data in DMA buffer (from previous timeout) that has to be ignored.
	         *  If CNDTR == DMA buffer size: entire buffer content is new and has to be processed.
	        */
	        length = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8002496:	4b4f      	ldr	r3, [pc, #316]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 8002498:	889b      	ldrh	r3, [r3, #4]
 800249a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800249e:	d205      	bcs.n	80024ac <HAL_UART_RxCpltCallback+0x70>
 80024a0:	4b4c      	ldr	r3, [pc, #304]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 80024a2:	889a      	ldrh	r2, [r3, #4]
 80024a4:	89fb      	ldrh	r3, [r7, #14]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	e003      	b.n	80024b4 <HAL_UART_RxCpltCallback+0x78>
 80024ac:	89fb      	ldrh	r3, [r7, #14]
 80024ae:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	837b      	strh	r3, [r7, #26]
	        dma_uart_rx.prevCNDTR = currCNDTR;
 80024b6:	4a47      	ldr	r2, [pc, #284]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 80024b8:	89fb      	ldrh	r3, [r7, #14]
 80024ba:	8093      	strh	r3, [r2, #4]
	        dma_uart_rx.flag = 0;
 80024bc:	4b45      	ldr	r3, [pc, #276]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]
 80024c2:	e007      	b.n	80024d4 <HAL_UART_RxCpltCallback+0x98>
	    }
	    else                /* DMA Rx Complete event */
	    {
	        length = DMA_BUF_SIZE - start;
 80024c4:	89bb      	ldrh	r3, [r7, #12]
 80024c6:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 80024ca:	837b      	strh	r3, [r7, #26]
	        dma_uart_rx.prevCNDTR = DMA_BUF_SIZE;
 80024cc:	4b41      	ldr	r3, [pc, #260]	; (80025d4 <HAL_UART_RxCpltCallback+0x198>)
 80024ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80024d2:	809a      	strh	r2, [r3, #4]
	    }

	    /* Copy and Process new data */
	    for(i=0,pos=start; i<length; ++i,++pos)
 80024d4:	2300      	movs	r3, #0
 80024d6:	83fb      	strh	r3, [r7, #30]
 80024d8:	89bb      	ldrh	r3, [r7, #12]
 80024da:	83bb      	strh	r3, [r7, #28]
 80024dc:	e00b      	b.n	80024f6 <HAL_UART_RxCpltCallback+0xba>
	    {
	        data[i] = dma_rx_buf[pos];
 80024de:	8bba      	ldrh	r2, [r7, #28]
 80024e0:	8bfb      	ldrh	r3, [r7, #30]
 80024e2:	493d      	ldr	r1, [pc, #244]	; (80025d8 <HAL_UART_RxCpltCallback+0x19c>)
 80024e4:	5c89      	ldrb	r1, [r1, r2]
 80024e6:	4a3d      	ldr	r2, [pc, #244]	; (80025dc <HAL_UART_RxCpltCallback+0x1a0>)
 80024e8:	54d1      	strb	r1, [r2, r3]
	    for(i=0,pos=start; i<length; ++i,++pos)
 80024ea:	8bfb      	ldrh	r3, [r7, #30]
 80024ec:	3301      	adds	r3, #1
 80024ee:	83fb      	strh	r3, [r7, #30]
 80024f0:	8bbb      	ldrh	r3, [r7, #28]
 80024f2:	3301      	adds	r3, #1
 80024f4:	83bb      	strh	r3, [r7, #28]
 80024f6:	8bfa      	ldrh	r2, [r7, #30]
 80024f8:	8b7b      	ldrh	r3, [r7, #26]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d3ef      	bcc.n	80024de <HAL_UART_RxCpltCallback+0xa2>
	    }
	    USART3DataFlag = true;
 80024fe:	4b38      	ldr	r3, [pc, #224]	; (80025e0 <HAL_UART_RxCpltCallback+0x1a4>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e05f      	b.n	80025c6 <HAL_UART_RxCpltCallback+0x18a>
	}
	else if(huart->Instance == USART1){
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a36      	ldr	r2, [pc, #216]	; (80025e4 <HAL_UART_RxCpltCallback+0x1a8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d15a      	bne.n	80025c6 <HAL_UART_RxCpltCallback+0x18a>
		uint16_t a, pos, mulai, kanan;
		uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	827b      	strh	r3, [r7, #18]
		if (dma_uart1_rx.flag && currCNDTR == DMA_BUF_SIZE){
 800251a:	4b33      	ldr	r3, [pc, #204]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d007      	beq.n	8002534 <HAL_UART_RxCpltCallback+0xf8>
 8002524:	8a7b      	ldrh	r3, [r7, #18]
 8002526:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800252a:	d103      	bne.n	8002534 <HAL_UART_RxCpltCallback+0xf8>
			dma_uart1_rx.flag = 0;
 800252c:	4b2e      	ldr	r3, [pc, #184]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 800252e:	2200      	movs	r2, #0
 8002530:	701a      	strb	r2, [r3, #0]
			return;
 8002532:	e048      	b.n	80025c6 <HAL_UART_RxCpltCallback+0x18a>
		}
		mulai = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prevCNDTR) : 0;
 8002534:	4b2c      	ldr	r3, [pc, #176]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002536:	889b      	ldrh	r3, [r3, #4]
 8002538:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800253c:	d205      	bcs.n	800254a <HAL_UART_RxCpltCallback+0x10e>
 800253e:	4b2a      	ldr	r3, [pc, #168]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002540:	889b      	ldrh	r3, [r3, #4]
 8002542:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002546:	b29b      	uxth	r3, r3
 8002548:	e000      	b.n	800254c <HAL_UART_RxCpltCallback+0x110>
 800254a:	2300      	movs	r3, #0
 800254c:	823b      	strh	r3, [r7, #16]

		if (dma_uart1_rx.flag) { // time out
 800254e:	4b26      	ldr	r3, [pc, #152]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b00      	cmp	r3, #0
 8002556:	d016      	beq.n	8002586 <HAL_UART_RxCpltCallback+0x14a>
			kanan = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart1_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8002558:	4b23      	ldr	r3, [pc, #140]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 800255a:	889b      	ldrh	r3, [r3, #4]
 800255c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002560:	d205      	bcs.n	800256e <HAL_UART_RxCpltCallback+0x132>
 8002562:	4b21      	ldr	r3, [pc, #132]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002564:	889a      	ldrh	r2, [r3, #4]
 8002566:	8a7b      	ldrh	r3, [r7, #18]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	b29b      	uxth	r3, r3
 800256c:	e003      	b.n	8002576 <HAL_UART_RxCpltCallback+0x13a>
 800256e:	8a7b      	ldrh	r3, [r7, #18]
 8002570:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002574:	b29b      	uxth	r3, r3
 8002576:	82bb      	strh	r3, [r7, #20]
			dma_uart1_rx.prevCNDTR = currCNDTR;
 8002578:	4a1b      	ldr	r2, [pc, #108]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 800257a:	8a7b      	ldrh	r3, [r7, #18]
 800257c:	8093      	strh	r3, [r2, #4]
			dma_uart1_rx.flag = 0;
 800257e:	4b1a      	ldr	r3, [pc, #104]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]
 8002584:	e007      	b.n	8002596 <HAL_UART_RxCpltCallback+0x15a>
		} else {				//complete event
			kanan = DMA_BUF_SIZE - mulai;
 8002586:	8a3b      	ldrh	r3, [r7, #16]
 8002588:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 800258c:	82bb      	strh	r3, [r7, #20]
			dma_uart1_rx.prevCNDTR = DMA_BUF_SIZE;
 800258e:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_UART_RxCpltCallback+0x1ac>)
 8002590:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002594:	809a      	strh	r2, [r3, #4]
		}
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 8002596:	2300      	movs	r3, #0
 8002598:	833b      	strh	r3, [r7, #24]
 800259a:	8a3b      	ldrh	r3, [r7, #16]
 800259c:	82fb      	strh	r3, [r7, #22]
 800259e:	e00b      	b.n	80025b8 <HAL_UART_RxCpltCallback+0x17c>
			data_input[a] = dma_rx1_buf[pos];
 80025a0:	8afa      	ldrh	r2, [r7, #22]
 80025a2:	8b3b      	ldrh	r3, [r7, #24]
 80025a4:	4911      	ldr	r1, [pc, #68]	; (80025ec <HAL_UART_RxCpltCallback+0x1b0>)
 80025a6:	5c89      	ldrb	r1, [r1, r2]
 80025a8:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <HAL_UART_RxCpltCallback+0x1b4>)
 80025aa:	54d1      	strb	r1, [r2, r3]
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 80025ac:	8b3b      	ldrh	r3, [r7, #24]
 80025ae:	3301      	adds	r3, #1
 80025b0:	833b      	strh	r3, [r7, #24]
 80025b2:	8afb      	ldrh	r3, [r7, #22]
 80025b4:	3301      	adds	r3, #1
 80025b6:	82fb      	strh	r3, [r7, #22]
 80025b8:	8b3a      	ldrh	r2, [r7, #24]
 80025ba:	8abb      	ldrh	r3, [r7, #20]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d3ef      	bcc.n	80025a0 <HAL_UART_RxCpltCallback+0x164>
		}
		USART1DataFlag = true;
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <HAL_UART_RxCpltCallback+0x1b8>)
 80025c2:	2201      	movs	r2, #1
 80025c4:	701a      	strb	r2, [r3, #0]
	}
}
 80025c6:	3724      	adds	r7, #36	; 0x24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	40004800 	.word	0x40004800
 80025d4:	20000000 	.word	0x20000000
 80025d8:	20000d0c 	.word	0x20000d0c
 80025dc:	2000022c 	.word	0x2000022c
 80025e0:	20000420 	.word	0x20000420
 80025e4:	40011000 	.word	0x40011000
 80025e8:	20000008 	.word	0x20000008
 80025ec:	20000714 	.word	0x20000714
 80025f0:	20000424 	.word	0x20000424
 80025f4:	20000618 	.word	0x20000618

080025f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
	...

08002608 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	4b10      	ldr	r3, [pc, #64]	; (8002654 <HAL_MspInit+0x4c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a0f      	ldr	r2, [pc, #60]	; (8002654 <HAL_MspInit+0x4c>)
 8002618:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800261c:	6453      	str	r3, [r2, #68]	; 0x44
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HAL_MspInit+0x4c>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	603b      	str	r3, [r7, #0]
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HAL_MspInit+0x4c>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	4a08      	ldr	r2, [pc, #32]	; (8002654 <HAL_MspInit+0x4c>)
 8002634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002638:	6413      	str	r3, [r2, #64]	; 0x40
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_MspInit+0x4c>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a1b      	ldr	r2, [pc, #108]	; (80026e4 <HAL_ADC_MspInit+0x8c>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d12f      	bne.n	80026da <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002682:	4a19      	ldr	r2, [pc, #100]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 8002684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002688:	6453      	str	r3, [r2, #68]	; 0x44
 800268a:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	4a12      	ldr	r2, [pc, #72]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 80026a0:	f043 0304 	orr.w	r3, r3, #4
 80026a4:	6313      	str	r3, [r2, #48]	; 0x30
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <HAL_ADC_MspInit+0x90>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	f003 0304 	and.w	r3, r3, #4
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026b2:	2310      	movs	r3, #16
 80026b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026b6:	2303      	movs	r3, #3
 80026b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026be:	f107 0314 	add.w	r3, r7, #20
 80026c2:	4619      	mov	r1, r3
 80026c4:	4809      	ldr	r0, [pc, #36]	; (80026ec <HAL_ADC_MspInit+0x94>)
 80026c6:	f001 fd2f 	bl	8004128 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2100      	movs	r1, #0
 80026ce:	2012      	movs	r0, #18
 80026d0:	f001 f963 	bl	800399a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80026d4:	2012      	movs	r0, #18
 80026d6:	f001 f97c 	bl	80039d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026da:	bf00      	nop
 80026dc:	3728      	adds	r7, #40	; 0x28
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40012000 	.word	0x40012000
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40020800 	.word	0x40020800

080026f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	; 0x28
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a29      	ldr	r2, [pc, #164]	; (80027b4 <HAL_I2C_MspInit+0xc4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d14b      	bne.n	80027aa <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	4b28      	ldr	r3, [pc, #160]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a27      	ldr	r2, [pc, #156]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 800271c:	f043 0304 	orr.w	r3, r3, #4
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b25      	ldr	r3, [pc, #148]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b21      	ldr	r3, [pc, #132]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	4a20      	ldr	r2, [pc, #128]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	6313      	str	r3, [r2, #48]	; 0x30
 800273e:	4b1e      	ldr	r3, [pc, #120]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800274a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800274e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002750:	2312      	movs	r3, #18
 8002752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002754:	2301      	movs	r3, #1
 8002756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002758:	2303      	movs	r3, #3
 800275a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800275c:	2304      	movs	r3, #4
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4619      	mov	r1, r3
 8002766:	4815      	ldr	r0, [pc, #84]	; (80027bc <HAL_I2C_MspInit+0xcc>)
 8002768:	f001 fcde 	bl	8004128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800276c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002772:	2312      	movs	r3, #18
 8002774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002776:	2301      	movs	r3, #1
 8002778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800277a:	2303      	movs	r3, #3
 800277c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800277e:	2304      	movs	r3, #4
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	480d      	ldr	r0, [pc, #52]	; (80027c0 <HAL_I2C_MspInit+0xd0>)
 800278a:	f001 fccd 	bl	8004128 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	4b09      	ldr	r3, [pc, #36]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 8002798:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800279c:	6413      	str	r3, [r2, #64]	; 0x40
 800279e:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_I2C_MspInit+0xc8>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80027aa:	bf00      	nop
 80027ac:	3728      	adds	r7, #40	; 0x28
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40005c00 	.word	0x40005c00
 80027b8:	40023800 	.word	0x40023800
 80027bc:	40020800 	.word	0x40020800
 80027c0:	40020000 	.word	0x40020000

080027c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d4:	d10d      	bne.n	80027f2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	4b09      	ldr	r3, [pc, #36]	; (8002800 <HAL_TIM_Base_MspInit+0x3c>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a08      	ldr	r2, [pc, #32]	; (8002800 <HAL_TIM_Base_MspInit+0x3c>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_TIM_Base_MspInit+0x3c>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80027f2:	bf00      	nop
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40023800 	.word	0x40023800

08002804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08a      	sub	sp, #40	; 0x28
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0314 	add.w	r3, r7, #20
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002824:	d13c      	bne.n	80028a0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	4b1f      	ldr	r3, [pc, #124]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a1e      	ldr	r2, [pc, #120]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <HAL_TIM_MspPostInit+0xa4>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800285e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002870:	2301      	movs	r3, #1
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	480c      	ldr	r0, [pc, #48]	; (80028ac <HAL_TIM_MspPostInit+0xa8>)
 800287c:	f001 fc54 	bl	8004128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002880:	2308      	movs	r3, #8
 8002882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288c:	2300      	movs	r3, #0
 800288e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002890:	2301      	movs	r3, #1
 8002892:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	4619      	mov	r1, r3
 800289a:	4805      	ldr	r0, [pc, #20]	; (80028b0 <HAL_TIM_MspPostInit+0xac>)
 800289c:	f001 fc44 	bl	8004128 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028a0:	bf00      	nop
 80028a2:	3728      	adds	r7, #40	; 0x28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40023800 	.word	0x40023800
 80028ac:	40020000 	.word	0x40020000
 80028b0:	40020400 	.word	0x40020400

080028b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08c      	sub	sp, #48	; 0x30
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	609a      	str	r2, [r3, #8]
 80028c8:	60da      	str	r2, [r3, #12]
 80028ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a6a      	ldr	r2, [pc, #424]	; (8002a7c <HAL_UART_MspInit+0x1c8>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d164      	bne.n	80029a0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	61bb      	str	r3, [r7, #24]
 80028da:	4b69      	ldr	r3, [pc, #420]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	4a68      	ldr	r2, [pc, #416]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80028e0:	f043 0310 	orr.w	r3, r3, #16
 80028e4:	6453      	str	r3, [r2, #68]	; 0x44
 80028e6:	4b66      	ldr	r3, [pc, #408]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	61bb      	str	r3, [r7, #24]
 80028f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	4b62      	ldr	r3, [pc, #392]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	4a61      	ldr	r2, [pc, #388]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6313      	str	r3, [r2, #48]	; 0x30
 8002902:	4b5f      	ldr	r3, [pc, #380]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800290e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291c:	2303      	movs	r3, #3
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002920:	2307      	movs	r3, #7
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	f107 031c 	add.w	r3, r7, #28
 8002928:	4619      	mov	r1, r3
 800292a:	4856      	ldr	r0, [pc, #344]	; (8002a84 <HAL_UART_MspInit+0x1d0>)
 800292c:	f001 fbfc 	bl	8004128 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002930:	4b55      	ldr	r3, [pc, #340]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002932:	4a56      	ldr	r2, [pc, #344]	; (8002a8c <HAL_UART_MspInit+0x1d8>)
 8002934:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002936:	4b54      	ldr	r3, [pc, #336]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002938:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800293c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800293e:	4b52      	ldr	r3, [pc, #328]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002944:	4b50      	ldr	r3, [pc, #320]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002946:	2200      	movs	r2, #0
 8002948:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800294a:	4b4f      	ldr	r3, [pc, #316]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 800294c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002950:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002952:	4b4d      	ldr	r3, [pc, #308]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002954:	2200      	movs	r2, #0
 8002956:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002958:	4b4b      	ldr	r3, [pc, #300]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 800295a:	2200      	movs	r2, #0
 800295c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800295e:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002960:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002964:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002966:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002968:	2200      	movs	r2, #0
 800296a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800296c:	4b46      	ldr	r3, [pc, #280]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 800296e:	2200      	movs	r2, #0
 8002970:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002972:	4845      	ldr	r0, [pc, #276]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002974:	f001 f848 	bl	8003a08 <HAL_DMA_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800297e:	f7ff fe3b 	bl	80025f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a40      	ldr	r2, [pc, #256]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 8002986:	635a      	str	r2, [r3, #52]	; 0x34
 8002988:	4a3f      	ldr	r2, [pc, #252]	; (8002a88 <HAL_UART_MspInit+0x1d4>)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800298e:	2200      	movs	r2, #0
 8002990:	2100      	movs	r1, #0
 8002992:	2025      	movs	r0, #37	; 0x25
 8002994:	f001 f801 	bl	800399a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002998:	2025      	movs	r0, #37	; 0x25
 800299a:	f001 f81a 	bl	80039d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800299e:	e068      	b.n	8002a72 <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART3)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a3a      	ldr	r2, [pc, #232]	; (8002a90 <HAL_UART_MspInit+0x1dc>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d163      	bne.n	8002a72 <HAL_UART_MspInit+0x1be>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	4b34      	ldr	r3, [pc, #208]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	4a33      	ldr	r2, [pc, #204]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ba:	4b31      	ldr	r3, [pc, #196]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	4b2d      	ldr	r3, [pc, #180]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	4a2c      	ldr	r2, [pc, #176]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029d0:	f043 0304 	orr.w	r3, r3, #4
 80029d4:	6313      	str	r3, [r2, #48]	; 0x30
 80029d6:	4b2a      	ldr	r3, [pc, #168]	; (8002a80 <HAL_UART_MspInit+0x1cc>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f003 0304 	and.w	r3, r3, #4
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e8:	2302      	movs	r3, #2
 80029ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f0:	2303      	movs	r3, #3
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029f4:	2307      	movs	r3, #7
 80029f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f8:	f107 031c 	add.w	r3, r7, #28
 80029fc:	4619      	mov	r1, r3
 80029fe:	4825      	ldr	r0, [pc, #148]	; (8002a94 <HAL_UART_MspInit+0x1e0>)
 8002a00:	f001 fb92 	bl	8004128 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002a04:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a06:	4a25      	ldr	r2, [pc, #148]	; (8002a9c <HAL_UART_MspInit+0x1e8>)
 8002a08:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002a0a:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a10:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a12:	4b21      	ldr	r3, [pc, #132]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a18:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a1e:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a24:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002a32:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a38:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a3a:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a40:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002a46:	4814      	ldr	r0, [pc, #80]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a48:	f000 ffde 	bl	8003a08 <HAL_DMA_Init>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8002a52:	f7ff fdd1 	bl	80025f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a0f      	ldr	r2, [pc, #60]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a5a:	635a      	str	r2, [r3, #52]	; 0x34
 8002a5c:	4a0e      	ldr	r2, [pc, #56]	; (8002a98 <HAL_UART_MspInit+0x1e4>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2100      	movs	r1, #0
 8002a66:	2027      	movs	r0, #39	; 0x27
 8002a68:	f000 ff97 	bl	800399a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a6c:	2027      	movs	r0, #39	; 0x27
 8002a6e:	f000 ffb0 	bl	80039d2 <HAL_NVIC_EnableIRQ>
}
 8002a72:	bf00      	nop
 8002a74:	3730      	adds	r7, #48	; 0x30
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40011000 	.word	0x40011000
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	20000a94 	.word	0x20000a94
 8002a8c:	40026440 	.word	0x40026440
 8002a90:	40004800 	.word	0x40004800
 8002a94:	40020800 	.word	0x40020800
 8002a98:	2000096c 	.word	0x2000096c
 8002a9c:	40026028 	.word	0x40026028

08002aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002aa4:	bf00      	nop
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ab2:	e7fe      	b.n	8002ab2 <HardFault_Handler+0x4>

08002ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ab8:	e7fe      	b.n	8002ab8 <MemManage_Handler+0x4>

08002aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aba:	b480      	push	{r7}
 8002abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002abe:	e7fe      	b.n	8002abe <BusFault_Handler+0x4>

08002ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ac4:	e7fe      	b.n	8002ac4 <UsageFault_Handler+0x4>

08002ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002af4:	f000 f962 	bl	8002dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(dma_uart_rx.timer == 1)
 8002af8:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <SysTick_Handler+0x60>)
 8002afa:	885b      	ldrh	r3, [r3, #2]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d106      	bne.n	8002b0e <SysTick_Handler+0x1e>
      {
          /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
          dma_uart_rx.flag = 1;
 8002b00:	4b13      	ldr	r3, [pc, #76]	; (8002b50 <SysTick_Handler+0x60>)
 8002b02:	2201      	movs	r2, #1
 8002b04:	701a      	strb	r2, [r3, #0]
          hdma_usart3_rx.XferCpltCallback(&hdma_usart3_rx);
 8002b06:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <SysTick_Handler+0x64>)
 8002b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0a:	4812      	ldr	r0, [pc, #72]	; (8002b54 <SysTick_Handler+0x64>)
 8002b0c:	4798      	blx	r3
      }
      if(dma_uart_rx.timer) { --dma_uart_rx.timer; }
 8002b0e:	4b10      	ldr	r3, [pc, #64]	; (8002b50 <SysTick_Handler+0x60>)
 8002b10:	885b      	ldrh	r3, [r3, #2]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d005      	beq.n	8002b22 <SysTick_Handler+0x32>
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <SysTick_Handler+0x60>)
 8002b18:	885b      	ldrh	r3, [r3, #2]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	4b0c      	ldr	r3, [pc, #48]	; (8002b50 <SysTick_Handler+0x60>)
 8002b20:	805a      	strh	r2, [r3, #2]

      if(dma_uart1_rx.timer == 1)
 8002b22:	4b0d      	ldr	r3, [pc, #52]	; (8002b58 <SysTick_Handler+0x68>)
 8002b24:	885b      	ldrh	r3, [r3, #2]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d106      	bne.n	8002b38 <SysTick_Handler+0x48>
          {
              /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
              dma_uart1_rx.flag = 1;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <SysTick_Handler+0x68>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
              hdma_usart1_rx.XferCpltCallback(&hdma_usart1_rx);
 8002b30:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <SysTick_Handler+0x6c>)
 8002b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b34:	4809      	ldr	r0, [pc, #36]	; (8002b5c <SysTick_Handler+0x6c>)
 8002b36:	4798      	blx	r3
          }
          if(dma_uart1_rx.timer) { --dma_uart1_rx.timer; }
 8002b38:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <SysTick_Handler+0x68>)
 8002b3a:	885b      	ldrh	r3, [r3, #2]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <SysTick_Handler+0x5c>
 8002b40:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <SysTick_Handler+0x68>)
 8002b42:	885b      	ldrh	r3, [r3, #2]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	4b03      	ldr	r3, [pc, #12]	; (8002b58 <SysTick_Handler+0x68>)
 8002b4a:	805a      	strh	r2, [r3, #2]
  /* USER CODE END SysTick_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000000 	.word	0x20000000
 8002b54:	2000096c 	.word	0x2000096c
 8002b58:	20000008 	.word	0x20000008
 8002b5c:	20000a94 	.word	0x20000a94

08002b60 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002b64:	4802      	ldr	r0, [pc, #8]	; (8002b70 <DMA1_Stream1_IRQHandler+0x10>)
 8002b66:	f001 f877 	bl	8003c58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	2000096c 	.word	0x2000096c

08002b74 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <ADC_IRQHandler+0x10>)
 8002b7a:	f000 fa9e 	bl	80030ba <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000a3c 	.word	0x20000a3c

08002b88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    if((USART1->SR & USART_SR_IDLE) != RESET)
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <USART1_IRQHandler+0x3c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0310 	and.w	r3, r3, #16
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00d      	beq.n	8002bb6 <USART1_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	607b      	str	r3, [r7, #4]
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <USART1_IRQHandler+0x40>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	607b      	str	r3, [r7, #4]
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <USART1_IRQHandler+0x40>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart1_rx.timer = DMA_TIMEOUT_MS;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	; (8002bcc <USART1_IRQHandler+0x44>)
 8002bb2:	220a      	movs	r2, #10
 8002bb4:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002bb6:	4804      	ldr	r0, [pc, #16]	; (8002bc8 <USART1_IRQHandler+0x40>)
 8002bb8:	f004 f8ee 	bl	8006d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40011000 	.word	0x40011000
 8002bc8:	20000b08 	.word	0x20000b08
 8002bcc:	20000008 	.word	0x20000008

08002bd0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    if((USART3->SR & USART_SR_IDLE) != RESET)
 8002bd6:	4b0d      	ldr	r3, [pc, #52]	; (8002c0c <USART3_IRQHandler+0x3c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00d      	beq.n	8002bfe <USART3_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002be2:	2300      	movs	r3, #0
 8002be4:	607b      	str	r3, [r7, #4]
 8002be6:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <USART3_IRQHandler+0x40>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	607b      	str	r3, [r7, #4]
 8002bee:	4b08      	ldr	r3, [pc, #32]	; (8002c10 <USART3_IRQHandler+0x40>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	607b      	str	r3, [r7, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart_rx.timer = DMA_TIMEOUT_MS;
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <USART3_IRQHandler+0x44>)
 8002bfa:	220a      	movs	r2, #10
 8002bfc:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002bfe:	4804      	ldr	r0, [pc, #16]	; (8002c10 <USART3_IRQHandler+0x40>)
 8002c00:	f004 f8ca 	bl	8006d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40004800 	.word	0x40004800
 8002c10:	200009cc 	.word	0x200009cc
 8002c14:	20000000 	.word	0x20000000

08002c18 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <DMA2_Stream2_IRQHandler+0x10>)
 8002c1e:	f001 f81b 	bl	8003c58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000a94 	.word	0x20000a94

08002c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c34:	4a14      	ldr	r2, [pc, #80]	; (8002c88 <_sbrk+0x5c>)
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <_sbrk+0x60>)
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <_sbrk+0x64>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <_sbrk+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <_sbrk+0x64>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d207      	bcs.n	8002c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c5c:	f004 ff48 	bl	8007af0 <__errno>
 8002c60:	4602      	mov	r2, r0
 8002c62:	230c      	movs	r3, #12
 8002c64:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	e009      	b.n	8002c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a05      	ldr	r2, [pc, #20]	; (8002c90 <_sbrk+0x64>)
 8002c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20020000 	.word	0x20020000
 8002c8c:	00000400 	.word	0x00000400
 8002c90:	20000624 	.word	0x20000624
 8002c94:	20000f18 	.word	0x20000f18

08002c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c9c:	4b08      	ldr	r3, [pc, #32]	; (8002cc0 <SystemInit+0x28>)
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca2:	4a07      	ldr	r2, [pc, #28]	; (8002cc0 <SystemInit+0x28>)
 8002ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002cac:	4b04      	ldr	r3, [pc, #16]	; (8002cc0 <SystemInit+0x28>)
 8002cae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002cb2:	609a      	str	r2, [r3, #8]
#endif
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cfc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002cc8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002cca:	e003      	b.n	8002cd4 <LoopCopyDataInit>

08002ccc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002cce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002cd0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002cd2:	3104      	adds	r1, #4

08002cd4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002cd4:	480b      	ldr	r0, [pc, #44]	; (8002d04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002cd6:	4b0c      	ldr	r3, [pc, #48]	; (8002d08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002cd8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002cda:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002cdc:	d3f6      	bcc.n	8002ccc <CopyDataInit>
  ldr  r2, =_sbss
 8002cde:	4a0b      	ldr	r2, [pc, #44]	; (8002d0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ce0:	e002      	b.n	8002ce8 <LoopFillZerobss>

08002ce2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002ce2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002ce4:	f842 3b04 	str.w	r3, [r2], #4

08002ce8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002cea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002cec:	d3f9      	bcc.n	8002ce2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002cee:	f7ff ffd3 	bl	8002c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cf2:	f004 ff03 	bl	8007afc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cf6:	f7ff f81d 	bl	8001d34 <main>
  bx  lr    
 8002cfa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cfc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002d00:	0800bf30 	.word	0x0800bf30
  ldr  r0, =_sdata
 8002d04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d08:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 8002d0c:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8002d10:	20000f18 	.word	0x20000f18

08002d14 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d14:	e7fe      	b.n	8002d14 <CAN1_RX0_IRQHandler>
	...

08002d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <HAL_Init+0x40>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0d      	ldr	r2, [pc, #52]	; (8002d58 <HAL_Init+0x40>)
 8002d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HAL_Init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0a      	ldr	r2, [pc, #40]	; (8002d58 <HAL_Init+0x40>)
 8002d2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <HAL_Init+0x40>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <HAL_Init+0x40>)
 8002d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d40:	2003      	movs	r0, #3
 8002d42:	f000 fe1f 	bl	8003984 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d46:	2000      	movs	r0, #0
 8002d48:	f000 f808 	bl	8002d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d4c:	f7ff fc5c 	bl	8002608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40023c00 	.word	0x40023c00

08002d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d64:	4b12      	ldr	r3, [pc, #72]	; (8002db0 <HAL_InitTick+0x54>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b12      	ldr	r3, [pc, #72]	; (8002db4 <HAL_InitTick+0x58>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fe37 	bl	80039ee <HAL_SYSTICK_Config>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e00e      	b.n	8002da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b0f      	cmp	r3, #15
 8002d8e:	d80a      	bhi.n	8002da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d90:	2200      	movs	r2, #0
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295
 8002d98:	f000 fdff 	bl	800399a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <HAL_InitTick+0x5c>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000014 	.word	0x20000014
 8002db4:	2000001c 	.word	0x2000001c
 8002db8:	20000018 	.word	0x20000018

08002dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dc0:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <HAL_IncTick+0x20>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <HAL_IncTick+0x24>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	4a04      	ldr	r2, [pc, #16]	; (8002de0 <HAL_IncTick+0x24>)
 8002dce:	6013      	str	r3, [r2, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	2000001c 	.word	0x2000001c
 8002de0:	20000f10 	.word	0x20000f10

08002de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return uwTick;
 8002de8:	4b03      	ldr	r3, [pc, #12]	; (8002df8 <HAL_GetTick+0x14>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	20000f10 	.word	0x20000f10

08002dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e04:	f7ff ffee 	bl	8002de4 <HAL_GetTick>
 8002e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e14:	d005      	beq.n	8002e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e16:	4b09      	ldr	r3, [pc, #36]	; (8002e3c <HAL_Delay+0x40>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e22:	bf00      	nop
 8002e24:	f7ff ffde 	bl	8002de4 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d8f7      	bhi.n	8002e24 <HAL_Delay+0x28>
  {
  }
}
 8002e34:	bf00      	nop
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	2000001c 	.word	0x2000001c

08002e40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e033      	b.n	8002ebe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff fbfa 	bl	8002658 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f003 0310 	and.w	r3, r3, #16
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d118      	bne.n	8002eb0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e86:	f023 0302 	bic.w	r3, r3, #2
 8002e8a:	f043 0202 	orr.w	r2, r3, #2
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fba0 	bl	80035d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	f023 0303 	bic.w	r3, r3, #3
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	641a      	str	r2, [r3, #64]	; 0x40
 8002eae:	e001      	b.n	8002eb4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_ADC_Start+0x1a>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0a5      	b.n	800302e <HAL_ADC_Start+0x166>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d018      	beq.n	8002f2a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f08:	4b4c      	ldr	r3, [pc, #304]	; (800303c <HAL_ADC_Start+0x174>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a4c      	ldr	r2, [pc, #304]	; (8003040 <HAL_ADC_Start+0x178>)
 8002f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f12:	0c9a      	lsrs	r2, r3, #18
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f1c:	e002      	b.n	8002f24 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	3b01      	subs	r3, #1
 8002f22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1f9      	bne.n	8002f1e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d179      	bne.n	800302c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f40:	f023 0301 	bic.w	r3, r3, #1
 8002f44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d007      	beq.n	8002f6a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f76:	d106      	bne.n	8002f86 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7c:	f023 0206 	bic.w	r2, r3, #6
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	645a      	str	r2, [r3, #68]	; 0x44
 8002f84:	e002      	b.n	8002f8c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f94:	4b2b      	ldr	r3, [pc, #172]	; (8003044 <HAL_ADC_Start+0x17c>)
 8002f96:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fa0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d12a      	bne.n	8003004 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a25      	ldr	r2, [pc, #148]	; (8003048 <HAL_ADC_Start+0x180>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d015      	beq.n	8002fe4 <HAL_ADC_Start+0x11c>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a23      	ldr	r2, [pc, #140]	; (800304c <HAL_ADC_Start+0x184>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d105      	bne.n	8002fce <HAL_ADC_Start+0x106>
 8002fc2:	4b20      	ldr	r3, [pc, #128]	; (8003044 <HAL_ADC_Start+0x17c>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 031f 	and.w	r3, r3, #31
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a1f      	ldr	r2, [pc, #124]	; (8003050 <HAL_ADC_Start+0x188>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d129      	bne.n	800302c <HAL_ADC_Start+0x164>
 8002fd8:	4b1a      	ldr	r3, [pc, #104]	; (8003044 <HAL_ADC_Start+0x17c>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 031f 	and.w	r3, r3, #31
 8002fe0:	2b0f      	cmp	r3, #15
 8002fe2:	d823      	bhi.n	800302c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d11c      	bne.n	800302c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	e013      	b.n	800302c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a0f      	ldr	r2, [pc, #60]	; (8003048 <HAL_ADC_Start+0x180>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d10e      	bne.n	800302c <HAL_ADC_Start+0x164>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d107      	bne.n	800302c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800302a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3714      	adds	r7, #20
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	20000014 	.word	0x20000014
 8003040:	431bde83 	.word	0x431bde83
 8003044:	40012300 	.word	0x40012300
 8003048:	40012000 	.word	0x40012000
 800304c:	40012100 	.word	0x40012100
 8003050:	40012200 	.word	0x40012200

08003054 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_ADC_Stop+0x16>
 8003066:	2302      	movs	r3, #2
 8003068:	e021      	b.n	80030ae <HAL_ADC_Stop+0x5a>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 0201 	bic.w	r2, r2, #1
 8003080:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	d109      	bne.n	80030a4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003098:	f023 0301 	bic.w	r3, r3, #1
 800309c:	f043 0201 	orr.w	r2, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	2300      	movs	r3, #0
 80030c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	bf0c      	ite	eq
 80030d8:	2301      	moveq	r3, #1
 80030da:	2300      	movne	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f003 0320 	and.w	r3, r3, #32
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d049      	beq.n	8003190 <HAL_ADC_IRQHandler+0xd6>
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d046      	beq.n	8003190 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	d105      	bne.n	800311a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d12b      	bne.n	8003180 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800312c:	2b00      	cmp	r3, #0
 800312e:	d127      	bne.n	8003180 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800313a:	2b00      	cmp	r3, #0
 800313c:	d006      	beq.n	800314c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003148:	2b00      	cmp	r3, #0
 800314a:	d119      	bne.n	8003180 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0220 	bic.w	r2, r2, #32
 800315a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f8e8 	bl	8003356 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f06f 0212 	mvn.w	r2, #18
 800318e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0304 	and.w	r3, r3, #4
 800319a:	2b04      	cmp	r3, #4
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b0:	2b80      	cmp	r3, #128	; 0x80
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d057      	beq.n	8003272 <HAL_ADC_IRQHandler+0x1b8>
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d054      	beq.n	8003272 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d105      	bne.n	80031e0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d139      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d006      	beq.n	800320a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003206:	2b00      	cmp	r3, #0
 8003208:	d12b      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003214:	2b00      	cmp	r3, #0
 8003216:	d124      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11d      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800322a:	2b00      	cmp	r3, #0
 800322c:	d119      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800323c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d105      	bne.n	8003262 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f043 0201 	orr.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fab4 	bl	80037d0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 020c 	mvn.w	r2, #12
 8003270:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b01      	cmp	r3, #1
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003292:	2b40      	cmp	r3, #64	; 0x40
 8003294:	bf0c      	ite	eq
 8003296:	2301      	moveq	r3, #1
 8003298:	2300      	movne	r3, #0
 800329a:	b2db      	uxtb	r3, r3
 800329c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d017      	beq.n	80032d4 <HAL_ADC_IRQHandler+0x21a>
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d014      	beq.n	80032d4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d10d      	bne.n	80032d4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 f850 	bl	800336a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f06f 0201 	mvn.w	r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0320 	and.w	r3, r3, #32
 80032de:	2b20      	cmp	r3, #32
 80032e0:	bf0c      	ite	eq
 80032e2:	2301      	moveq	r3, #1
 80032e4:	2300      	movne	r3, #0
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032f8:	bf0c      	ite	eq
 80032fa:	2301      	moveq	r3, #1
 80032fc:	2300      	movne	r3, #0
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d015      	beq.n	8003334 <HAL_ADC_IRQHandler+0x27a>
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d012      	beq.n	8003334 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	f043 0202 	orr.w	r2, r3, #2
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f06f 0220 	mvn.w	r2, #32
 8003322:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f82a 	bl	800337e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f06f 0220 	mvn.w	r2, #32
 8003332:	601a      	str	r2, [r3, #0]
  }
}
 8003334:	bf00      	nop
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
	...

08003394 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x1c>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e105      	b.n	80035bc <HAL_ADC_ConfigChannel+0x228>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b09      	cmp	r3, #9
 80033be:	d925      	bls.n	800340c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68d9      	ldr	r1, [r3, #12]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	461a      	mov	r2, r3
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	3b1e      	subs	r3, #30
 80033d6:	2207      	movs	r2, #7
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43da      	mvns	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	400a      	ands	r2, r1
 80033e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68d9      	ldr	r1, [r3, #12]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	4618      	mov	r0, r3
 80033f8:	4603      	mov	r3, r0
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4403      	add	r3, r0
 80033fe:	3b1e      	subs	r3, #30
 8003400:	409a      	lsls	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	60da      	str	r2, [r3, #12]
 800340a:	e022      	b.n	8003452 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6919      	ldr	r1, [r3, #16]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	b29b      	uxth	r3, r3
 8003418:	461a      	mov	r2, r3
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	2207      	movs	r2, #7
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43da      	mvns	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	400a      	ands	r2, r1
 800342e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6919      	ldr	r1, [r3, #16]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	b29b      	uxth	r3, r3
 8003440:	4618      	mov	r0, r3
 8003442:	4603      	mov	r3, r0
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4403      	add	r3, r0
 8003448:	409a      	lsls	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b06      	cmp	r3, #6
 8003458:	d824      	bhi.n	80034a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	3b05      	subs	r3, #5
 800346c:	221f      	movs	r2, #31
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43da      	mvns	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	400a      	ands	r2, r1
 800347a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	b29b      	uxth	r3, r3
 8003488:	4618      	mov	r0, r3
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	3b05      	subs	r3, #5
 8003496:	fa00 f203 	lsl.w	r2, r0, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	635a      	str	r2, [r3, #52]	; 0x34
 80034a2:	e04c      	b.n	800353e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	d824      	bhi.n	80034f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	3b23      	subs	r3, #35	; 0x23
 80034be:	221f      	movs	r2, #31
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43da      	mvns	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	400a      	ands	r2, r1
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	4618      	mov	r0, r3
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	3b23      	subs	r3, #35	; 0x23
 80034e8:	fa00 f203 	lsl.w	r2, r0, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30
 80034f4:	e023      	b.n	800353e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	3b41      	subs	r3, #65	; 0x41
 8003508:	221f      	movs	r2, #31
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43da      	mvns	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	400a      	ands	r2, r1
 8003516:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	b29b      	uxth	r3, r3
 8003524:	4618      	mov	r0, r3
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	3b41      	subs	r3, #65	; 0x41
 8003532:	fa00 f203 	lsl.w	r2, r0, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800353e:	4b22      	ldr	r3, [pc, #136]	; (80035c8 <HAL_ADC_ConfigChannel+0x234>)
 8003540:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a21      	ldr	r2, [pc, #132]	; (80035cc <HAL_ADC_ConfigChannel+0x238>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d109      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1cc>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b12      	cmp	r3, #18
 8003552:	d105      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a19      	ldr	r2, [pc, #100]	; (80035cc <HAL_ADC_ConfigChannel+0x238>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d123      	bne.n	80035b2 <HAL_ADC_ConfigChannel+0x21e>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b10      	cmp	r3, #16
 8003570:	d003      	beq.n	800357a <HAL_ADC_ConfigChannel+0x1e6>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b11      	cmp	r3, #17
 8003578:	d11b      	bne.n	80035b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b10      	cmp	r3, #16
 800358c:	d111      	bne.n	80035b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800358e:	4b10      	ldr	r3, [pc, #64]	; (80035d0 <HAL_ADC_ConfigChannel+0x23c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a10      	ldr	r2, [pc, #64]	; (80035d4 <HAL_ADC_ConfigChannel+0x240>)
 8003594:	fba2 2303 	umull	r2, r3, r2, r3
 8003598:	0c9a      	lsrs	r2, r3, #18
 800359a:	4613      	mov	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035a4:	e002      	b.n	80035ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	3b01      	subs	r3, #1
 80035aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f9      	bne.n	80035a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	40012300 	.word	0x40012300
 80035cc:	40012000 	.word	0x40012000
 80035d0:	20000014 	.word	0x20000014
 80035d4:	431bde83 	.word	0x431bde83

080035d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e0:	4b79      	ldr	r3, [pc, #484]	; (80037c8 <ADC_Init+0x1f0>)
 80035e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800360c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6859      	ldr	r1, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	021a      	lsls	r2, r3, #8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003630:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6899      	ldr	r1, [r3, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	4a58      	ldr	r2, [pc, #352]	; (80037cc <ADC_Init+0x1f4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d022      	beq.n	80036b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800367e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6899      	ldr	r1, [r3, #8]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6899      	ldr	r1, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	e00f      	b.n	80036d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0202 	bic.w	r2, r2, #2
 80036e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6899      	ldr	r1, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7e1b      	ldrb	r3, [r3, #24]
 80036f0:	005a      	lsls	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d01b      	beq.n	800373c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003712:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003722:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6859      	ldr	r1, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372e:	3b01      	subs	r3, #1
 8003730:	035a      	lsls	r2, r3, #13
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	e007      	b.n	800374c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	3b01      	subs	r3, #1
 8003768:	051a      	lsls	r2, r3, #20
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003780:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6899      	ldr	r1, [r3, #8]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800378e:	025a      	lsls	r2, r3, #9
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6899      	ldr	r1, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	029a      	lsls	r2, r3, #10
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	609a      	str	r2, [r3, #8]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	40012300 	.word	0x40012300
 80037cc:	0f000001 	.word	0x0f000001

080037d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <__NVIC_SetPriorityGrouping+0x44>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003800:	4013      	ands	r3, r2
 8003802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800380c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003816:	4a04      	ldr	r2, [pc, #16]	; (8003828 <__NVIC_SetPriorityGrouping+0x44>)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	60d3      	str	r3, [r2, #12]
}
 800381c:	bf00      	nop
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	e000ed00 	.word	0xe000ed00

0800382c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003830:	4b04      	ldr	r3, [pc, #16]	; (8003844 <__NVIC_GetPriorityGrouping+0x18>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	0a1b      	lsrs	r3, r3, #8
 8003836:	f003 0307 	and.w	r3, r3, #7
}
 800383a:	4618      	mov	r0, r3
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	e000ed00 	.word	0xe000ed00

08003848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003856:	2b00      	cmp	r3, #0
 8003858:	db0b      	blt.n	8003872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	f003 021f 	and.w	r2, r3, #31
 8003860:	4907      	ldr	r1, [pc, #28]	; (8003880 <__NVIC_EnableIRQ+0x38>)
 8003862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	2001      	movs	r0, #1
 800386a:	fa00 f202 	lsl.w	r2, r0, r2
 800386e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	e000e100 	.word	0xe000e100

08003884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	6039      	str	r1, [r7, #0]
 800388e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003894:	2b00      	cmp	r3, #0
 8003896:	db0a      	blt.n	80038ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	b2da      	uxtb	r2, r3
 800389c:	490c      	ldr	r1, [pc, #48]	; (80038d0 <__NVIC_SetPriority+0x4c>)
 800389e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a2:	0112      	lsls	r2, r2, #4
 80038a4:	b2d2      	uxtb	r2, r2
 80038a6:	440b      	add	r3, r1
 80038a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038ac:	e00a      	b.n	80038c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	4908      	ldr	r1, [pc, #32]	; (80038d4 <__NVIC_SetPriority+0x50>)
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	3b04      	subs	r3, #4
 80038bc:	0112      	lsls	r2, r2, #4
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	440b      	add	r3, r1
 80038c2:	761a      	strb	r2, [r3, #24]
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	e000e100 	.word	0xe000e100
 80038d4:	e000ed00 	.word	0xe000ed00

080038d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038d8:	b480      	push	{r7}
 80038da:	b089      	sub	sp, #36	; 0x24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f1c3 0307 	rsb	r3, r3, #7
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	bf28      	it	cs
 80038f6:	2304      	movcs	r3, #4
 80038f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	3304      	adds	r3, #4
 80038fe:	2b06      	cmp	r3, #6
 8003900:	d902      	bls.n	8003908 <NVIC_EncodePriority+0x30>
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	3b03      	subs	r3, #3
 8003906:	e000      	b.n	800390a <NVIC_EncodePriority+0x32>
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800390c:	f04f 32ff 	mov.w	r2, #4294967295
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43da      	mvns	r2, r3
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	401a      	ands	r2, r3
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003920:	f04f 31ff 	mov.w	r1, #4294967295
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	fa01 f303 	lsl.w	r3, r1, r3
 800392a:	43d9      	mvns	r1, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003930:	4313      	orrs	r3, r2
         );
}
 8003932:	4618      	mov	r0, r3
 8003934:	3724      	adds	r7, #36	; 0x24
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3b01      	subs	r3, #1
 800394c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003950:	d301      	bcc.n	8003956 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003952:	2301      	movs	r3, #1
 8003954:	e00f      	b.n	8003976 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003956:	4a0a      	ldr	r2, [pc, #40]	; (8003980 <SysTick_Config+0x40>)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3b01      	subs	r3, #1
 800395c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800395e:	210f      	movs	r1, #15
 8003960:	f04f 30ff 	mov.w	r0, #4294967295
 8003964:	f7ff ff8e 	bl	8003884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003968:	4b05      	ldr	r3, [pc, #20]	; (8003980 <SysTick_Config+0x40>)
 800396a:	2200      	movs	r2, #0
 800396c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800396e:	4b04      	ldr	r3, [pc, #16]	; (8003980 <SysTick_Config+0x40>)
 8003970:	2207      	movs	r2, #7
 8003972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	e000e010 	.word	0xe000e010

08003984 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7ff ff29 	bl	80037e4 <__NVIC_SetPriorityGrouping>
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800399a:	b580      	push	{r7, lr}
 800399c:	b086      	sub	sp, #24
 800399e:	af00      	add	r7, sp, #0
 80039a0:	4603      	mov	r3, r0
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
 80039a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039a8:	2300      	movs	r3, #0
 80039aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039ac:	f7ff ff3e 	bl	800382c <__NVIC_GetPriorityGrouping>
 80039b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	68b9      	ldr	r1, [r7, #8]
 80039b6:	6978      	ldr	r0, [r7, #20]
 80039b8:	f7ff ff8e 	bl	80038d8 <NVIC_EncodePriority>
 80039bc:	4602      	mov	r2, r0
 80039be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039c2:	4611      	mov	r1, r2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff ff5d 	bl	8003884 <__NVIC_SetPriority>
}
 80039ca:	bf00      	nop
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b082      	sub	sp, #8
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	4603      	mov	r3, r0
 80039da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff ff31 	bl	8003848 <__NVIC_EnableIRQ>
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7ff ffa2 	bl	8003940 <SysTick_Config>
 80039fc:	4603      	mov	r3, r0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a14:	f7ff f9e6 	bl	8002de4 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e099      	b.n	8003b58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0201 	bic.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a44:	e00f      	b.n	8003a66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a46:	f7ff f9cd 	bl	8002de4 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b05      	cmp	r3, #5
 8003a52:	d908      	bls.n	8003a66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2220      	movs	r2, #32
 8003a58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2203      	movs	r2, #3
 8003a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e078      	b.n	8003b58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e8      	bne.n	8003a46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4b38      	ldr	r3, [pc, #224]	; (8003b60 <HAL_DMA_Init+0x158>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d107      	bne.n	8003ad0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f023 0307 	bic.w	r3, r3, #7
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	d117      	bne.n	8003b2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00e      	beq.n	8003b2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 fa91 	bl	8004034 <DMA_CheckFifoParam>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2240      	movs	r2, #64	; 0x40
 8003b1c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b26:	2301      	movs	r3, #1
 8003b28:	e016      	b.n	8003b58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fa48 	bl	8003fc8 <DMA_CalcBaseAndBitshift>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b40:	223f      	movs	r2, #63	; 0x3f
 8003b42:	409a      	lsls	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	f010803f 	.word	0xf010803f

08003b64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b72:	2300      	movs	r3, #0
 8003b74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d101      	bne.n	8003b8a <HAL_DMA_Start_IT+0x26>
 8003b86:	2302      	movs	r3, #2
 8003b88:	e040      	b.n	8003c0c <HAL_DMA_Start_IT+0xa8>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d12f      	bne.n	8003bfe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	68b9      	ldr	r1, [r7, #8]
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 f9da 	bl	8003f6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bbc:	223f      	movs	r2, #63	; 0x3f
 8003bbe:	409a      	lsls	r2, r3
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0216 	orr.w	r2, r2, #22
 8003bd2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d007      	beq.n	8003bec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0208 	orr.w	r2, r2, #8
 8003bea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e005      	b.n	8003c0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c06:	2302      	movs	r3, #2
 8003c08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d004      	beq.n	8003c32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2280      	movs	r2, #128	; 0x80
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e00c      	b.n	8003c4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2205      	movs	r2, #5
 8003c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0201 	bic.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c64:	4b92      	ldr	r3, [pc, #584]	; (8003eb0 <HAL_DMA_IRQHandler+0x258>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a92      	ldr	r2, [pc, #584]	; (8003eb4 <HAL_DMA_IRQHandler+0x25c>)
 8003c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6e:	0a9b      	lsrs	r3, r3, #10
 8003c70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c82:	2208      	movs	r2, #8
 8003c84:	409a      	lsls	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d01a      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d013      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 0204 	bic.w	r2, r2, #4
 8003caa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb0:	2208      	movs	r2, #8
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cbc:	f043 0201 	orr.w	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc8:	2201      	movs	r2, #1
 8003cca:	409a      	lsls	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d012      	beq.n	8003cfa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00b      	beq.n	8003cfa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf2:	f043 0202 	orr.w	r2, r3, #2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfe:	2204      	movs	r2, #4
 8003d00:	409a      	lsls	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d012      	beq.n	8003d30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00b      	beq.n	8003d30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d1c:	2204      	movs	r2, #4
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d28:	f043 0204 	orr.w	r2, r3, #4
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d34:	2210      	movs	r2, #16
 8003d36:	409a      	lsls	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d043      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d03c      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d52:	2210      	movs	r2, #16
 8003d54:	409a      	lsls	r2, r3
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d018      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d108      	bne.n	8003d88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d024      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	4798      	blx	r3
 8003d86:	e01f      	b.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d01b      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	4798      	blx	r3
 8003d98:	e016      	b.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d107      	bne.n	8003db8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0208 	bic.w	r2, r2, #8
 8003db6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dcc:	2220      	movs	r2, #32
 8003dce:	409a      	lsls	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 808e 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 8086 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dee:	2220      	movs	r2, #32
 8003df0:	409a      	lsls	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b05      	cmp	r3, #5
 8003e00:	d136      	bne.n	8003e70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0216 	bic.w	r2, r2, #22
 8003e10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695a      	ldr	r2, [r3, #20]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d103      	bne.n	8003e32 <HAL_DMA_IRQHandler+0x1da>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d007      	beq.n	8003e42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0208 	bic.w	r2, r2, #8
 8003e40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e46:	223f      	movs	r2, #63	; 0x3f
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d07d      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	4798      	blx	r3
        }
        return;
 8003e6e:	e078      	b.n	8003f62 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d01c      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d108      	bne.n	8003e9e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d030      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	4798      	blx	r3
 8003e9c:	e02b      	b.n	8003ef6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d027      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
 8003eae:	e022      	b.n	8003ef6 <HAL_DMA_IRQHandler+0x29e>
 8003eb0:	20000014 	.word	0x20000014
 8003eb4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10f      	bne.n	8003ee6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0210 	bic.w	r2, r2, #16
 8003ed4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d032      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d022      	beq.n	8003f50 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2205      	movs	r2, #5
 8003f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0201 	bic.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	3301      	adds	r3, #1
 8003f26:	60bb      	str	r3, [r7, #8]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d307      	bcc.n	8003f3e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1f2      	bne.n	8003f22 <HAL_DMA_IRQHandler+0x2ca>
 8003f3c:	e000      	b.n	8003f40 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003f3e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	4798      	blx	r3
 8003f60:	e000      	b.n	8003f64 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003f62:	bf00      	nop
    }
  }
}
 8003f64:	3718      	adds	r7, #24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop

08003f6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
 8003f78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2b40      	cmp	r3, #64	; 0x40
 8003f98:	d108      	bne.n	8003fac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003faa:	e007      	b.n	8003fbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	60da      	str	r2, [r3, #12]
}
 8003fbc:	bf00      	nop
 8003fbe:	3714      	adds	r7, #20
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	3b10      	subs	r3, #16
 8003fd8:	4a14      	ldr	r2, [pc, #80]	; (800402c <DMA_CalcBaseAndBitshift+0x64>)
 8003fda:	fba2 2303 	umull	r2, r3, r2, r3
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fe2:	4a13      	ldr	r2, [pc, #76]	; (8004030 <DMA_CalcBaseAndBitshift+0x68>)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d909      	bls.n	800400a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ffe:	f023 0303 	bic.w	r3, r3, #3
 8004002:	1d1a      	adds	r2, r3, #4
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	659a      	str	r2, [r3, #88]	; 0x58
 8004008:	e007      	b.n	800401a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004012:	f023 0303 	bic.w	r3, r3, #3
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	aaaaaaab 	.word	0xaaaaaaab
 8004030:	0800bc24 	.word	0x0800bc24

08004034 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800403c:	2300      	movs	r3, #0
 800403e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004044:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d11f      	bne.n	800408e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	2b03      	cmp	r3, #3
 8004052:	d855      	bhi.n	8004100 <DMA_CheckFifoParam+0xcc>
 8004054:	a201      	add	r2, pc, #4	; (adr r2, 800405c <DMA_CheckFifoParam+0x28>)
 8004056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405a:	bf00      	nop
 800405c:	0800406d 	.word	0x0800406d
 8004060:	0800407f 	.word	0x0800407f
 8004064:	0800406d 	.word	0x0800406d
 8004068:	08004101 	.word	0x08004101
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004070:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d045      	beq.n	8004104 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800407c:	e042      	b.n	8004104 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004082:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004086:	d13f      	bne.n	8004108 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800408c:	e03c      	b.n	8004108 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004096:	d121      	bne.n	80040dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	2b03      	cmp	r3, #3
 800409c:	d836      	bhi.n	800410c <DMA_CheckFifoParam+0xd8>
 800409e:	a201      	add	r2, pc, #4	; (adr r2, 80040a4 <DMA_CheckFifoParam+0x70>)
 80040a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a4:	080040b5 	.word	0x080040b5
 80040a8:	080040bb 	.word	0x080040bb
 80040ac:	080040b5 	.word	0x080040b5
 80040b0:	080040cd 	.word	0x080040cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
      break;
 80040b8:	e02f      	b.n	800411a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d024      	beq.n	8004110 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040ca:	e021      	b.n	8004110 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040d4:	d11e      	bne.n	8004114 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040da:	e01b      	b.n	8004114 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d902      	bls.n	80040e8 <DMA_CheckFifoParam+0xb4>
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d003      	beq.n	80040ee <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040e6:	e018      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	73fb      	strb	r3, [r7, #15]
      break;
 80040ec:	e015      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00e      	beq.n	8004118 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	73fb      	strb	r3, [r7, #15]
      break;
 80040fe:	e00b      	b.n	8004118 <DMA_CheckFifoParam+0xe4>
      break;
 8004100:	bf00      	nop
 8004102:	e00a      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;
 8004104:	bf00      	nop
 8004106:	e008      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;
 8004108:	bf00      	nop
 800410a:	e006      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;
 800410c:	bf00      	nop
 800410e:	e004      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;
 8004110:	bf00      	nop
 8004112:	e002      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;   
 8004114:	bf00      	nop
 8004116:	e000      	b.n	800411a <DMA_CheckFifoParam+0xe6>
      break;
 8004118:	bf00      	nop
    }
  } 
  
  return status; 
 800411a:	7bfb      	ldrb	r3, [r7, #15]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004128:	b480      	push	{r7}
 800412a:	b089      	sub	sp, #36	; 0x24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004132:	2300      	movs	r3, #0
 8004134:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004136:	2300      	movs	r3, #0
 8004138:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800413a:	2300      	movs	r3, #0
 800413c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	e16b      	b.n	800441c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004144:	2201      	movs	r2, #1
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	429a      	cmp	r2, r3
 800415e:	f040 815a 	bne.w	8004416 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d00b      	beq.n	8004182 <HAL_GPIO_Init+0x5a>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d007      	beq.n	8004182 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004176:	2b11      	cmp	r3, #17
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b12      	cmp	r3, #18
 8004180:	d130      	bne.n	80041e4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	2203      	movs	r2, #3
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	43db      	mvns	r3, r3
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	4013      	ands	r3, r2
 8004198:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68da      	ldr	r2, [r3, #12]
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	69ba      	ldr	r2, [r7, #24]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041b8:	2201      	movs	r2, #1
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4013      	ands	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	f003 0201 	and.w	r2, r3, #1
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	4313      	orrs	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	2203      	movs	r2, #3
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43db      	mvns	r3, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4013      	ands	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	005b      	lsls	r3, r3, #1
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4313      	orrs	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d003      	beq.n	8004224 <HAL_GPIO_Init+0xfc>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2b12      	cmp	r3, #18
 8004222:	d123      	bne.n	800426c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	08da      	lsrs	r2, r3, #3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3208      	adds	r2, #8
 800422c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004230:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	220f      	movs	r2, #15
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	69ba      	ldr	r2, [r7, #24]
 8004244:	4013      	ands	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	08da      	lsrs	r2, r3, #3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3208      	adds	r2, #8
 8004266:	69b9      	ldr	r1, [r7, #24]
 8004268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	2203      	movs	r2, #3
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 0203 	and.w	r2, r3, #3
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 80b4 	beq.w	8004416 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	4b5f      	ldr	r3, [pc, #380]	; (8004430 <HAL_GPIO_Init+0x308>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	4a5e      	ldr	r2, [pc, #376]	; (8004430 <HAL_GPIO_Init+0x308>)
 80042b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042bc:	6453      	str	r3, [r2, #68]	; 0x44
 80042be:	4b5c      	ldr	r3, [pc, #368]	; (8004430 <HAL_GPIO_Init+0x308>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042ca:	4a5a      	ldr	r2, [pc, #360]	; (8004434 <HAL_GPIO_Init+0x30c>)
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	089b      	lsrs	r3, r3, #2
 80042d0:	3302      	adds	r3, #2
 80042d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	220f      	movs	r2, #15
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4013      	ands	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a51      	ldr	r2, [pc, #324]	; (8004438 <HAL_GPIO_Init+0x310>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d02b      	beq.n	800434e <HAL_GPIO_Init+0x226>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a50      	ldr	r2, [pc, #320]	; (800443c <HAL_GPIO_Init+0x314>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d025      	beq.n	800434a <HAL_GPIO_Init+0x222>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a4f      	ldr	r2, [pc, #316]	; (8004440 <HAL_GPIO_Init+0x318>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d01f      	beq.n	8004346 <HAL_GPIO_Init+0x21e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4e      	ldr	r2, [pc, #312]	; (8004444 <HAL_GPIO_Init+0x31c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d019      	beq.n	8004342 <HAL_GPIO_Init+0x21a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a4d      	ldr	r2, [pc, #308]	; (8004448 <HAL_GPIO_Init+0x320>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d013      	beq.n	800433e <HAL_GPIO_Init+0x216>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a4c      	ldr	r2, [pc, #304]	; (800444c <HAL_GPIO_Init+0x324>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00d      	beq.n	800433a <HAL_GPIO_Init+0x212>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a4b      	ldr	r2, [pc, #300]	; (8004450 <HAL_GPIO_Init+0x328>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d007      	beq.n	8004336 <HAL_GPIO_Init+0x20e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a4a      	ldr	r2, [pc, #296]	; (8004454 <HAL_GPIO_Init+0x32c>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d101      	bne.n	8004332 <HAL_GPIO_Init+0x20a>
 800432e:	2307      	movs	r3, #7
 8004330:	e00e      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004332:	2308      	movs	r3, #8
 8004334:	e00c      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004336:	2306      	movs	r3, #6
 8004338:	e00a      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800433a:	2305      	movs	r3, #5
 800433c:	e008      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800433e:	2304      	movs	r3, #4
 8004340:	e006      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004342:	2303      	movs	r3, #3
 8004344:	e004      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004346:	2302      	movs	r3, #2
 8004348:	e002      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800434e:	2300      	movs	r3, #0
 8004350:	69fa      	ldr	r2, [r7, #28]
 8004352:	f002 0203 	and.w	r2, r2, #3
 8004356:	0092      	lsls	r2, r2, #2
 8004358:	4093      	lsls	r3, r2
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4313      	orrs	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004360:	4934      	ldr	r1, [pc, #208]	; (8004434 <HAL_GPIO_Init+0x30c>)
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	089b      	lsrs	r3, r3, #2
 8004366:	3302      	adds	r3, #2
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800436e:	4b3a      	ldr	r3, [pc, #232]	; (8004458 <HAL_GPIO_Init+0x330>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	43db      	mvns	r3, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4013      	ands	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004392:	4a31      	ldr	r2, [pc, #196]	; (8004458 <HAL_GPIO_Init+0x330>)
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004398:	4b2f      	ldr	r3, [pc, #188]	; (8004458 <HAL_GPIO_Init+0x330>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043bc:	4a26      	ldr	r2, [pc, #152]	; (8004458 <HAL_GPIO_Init+0x330>)
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043c2:	4b25      	ldr	r3, [pc, #148]	; (8004458 <HAL_GPIO_Init+0x330>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043e6:	4a1c      	ldr	r2, [pc, #112]	; (8004458 <HAL_GPIO_Init+0x330>)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043ec:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <HAL_GPIO_Init+0x330>)
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	43db      	mvns	r3, r3
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	4013      	ands	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004410:	4a11      	ldr	r2, [pc, #68]	; (8004458 <HAL_GPIO_Init+0x330>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	3301      	adds	r3, #1
 800441a:	61fb      	str	r3, [r7, #28]
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	2b0f      	cmp	r3, #15
 8004420:	f67f ae90 	bls.w	8004144 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004424:	bf00      	nop
 8004426:	3724      	adds	r7, #36	; 0x24
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	40023800 	.word	0x40023800
 8004434:	40013800 	.word	0x40013800
 8004438:	40020000 	.word	0x40020000
 800443c:	40020400 	.word	0x40020400
 8004440:	40020800 	.word	0x40020800
 8004444:	40020c00 	.word	0x40020c00
 8004448:	40021000 	.word	0x40021000
 800444c:	40021400 	.word	0x40021400
 8004450:	40021800 	.word	0x40021800
 8004454:	40021c00 	.word	0x40021c00
 8004458:	40013c00 	.word	0x40013c00

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e11f      	b.n	80046e2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d106      	bne.n	80044bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fe f91a 	bl	80026f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2224      	movs	r2, #36	; 0x24
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 0201 	bic.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044f4:	f001 fd1a 	bl	8005f2c <HAL_RCC_GetPCLK1Freq>
 80044f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	4a7b      	ldr	r2, [pc, #492]	; (80046ec <HAL_I2C_Init+0x25c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d807      	bhi.n	8004514 <HAL_I2C_Init+0x84>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a7a      	ldr	r2, [pc, #488]	; (80046f0 <HAL_I2C_Init+0x260>)
 8004508:	4293      	cmp	r3, r2
 800450a:	bf94      	ite	ls
 800450c:	2301      	movls	r3, #1
 800450e:	2300      	movhi	r3, #0
 8004510:	b2db      	uxtb	r3, r3
 8004512:	e006      	b.n	8004522 <HAL_I2C_Init+0x92>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4a77      	ldr	r2, [pc, #476]	; (80046f4 <HAL_I2C_Init+0x264>)
 8004518:	4293      	cmp	r3, r2
 800451a:	bf94      	ite	ls
 800451c:	2301      	movls	r3, #1
 800451e:	2300      	movhi	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e0db      	b.n	80046e2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	4a72      	ldr	r2, [pc, #456]	; (80046f8 <HAL_I2C_Init+0x268>)
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	0c9b      	lsrs	r3, r3, #18
 8004534:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	430a      	orrs	r2, r1
 8004548:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	4a64      	ldr	r2, [pc, #400]	; (80046ec <HAL_I2C_Init+0x25c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d802      	bhi.n	8004564 <HAL_I2C_Init+0xd4>
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	3301      	adds	r3, #1
 8004562:	e009      	b.n	8004578 <HAL_I2C_Init+0xe8>
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	4a63      	ldr	r2, [pc, #396]	; (80046fc <HAL_I2C_Init+0x26c>)
 8004570:	fba2 2303 	umull	r2, r3, r2, r3
 8004574:	099b      	lsrs	r3, r3, #6
 8004576:	3301      	adds	r3, #1
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6812      	ldr	r2, [r2, #0]
 800457c:	430b      	orrs	r3, r1
 800457e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800458a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	4956      	ldr	r1, [pc, #344]	; (80046ec <HAL_I2C_Init+0x25c>)
 8004594:	428b      	cmp	r3, r1
 8004596:	d80d      	bhi.n	80045b4 <HAL_I2C_Init+0x124>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	1e59      	subs	r1, r3, #1
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045a6:	3301      	adds	r3, #1
 80045a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	bf38      	it	cc
 80045b0:	2304      	movcc	r3, #4
 80045b2:	e04f      	b.n	8004654 <HAL_I2C_Init+0x1c4>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d111      	bne.n	80045e0 <HAL_I2C_Init+0x150>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	1e58      	subs	r0, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6859      	ldr	r1, [r3, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	440b      	add	r3, r1
 80045ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	e012      	b.n	8004606 <HAL_I2C_Init+0x176>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	1e58      	subs	r0, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6859      	ldr	r1, [r3, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	0099      	lsls	r1, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045f6:	3301      	adds	r3, #1
 80045f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf0c      	ite	eq
 8004600:	2301      	moveq	r3, #1
 8004602:	2300      	movne	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_I2C_Init+0x17e>
 800460a:	2301      	movs	r3, #1
 800460c:	e022      	b.n	8004654 <HAL_I2C_Init+0x1c4>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10e      	bne.n	8004634 <HAL_I2C_Init+0x1a4>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1e58      	subs	r0, r3, #1
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6859      	ldr	r1, [r3, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	440b      	add	r3, r1
 8004624:	fbb0 f3f3 	udiv	r3, r0, r3
 8004628:	3301      	adds	r3, #1
 800462a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800462e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004632:	e00f      	b.n	8004654 <HAL_I2C_Init+0x1c4>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e58      	subs	r0, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6859      	ldr	r1, [r3, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	0099      	lsls	r1, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	fbb0 f3f3 	udiv	r3, r0, r3
 800464a:	3301      	adds	r3, #1
 800464c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	6809      	ldr	r1, [r1, #0]
 8004658:	4313      	orrs	r3, r2
 800465a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69da      	ldr	r2, [r3, #28]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004682:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6911      	ldr	r1, [r2, #16]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68d2      	ldr	r2, [r2, #12]
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	430b      	orrs	r3, r1
 8004696:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	000186a0 	.word	0x000186a0
 80046f0:	001e847f 	.word	0x001e847f
 80046f4:	003d08ff 	.word	0x003d08ff
 80046f8:	431bde83 	.word	0x431bde83
 80046fc:	10624dd3 	.word	0x10624dd3

08004700 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	607a      	str	r2, [r7, #4]
 800470a:	461a      	mov	r2, r3
 800470c:	460b      	mov	r3, r1
 800470e:	817b      	strh	r3, [r7, #10]
 8004710:	4613      	mov	r3, r2
 8004712:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004714:	f7fe fb66 	bl	8002de4 <HAL_GetTick>
 8004718:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b20      	cmp	r3, #32
 8004724:	f040 80e0 	bne.w	80048e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	2319      	movs	r3, #25
 800472e:	2201      	movs	r2, #1
 8004730:	4970      	ldr	r1, [pc, #448]	; (80048f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 fde4 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800473e:	2302      	movs	r3, #2
 8004740:	e0d3      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004748:	2b01      	cmp	r3, #1
 800474a:	d101      	bne.n	8004750 <HAL_I2C_Master_Transmit+0x50>
 800474c:	2302      	movs	r3, #2
 800474e:	e0cc      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b01      	cmp	r3, #1
 8004764:	d007      	beq.n	8004776 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f042 0201 	orr.w	r2, r2, #1
 8004774:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004784:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2221      	movs	r2, #33	; 0x21
 800478a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2210      	movs	r2, #16
 8004792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	893a      	ldrh	r2, [r7, #8]
 80047a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4a50      	ldr	r2, [pc, #320]	; (80048f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80047b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047b8:	8979      	ldrh	r1, [r7, #10]
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	6a3a      	ldr	r2, [r7, #32]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fbbc 	bl	8004f3c <I2C_MasterRequestWrite>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e08d      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ce:	2300      	movs	r3, #0
 80047d0:	613b      	str	r3, [r7, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	613b      	str	r3, [r7, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80047e4:	e066      	b.n	80048b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	6a39      	ldr	r1, [r7, #32]
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 fe5e 	bl	80054ac <I2C_WaitOnTXEFlagUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00d      	beq.n	8004812 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d107      	bne.n	800480e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e06b      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	781a      	ldrb	r2, [r3, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	f003 0304 	and.w	r3, r3, #4
 800484c:	2b04      	cmp	r3, #4
 800484e:	d11b      	bne.n	8004888 <HAL_I2C_Master_Transmit+0x188>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004854:	2b00      	cmp	r3, #0
 8004856:	d017      	beq.n	8004888 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485c:	781a      	ldrb	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	6a39      	ldr	r1, [r7, #32]
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fe4e 	bl	800552e <I2C_WaitOnBTFFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00d      	beq.n	80048b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	2b04      	cmp	r3, #4
 800489e:	d107      	bne.n	80048b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e01a      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d194      	bne.n	80047e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2220      	movs	r2, #32
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048e4:	2300      	movs	r3, #0
 80048e6:	e000      	b.n	80048ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80048e8:	2302      	movs	r3, #2
  }
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3718      	adds	r7, #24
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	00100002 	.word	0x00100002
 80048f8:	ffff0000 	.word	0xffff0000

080048fc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b08c      	sub	sp, #48	; 0x30
 8004900:	af02      	add	r7, sp, #8
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	607a      	str	r2, [r7, #4]
 8004906:	461a      	mov	r2, r3
 8004908:	460b      	mov	r3, r1
 800490a:	817b      	strh	r3, [r7, #10]
 800490c:	4613      	mov	r3, r2
 800490e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004910:	f7fe fa68 	bl	8002de4 <HAL_GetTick>
 8004914:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b20      	cmp	r3, #32
 8004920:	f040 820b 	bne.w	8004d3a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	2319      	movs	r3, #25
 800492a:	2201      	movs	r2, #1
 800492c:	497c      	ldr	r1, [pc, #496]	; (8004b20 <HAL_I2C_Master_Receive+0x224>)
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fce6 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
 800493c:	e1fe      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_I2C_Master_Receive+0x50>
 8004948:	2302      	movs	r3, #2
 800494a:	e1f7      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b01      	cmp	r3, #1
 8004960:	d007      	beq.n	8004972 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f042 0201 	orr.w	r2, r2, #1
 8004970:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004980:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2222      	movs	r2, #34	; 0x22
 8004986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2210      	movs	r2, #16
 800498e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	893a      	ldrh	r2, [r7, #8]
 80049a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4a5c      	ldr	r2, [pc, #368]	; (8004b24 <HAL_I2C_Master_Receive+0x228>)
 80049b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049b4:	8979      	ldrh	r1, [r7, #10]
 80049b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 fb40 	bl	8005040 <I2C_MasterRequestRead>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e1b8      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d113      	bne.n	80049fa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d2:	2300      	movs	r3, #0
 80049d4:	623b      	str	r3, [r7, #32]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	623b      	str	r3, [r7, #32]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	623b      	str	r3, [r7, #32]
 80049e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	e18c      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d11b      	bne.n	8004a3a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a12:	2300      	movs	r3, #0
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	e16c      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d11b      	bne.n	8004a7a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a62:	2300      	movs	r3, #0
 8004a64:	61bb      	str	r3, [r7, #24]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	61bb      	str	r3, [r7, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	e14c      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	617b      	str	r3, [r7, #20]
 8004a9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004aa0:	e138      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa6:	2b03      	cmp	r3, #3
 8004aa8:	f200 80f1 	bhi.w	8004c8e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d123      	bne.n	8004afc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 fd79 	bl	80055b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e139      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	691a      	ldr	r2, [r3, #16]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004afa:	e10b      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d14e      	bne.n	8004ba2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	4906      	ldr	r1, [pc, #24]	; (8004b28 <HAL_I2C_Master_Receive+0x22c>)
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 fbf6 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d008      	beq.n	8004b2c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e10e      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
 8004b1e:	bf00      	nop
 8004b20:	00100002 	.word	0x00100002
 8004b24:	ffff0000 	.word	0xffff0000
 8004b28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	3b01      	subs	r3, #1
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ba0:	e0b8      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba8:	2200      	movs	r2, #0
 8004baa:	4966      	ldr	r1, [pc, #408]	; (8004d44 <HAL_I2C_Master_Receive+0x448>)
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 fba7 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e0bf      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691a      	ldr	r2, [r3, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c04:	2200      	movs	r2, #0
 8004c06:	494f      	ldr	r1, [pc, #316]	; (8004d44 <HAL_I2C_Master_Receive+0x448>)
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fb79 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e091      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	1c5a      	adds	r2, r3, #1
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	691a      	ldr	r2, [r3, #16]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	b2d2      	uxtb	r2, r2
 8004c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c8c:	e042      	b.n	8004d14 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f000 fc8c 	bl	80055b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e04c      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	691a      	ldr	r2, [r3, #16]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	f003 0304 	and.w	r3, r3, #4
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	d118      	bne.n	8004d14 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	b2d2      	uxtb	r2, r2
 8004cee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	1c5a      	adds	r2, r3, #1
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f47f aec2 	bne.w	8004aa2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d36:	2300      	movs	r3, #0
 8004d38:	e000      	b.n	8004d3c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d3a:	2302      	movs	r3, #2
  }
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3728      	adds	r7, #40	; 0x28
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	00010004 	.word	0x00010004

08004d48 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	4608      	mov	r0, r1
 8004d52:	4611      	mov	r1, r2
 8004d54:	461a      	mov	r2, r3
 8004d56:	4603      	mov	r3, r0
 8004d58:	817b      	strh	r3, [r7, #10]
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	813b      	strh	r3, [r7, #8]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d62:	f7fe f83f 	bl	8002de4 <HAL_GetTick>
 8004d66:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b20      	cmp	r3, #32
 8004d72:	f040 80d9 	bne.w	8004f28 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	2319      	movs	r3, #25
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	496d      	ldr	r1, [pc, #436]	; (8004f34 <HAL_I2C_Mem_Write+0x1ec>)
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 fabd 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e0cc      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d101      	bne.n	8004d9e <HAL_I2C_Mem_Write+0x56>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e0c5      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d007      	beq.n	8004dc4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f042 0201 	orr.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dd2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2221      	movs	r2, #33	; 0x21
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2240      	movs	r2, #64	; 0x40
 8004de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6a3a      	ldr	r2, [r7, #32]
 8004dee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004df4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4a4d      	ldr	r2, [pc, #308]	; (8004f38 <HAL_I2C_Mem_Write+0x1f0>)
 8004e04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e06:	88f8      	ldrh	r0, [r7, #6]
 8004e08:	893a      	ldrh	r2, [r7, #8]
 8004e0a:	8979      	ldrh	r1, [r7, #10]
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	9301      	str	r3, [sp, #4]
 8004e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e12:	9300      	str	r3, [sp, #0]
 8004e14:	4603      	mov	r3, r0
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 f9de 	bl	80051d8 <I2C_RequestMemoryWrite>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d052      	beq.n	8004ec8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e081      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 fb3e 	bl	80054ac <I2C_WaitOnTXEFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00d      	beq.n	8004e52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d107      	bne.n	8004e4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e06b      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	781a      	ldrb	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e62:	1c5a      	adds	r2, r3, #1
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	f003 0304 	and.w	r3, r3, #4
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d11b      	bne.n	8004ec8 <HAL_I2C_Mem_Write+0x180>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d017      	beq.n	8004ec8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9c:	781a      	ldrb	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	1c5a      	adds	r2, r3, #1
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1aa      	bne.n	8004e26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f000 fb2a 	bl	800552e <I2C_WaitOnBTFFlagUntilTimeout>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00d      	beq.n	8004efc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	2b04      	cmp	r3, #4
 8004ee6:	d107      	bne.n	8004ef8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e016      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	e000      	b.n	8004f2a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f28:	2302      	movs	r3, #2
  }
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3718      	adds	r7, #24
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	00100002 	.word	0x00100002
 8004f38:	ffff0000 	.word	0xffff0000

08004f3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b088      	sub	sp, #32
 8004f40:	af02      	add	r7, sp, #8
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	607a      	str	r2, [r7, #4]
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d006      	beq.n	8004f66 <I2C_MasterRequestWrite+0x2a>
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d003      	beq.n	8004f66 <I2C_MasterRequestWrite+0x2a>
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f64:	d108      	bne.n	8004f78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	e00b      	b.n	8004f90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	2b12      	cmp	r3, #18
 8004f7e:	d107      	bne.n	8004f90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f9af 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00c      	beq.n	8004fc2 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e035      	b.n	800502e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fca:	d108      	bne.n	8004fde <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fcc:	897b      	ldrh	r3, [r7, #10]
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fda:	611a      	str	r2, [r3, #16]
 8004fdc:	e01b      	b.n	8005016 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fde:	897b      	ldrh	r3, [r7, #10]
 8004fe0:	11db      	asrs	r3, r3, #7
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	f003 0306 	and.w	r3, r3, #6
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	f063 030f 	orn	r3, r3, #15
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	490f      	ldr	r1, [pc, #60]	; (8005038 <I2C_MasterRequestWrite+0xfc>)
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 f9d6 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d001      	beq.n	800500c <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e010      	b.n	800502e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800500c:	897b      	ldrh	r3, [r7, #10]
 800500e:	b2da      	uxtb	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	4908      	ldr	r1, [pc, #32]	; (800503c <I2C_MasterRequestWrite+0x100>)
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f9c6 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d001      	beq.n	800502c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e000      	b.n	800502e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	00010008 	.word	0x00010008
 800503c:	00010002 	.word	0x00010002

08005040 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	460b      	mov	r3, r1
 800504e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005064:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	2b08      	cmp	r3, #8
 800506a:	d006      	beq.n	800507a <I2C_MasterRequestRead+0x3a>
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d003      	beq.n	800507a <I2C_MasterRequestRead+0x3a>
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005078:	d108      	bne.n	800508c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	e00b      	b.n	80050a4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005090:	2b11      	cmp	r3, #17
 8005092:	d107      	bne.n	80050a4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	9300      	str	r3, [sp, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 f925 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00c      	beq.n	80050d6 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e078      	b.n	80051c8 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050de:	d108      	bne.n	80050f2 <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050e0:	897b      	ldrh	r3, [r7, #10]
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	f043 0301 	orr.w	r3, r3, #1
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	611a      	str	r2, [r3, #16]
 80050f0:	e05e      	b.n	80051b0 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050f2:	897b      	ldrh	r3, [r7, #10]
 80050f4:	11db      	asrs	r3, r3, #7
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f003 0306 	and.w	r3, r3, #6
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	f063 030f 	orn	r3, r3, #15
 8005102:	b2da      	uxtb	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	4930      	ldr	r1, [pc, #192]	; (80051d0 <I2C_MasterRequestRead+0x190>)
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 f94c 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e053      	b.n	80051c8 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005120:	897b      	ldrh	r3, [r7, #10]
 8005122:	b2da      	uxtb	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	4929      	ldr	r1, [pc, #164]	; (80051d4 <I2C_MasterRequestRead+0x194>)
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 f93c 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e043      	b.n	80051c8 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005140:	2300      	movs	r3, #0
 8005142:	613b      	str	r3, [r7, #16]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	613b      	str	r3, [r7, #16]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	613b      	str	r3, [r7, #16]
 8005154:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005164:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f000 f8c4 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00c      	beq.n	8005198 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005192:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e017      	b.n	80051c8 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005198:	897b      	ldrh	r3, [r7, #10]
 800519a:	11db      	asrs	r3, r3, #7
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f003 0306 	and.w	r3, r3, #6
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	f063 030e 	orn	r3, r3, #14
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	4907      	ldr	r1, [pc, #28]	; (80051d4 <I2C_MasterRequestRead+0x194>)
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 f8f9 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	00010008 	.word	0x00010008
 80051d4:	00010002 	.word	0x00010002

080051d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	4608      	mov	r0, r1
 80051e2:	4611      	mov	r1, r2
 80051e4:	461a      	mov	r2, r3
 80051e6:	4603      	mov	r3, r0
 80051e8:	817b      	strh	r3, [r7, #10]
 80051ea:	460b      	mov	r3, r1
 80051ec:	813b      	strh	r3, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005200:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	2200      	movs	r2, #0
 800520a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 f876 	bl	8005300 <I2C_WaitOnFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00c      	beq.n	8005234 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005224:	2b00      	cmp	r3, #0
 8005226:	d003      	beq.n	8005230 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800522e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e05f      	b.n	80052f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005234:	897b      	ldrh	r3, [r7, #10]
 8005236:	b2db      	uxtb	r3, r3
 8005238:	461a      	mov	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005242:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	6a3a      	ldr	r2, [r7, #32]
 8005248:	492c      	ldr	r1, [pc, #176]	; (80052fc <I2C_RequestMemoryWrite+0x124>)
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 f8af 	bl	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d001      	beq.n	800525a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e04c      	b.n	80052f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	617b      	str	r3, [r7, #20]
 800526e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005272:	6a39      	ldr	r1, [r7, #32]
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 f919 	bl	80054ac <I2C_WaitOnTXEFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00d      	beq.n	800529c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	2b04      	cmp	r3, #4
 8005286:	d107      	bne.n	8005298 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005296:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e02b      	b.n	80052f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800529c:	88fb      	ldrh	r3, [r7, #6]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d105      	bne.n	80052ae <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052a2:	893b      	ldrh	r3, [r7, #8]
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	611a      	str	r2, [r3, #16]
 80052ac:	e021      	b.n	80052f2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052ae:	893b      	ldrh	r3, [r7, #8]
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052be:	6a39      	ldr	r1, [r7, #32]
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f000 f8f3 	bl	80054ac <I2C_WaitOnTXEFlagUntilTimeout>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00d      	beq.n	80052e8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d107      	bne.n	80052e4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e005      	b.n	80052f4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052e8:	893b      	ldrh	r3, [r7, #8]
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	00010002 	.word	0x00010002

08005300 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	603b      	str	r3, [r7, #0]
 800530c:	4613      	mov	r3, r2
 800530e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005310:	e025      	b.n	800535e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005318:	d021      	beq.n	800535e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800531a:	f7fd fd63 	bl	8002de4 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d302      	bcc.n	8005330 <I2C_WaitOnFlagUntilTimeout+0x30>
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d116      	bne.n	800535e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2220      	movs	r2, #32
 800533a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f043 0220 	orr.w	r2, r3, #32
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e023      	b.n	80053a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	0c1b      	lsrs	r3, r3, #16
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b01      	cmp	r3, #1
 8005366:	d10d      	bne.n	8005384 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	43da      	mvns	r2, r3
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	4013      	ands	r3, r2
 8005374:	b29b      	uxth	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	bf0c      	ite	eq
 800537a:	2301      	moveq	r3, #1
 800537c:	2300      	movne	r3, #0
 800537e:	b2db      	uxtb	r3, r3
 8005380:	461a      	mov	r2, r3
 8005382:	e00c      	b.n	800539e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	43da      	mvns	r2, r3
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	4013      	ands	r3, r2
 8005390:	b29b      	uxth	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	bf0c      	ite	eq
 8005396:	2301      	moveq	r3, #1
 8005398:	2300      	movne	r3, #0
 800539a:	b2db      	uxtb	r3, r3
 800539c:	461a      	mov	r2, r3
 800539e:	79fb      	ldrb	r3, [r7, #7]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d0b6      	beq.n	8005312 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3710      	adds	r7, #16
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}

080053ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053ae:	b580      	push	{r7, lr}
 80053b0:	b084      	sub	sp, #16
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	60f8      	str	r0, [r7, #12]
 80053b6:	60b9      	str	r1, [r7, #8]
 80053b8:	607a      	str	r2, [r7, #4]
 80053ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053bc:	e051      	b.n	8005462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053cc:	d123      	bne.n	8005416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2220      	movs	r2, #32
 80053f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005402:	f043 0204 	orr.w	r2, r3, #4
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e046      	b.n	80054a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541c:	d021      	beq.n	8005462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800541e:	f7fd fce1 	bl	8002de4 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	429a      	cmp	r2, r3
 800542c:	d302      	bcc.n	8005434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d116      	bne.n	8005462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2220      	movs	r2, #32
 800543e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	f043 0220 	orr.w	r2, r3, #32
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e020      	b.n	80054a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	0c1b      	lsrs	r3, r3, #16
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b01      	cmp	r3, #1
 800546a:	d10c      	bne.n	8005486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	43da      	mvns	r2, r3
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	4013      	ands	r3, r2
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	bf14      	ite	ne
 800547e:	2301      	movne	r3, #1
 8005480:	2300      	moveq	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	e00b      	b.n	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	43da      	mvns	r2, r3
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	4013      	ands	r3, r2
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	bf14      	ite	ne
 8005498:	2301      	movne	r3, #1
 800549a:	2300      	moveq	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d18d      	bne.n	80053be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054b8:	e02d      	b.n	8005516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f8ce 	bl	800565c <I2C_IsAcknowledgeFailed>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e02d      	b.n	8005526 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d0:	d021      	beq.n	8005516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d2:	f7fd fc87 	bl	8002de4 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d302      	bcc.n	80054e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d116      	bne.n	8005516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	f043 0220 	orr.w	r2, r3, #32
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e007      	b.n	8005526 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005520:	2b80      	cmp	r3, #128	; 0x80
 8005522:	d1ca      	bne.n	80054ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b084      	sub	sp, #16
 8005532:	af00      	add	r7, sp, #0
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800553a:	e02d      	b.n	8005598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f000 f88d 	bl	800565c <I2C_IsAcknowledgeFailed>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e02d      	b.n	80055a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005552:	d021      	beq.n	8005598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005554:	f7fd fc46 	bl	8002de4 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	429a      	cmp	r2, r3
 8005562:	d302      	bcc.n	800556a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d116      	bne.n	8005598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005584:	f043 0220 	orr.w	r2, r3, #32
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e007      	b.n	80055a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	f003 0304 	and.w	r3, r3, #4
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d1ca      	bne.n	800553c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055bc:	e042      	b.n	8005644 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	2b10      	cmp	r3, #16
 80055ca:	d119      	bne.n	8005600 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f06f 0210 	mvn.w	r2, #16
 80055d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2220      	movs	r2, #32
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e029      	b.n	8005654 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005600:	f7fd fbf0 	bl	8002de4 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	429a      	cmp	r2, r3
 800560e:	d302      	bcc.n	8005616 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d116      	bne.n	8005644 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005630:	f043 0220 	orr.w	r2, r3, #32
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e007      	b.n	8005654 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564e:	2b40      	cmp	r3, #64	; 0x40
 8005650:	d1b5      	bne.n	80055be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800566e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005672:	d11b      	bne.n	80056ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800567c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2220      	movs	r2, #32
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005698:	f043 0204 	orr.w	r2, r3, #4
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e000      	b.n	80056ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
	...

080056bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e25b      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d075      	beq.n	80057c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056da:	4ba3      	ldr	r3, [pc, #652]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 030c 	and.w	r3, r3, #12
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d00c      	beq.n	8005700 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056e6:	4ba0      	ldr	r3, [pc, #640]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056ee:	2b08      	cmp	r3, #8
 80056f0:	d112      	bne.n	8005718 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056f2:	4b9d      	ldr	r3, [pc, #628]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056fe:	d10b      	bne.n	8005718 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005700:	4b99      	ldr	r3, [pc, #612]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d05b      	beq.n	80057c4 <HAL_RCC_OscConfig+0x108>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d157      	bne.n	80057c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e236      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005720:	d106      	bne.n	8005730 <HAL_RCC_OscConfig+0x74>
 8005722:	4b91      	ldr	r3, [pc, #580]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a90      	ldr	r2, [pc, #576]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800572c:	6013      	str	r3, [r2, #0]
 800572e:	e01d      	b.n	800576c <HAL_RCC_OscConfig+0xb0>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005738:	d10c      	bne.n	8005754 <HAL_RCC_OscConfig+0x98>
 800573a:	4b8b      	ldr	r3, [pc, #556]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a8a      	ldr	r2, [pc, #552]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	4b88      	ldr	r3, [pc, #544]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a87      	ldr	r2, [pc, #540]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	e00b      	b.n	800576c <HAL_RCC_OscConfig+0xb0>
 8005754:	4b84      	ldr	r3, [pc, #528]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a83      	ldr	r2, [pc, #524]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800575a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800575e:	6013      	str	r3, [r2, #0]
 8005760:	4b81      	ldr	r3, [pc, #516]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a80      	ldr	r2, [pc, #512]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800576a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d013      	beq.n	800579c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fd fb36 	bl	8002de4 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800577c:	f7fd fb32 	bl	8002de4 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	; 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e1fb      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800578e:	4b76      	ldr	r3, [pc, #472]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0xc0>
 800579a:	e014      	b.n	80057c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800579c:	f7fd fb22 	bl	8002de4 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057a4:	f7fd fb1e 	bl	8002de4 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b64      	cmp	r3, #100	; 0x64
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e1e7      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057b6:	4b6c      	ldr	r3, [pc, #432]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1f0      	bne.n	80057a4 <HAL_RCC_OscConfig+0xe8>
 80057c2:	e000      	b.n	80057c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d063      	beq.n	800589a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057d2:	4b65      	ldr	r3, [pc, #404]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 030c 	and.w	r3, r3, #12
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00b      	beq.n	80057f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057de:	4b62      	ldr	r3, [pc, #392]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d11c      	bne.n	8005824 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057ea:	4b5f      	ldr	r3, [pc, #380]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d116      	bne.n	8005824 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057f6:	4b5c      	ldr	r3, [pc, #368]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <HAL_RCC_OscConfig+0x152>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d001      	beq.n	800580e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e1bb      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800580e:	4b56      	ldr	r3, [pc, #344]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	4952      	ldr	r1, [pc, #328]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800581e:	4313      	orrs	r3, r2
 8005820:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005822:	e03a      	b.n	800589a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d020      	beq.n	800586e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800582c:	4b4f      	ldr	r3, [pc, #316]	; (800596c <HAL_RCC_OscConfig+0x2b0>)
 800582e:	2201      	movs	r2, #1
 8005830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005832:	f7fd fad7 	bl	8002de4 <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005838:	e008      	b.n	800584c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800583a:	f7fd fad3 	bl	8002de4 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	2b02      	cmp	r3, #2
 8005846:	d901      	bls.n	800584c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e19c      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800584c:	4b46      	ldr	r3, [pc, #280]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0f0      	beq.n	800583a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005858:	4b43      	ldr	r3, [pc, #268]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	4940      	ldr	r1, [pc, #256]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	4313      	orrs	r3, r2
 800586a:	600b      	str	r3, [r1, #0]
 800586c:	e015      	b.n	800589a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800586e:	4b3f      	ldr	r3, [pc, #252]	; (800596c <HAL_RCC_OscConfig+0x2b0>)
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005874:	f7fd fab6 	bl	8002de4 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800587a:	e008      	b.n	800588e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800587c:	f7fd fab2 	bl	8002de4 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d901      	bls.n	800588e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e17b      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800588e:	4b36      	ldr	r3, [pc, #216]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1f0      	bne.n	800587c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d030      	beq.n	8005908 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d016      	beq.n	80058dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058ae:	4b30      	ldr	r3, [pc, #192]	; (8005970 <HAL_RCC_OscConfig+0x2b4>)
 80058b0:	2201      	movs	r2, #1
 80058b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b4:	f7fd fa96 	bl	8002de4 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058bc:	f7fd fa92 	bl	8002de4 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e15b      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ce:	4b26      	ldr	r3, [pc, #152]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80058d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0f0      	beq.n	80058bc <HAL_RCC_OscConfig+0x200>
 80058da:	e015      	b.n	8005908 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058dc:	4b24      	ldr	r3, [pc, #144]	; (8005970 <HAL_RCC_OscConfig+0x2b4>)
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e2:	f7fd fa7f 	bl	8002de4 <HAL_GetTick>
 80058e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ea:	f7fd fa7b 	bl	8002de4 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e144      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058fc:	4b1a      	ldr	r3, [pc, #104]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 80058fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1f0      	bne.n	80058ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 80a0 	beq.w	8005a56 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005916:	2300      	movs	r3, #0
 8005918:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800591a:	4b13      	ldr	r3, [pc, #76]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800591c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10f      	bne.n	8005946 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005926:	2300      	movs	r3, #0
 8005928:	60bb      	str	r3, [r7, #8]
 800592a:	4b0f      	ldr	r3, [pc, #60]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 800592c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592e:	4a0e      	ldr	r2, [pc, #56]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005934:	6413      	str	r3, [r2, #64]	; 0x40
 8005936:	4b0c      	ldr	r3, [pc, #48]	; (8005968 <HAL_RCC_OscConfig+0x2ac>)
 8005938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800593e:	60bb      	str	r3, [r7, #8]
 8005940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005942:	2301      	movs	r3, #1
 8005944:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005946:	4b0b      	ldr	r3, [pc, #44]	; (8005974 <HAL_RCC_OscConfig+0x2b8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800594e:	2b00      	cmp	r3, #0
 8005950:	d121      	bne.n	8005996 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005952:	4b08      	ldr	r3, [pc, #32]	; (8005974 <HAL_RCC_OscConfig+0x2b8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a07      	ldr	r2, [pc, #28]	; (8005974 <HAL_RCC_OscConfig+0x2b8>)
 8005958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800595c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800595e:	f7fd fa41 	bl	8002de4 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005964:	e011      	b.n	800598a <HAL_RCC_OscConfig+0x2ce>
 8005966:	bf00      	nop
 8005968:	40023800 	.word	0x40023800
 800596c:	42470000 	.word	0x42470000
 8005970:	42470e80 	.word	0x42470e80
 8005974:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005978:	f7fd fa34 	bl	8002de4 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e0fd      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598a:	4b81      	ldr	r3, [pc, #516]	; (8005b90 <HAL_RCC_OscConfig+0x4d4>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d106      	bne.n	80059ac <HAL_RCC_OscConfig+0x2f0>
 800599e:	4b7d      	ldr	r3, [pc, #500]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a2:	4a7c      	ldr	r2, [pc, #496]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059a4:	f043 0301 	orr.w	r3, r3, #1
 80059a8:	6713      	str	r3, [r2, #112]	; 0x70
 80059aa:	e01c      	b.n	80059e6 <HAL_RCC_OscConfig+0x32a>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	2b05      	cmp	r3, #5
 80059b2:	d10c      	bne.n	80059ce <HAL_RCC_OscConfig+0x312>
 80059b4:	4b77      	ldr	r3, [pc, #476]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b8:	4a76      	ldr	r2, [pc, #472]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059ba:	f043 0304 	orr.w	r3, r3, #4
 80059be:	6713      	str	r3, [r2, #112]	; 0x70
 80059c0:	4b74      	ldr	r3, [pc, #464]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c4:	4a73      	ldr	r2, [pc, #460]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059c6:	f043 0301 	orr.w	r3, r3, #1
 80059ca:	6713      	str	r3, [r2, #112]	; 0x70
 80059cc:	e00b      	b.n	80059e6 <HAL_RCC_OscConfig+0x32a>
 80059ce:	4b71      	ldr	r3, [pc, #452]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d2:	4a70      	ldr	r2, [pc, #448]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	6713      	str	r3, [r2, #112]	; 0x70
 80059da:	4b6e      	ldr	r3, [pc, #440]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059de:	4a6d      	ldr	r2, [pc, #436]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 80059e0:	f023 0304 	bic.w	r3, r3, #4
 80059e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d015      	beq.n	8005a1a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ee:	f7fd f9f9 	bl	8002de4 <HAL_GetTick>
 80059f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f4:	e00a      	b.n	8005a0c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f6:	f7fd f9f5 	bl	8002de4 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e0bc      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a0c:	4b61      	ldr	r3, [pc, #388]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0ee      	beq.n	80059f6 <HAL_RCC_OscConfig+0x33a>
 8005a18:	e014      	b.n	8005a44 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a1a:	f7fd f9e3 	bl	8002de4 <HAL_GetTick>
 8005a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a20:	e00a      	b.n	8005a38 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a22:	f7fd f9df 	bl	8002de4 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d901      	bls.n	8005a38 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e0a6      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a38:	4b56      	ldr	r3, [pc, #344]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1ee      	bne.n	8005a22 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a44:	7dfb      	ldrb	r3, [r7, #23]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d105      	bne.n	8005a56 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4a:	4b52      	ldr	r3, [pc, #328]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	4a51      	ldr	r2, [pc, #324]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 8092 	beq.w	8005b84 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a60:	4b4c      	ldr	r3, [pc, #304]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f003 030c 	and.w	r3, r3, #12
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d05c      	beq.n	8005b26 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d141      	bne.n	8005af8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a74:	4b48      	ldr	r3, [pc, #288]	; (8005b98 <HAL_RCC_OscConfig+0x4dc>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a7a:	f7fd f9b3 	bl	8002de4 <HAL_GetTick>
 8005a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a82:	f7fd f9af 	bl	8002de4 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e078      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a94:	4b3f      	ldr	r3, [pc, #252]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1f0      	bne.n	8005a82 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	69da      	ldr	r2, [r3, #28]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	019b      	lsls	r3, r3, #6
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab6:	085b      	lsrs	r3, r3, #1
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	041b      	lsls	r3, r3, #16
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac2:	061b      	lsls	r3, r3, #24
 8005ac4:	4933      	ldr	r1, [pc, #204]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005aca:	4b33      	ldr	r3, [pc, #204]	; (8005b98 <HAL_RCC_OscConfig+0x4dc>)
 8005acc:	2201      	movs	r2, #1
 8005ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad0:	f7fd f988 	bl	8002de4 <HAL_GetTick>
 8005ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ad8:	f7fd f984 	bl	8002de4 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e04d      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aea:	4b2a      	ldr	r3, [pc, #168]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0f0      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x41c>
 8005af6:	e045      	b.n	8005b84 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005af8:	4b27      	ldr	r3, [pc, #156]	; (8005b98 <HAL_RCC_OscConfig+0x4dc>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005afe:	f7fd f971 	bl	8002de4 <HAL_GetTick>
 8005b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b04:	e008      	b.n	8005b18 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b06:	f7fd f96d 	bl	8002de4 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d901      	bls.n	8005b18 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e036      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b18:	4b1e      	ldr	r3, [pc, #120]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1f0      	bne.n	8005b06 <HAL_RCC_OscConfig+0x44a>
 8005b24:	e02e      	b.n	8005b84 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d101      	bne.n	8005b32 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e029      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b32:	4b18      	ldr	r3, [pc, #96]	; (8005b94 <HAL_RCC_OscConfig+0x4d8>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d11c      	bne.n	8005b80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d115      	bne.n	8005b80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d10d      	bne.n	8005b80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d106      	bne.n	8005b80 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d001      	beq.n	8005b84 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e000      	b.n	8005b86 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3718      	adds	r7, #24
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	40007000 	.word	0x40007000
 8005b94:	40023800 	.word	0x40023800
 8005b98:	42470060 	.word	0x42470060

08005b9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e0cc      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bb0:	4b68      	ldr	r3, [pc, #416]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 030f 	and.w	r3, r3, #15
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d90c      	bls.n	8005bd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bbe:	4b65      	ldr	r3, [pc, #404]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bc6:	4b63      	ldr	r3, [pc, #396]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 030f 	and.w	r3, r3, #15
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d001      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0b8      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0302 	and.w	r3, r3, #2
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d020      	beq.n	8005c26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d005      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bf0:	4b59      	ldr	r3, [pc, #356]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4a58      	ldr	r2, [pc, #352]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0308 	and.w	r3, r3, #8
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c08:	4b53      	ldr	r3, [pc, #332]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	4a52      	ldr	r2, [pc, #328]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c14:	4b50      	ldr	r3, [pc, #320]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	494d      	ldr	r1, [pc, #308]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d044      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d107      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c3a:	4b47      	ldr	r3, [pc, #284]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d119      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e07f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d003      	beq.n	8005c5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d107      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c5a:	4b3f      	ldr	r3, [pc, #252]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d109      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e06f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c6a:	4b3b      	ldr	r3, [pc, #236]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e067      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c7a:	4b37      	ldr	r3, [pc, #220]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f023 0203 	bic.w	r2, r3, #3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	4934      	ldr	r1, [pc, #208]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c8c:	f7fd f8aa 	bl	8002de4 <HAL_GetTick>
 8005c90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c92:	e00a      	b.n	8005caa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c94:	f7fd f8a6 	bl	8002de4 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e04f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	4b2b      	ldr	r3, [pc, #172]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 020c 	and.w	r2, r3, #12
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d1eb      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cbc:	4b25      	ldr	r3, [pc, #148]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d20c      	bcs.n	8005ce4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cca:	4b22      	ldr	r3, [pc, #136]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	4b20      	ldr	r3, [pc, #128]	; (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d001      	beq.n	8005ce4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e032      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf0:	4b19      	ldr	r3, [pc, #100]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	4916      	ldr	r1, [pc, #88]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0308 	and.w	r3, r3, #8
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d009      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d0e:	4b12      	ldr	r3, [pc, #72]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	00db      	lsls	r3, r3, #3
 8005d1c:	490e      	ldr	r1, [pc, #56]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d22:	f000 f821 	bl	8005d68 <HAL_RCC_GetSysClockFreq>
 8005d26:	4601      	mov	r1, r0
 8005d28:	4b0b      	ldr	r3, [pc, #44]	; (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	091b      	lsrs	r3, r3, #4
 8005d2e:	f003 030f 	and.w	r3, r3, #15
 8005d32:	4a0a      	ldr	r2, [pc, #40]	; (8005d5c <HAL_RCC_ClockConfig+0x1c0>)
 8005d34:	5cd3      	ldrb	r3, [r2, r3]
 8005d36:	fa21 f303 	lsr.w	r3, r1, r3
 8005d3a:	4a09      	ldr	r2, [pc, #36]	; (8005d60 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d3e:	4b09      	ldr	r3, [pc, #36]	; (8005d64 <HAL_RCC_ClockConfig+0x1c8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fd f80a 	bl	8002d5c <HAL_InitTick>

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40023c00 	.word	0x40023c00
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	0800bc0c 	.word	0x0800bc0c
 8005d60:	20000014 	.word	0x20000014
 8005d64:	20000018 	.word	0x20000018

08005d68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	607b      	str	r3, [r7, #4]
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	2300      	movs	r3, #0
 8005d78:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d7e:	4b63      	ldr	r3, [pc, #396]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f003 030c 	and.w	r3, r3, #12
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	d007      	beq.n	8005d9a <HAL_RCC_GetSysClockFreq+0x32>
 8005d8a:	2b08      	cmp	r3, #8
 8005d8c:	d008      	beq.n	8005da0 <HAL_RCC_GetSysClockFreq+0x38>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f040 80b4 	bne.w	8005efc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d94:	4b5e      	ldr	r3, [pc, #376]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005d96:	60bb      	str	r3, [r7, #8]
       break;
 8005d98:	e0b3      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d9a:	4b5d      	ldr	r3, [pc, #372]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005d9c:	60bb      	str	r3, [r7, #8]
      break;
 8005d9e:	e0b0      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005da0:	4b5a      	ldr	r3, [pc, #360]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005da8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005daa:	4b58      	ldr	r3, [pc, #352]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d04a      	beq.n	8005e4c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005db6:	4b55      	ldr	r3, [pc, #340]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	099b      	lsrs	r3, r3, #6
 8005dbc:	f04f 0400 	mov.w	r4, #0
 8005dc0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005dc4:	f04f 0200 	mov.w	r2, #0
 8005dc8:	ea03 0501 	and.w	r5, r3, r1
 8005dcc:	ea04 0602 	and.w	r6, r4, r2
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	4632      	mov	r2, r6
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	f04f 0400 	mov.w	r4, #0
 8005ddc:	0154      	lsls	r4, r2, #5
 8005dde:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005de2:	014b      	lsls	r3, r1, #5
 8005de4:	4619      	mov	r1, r3
 8005de6:	4622      	mov	r2, r4
 8005de8:	1b49      	subs	r1, r1, r5
 8005dea:	eb62 0206 	sbc.w	r2, r2, r6
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	f04f 0400 	mov.w	r4, #0
 8005df6:	0194      	lsls	r4, r2, #6
 8005df8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005dfc:	018b      	lsls	r3, r1, #6
 8005dfe:	1a5b      	subs	r3, r3, r1
 8005e00:	eb64 0402 	sbc.w	r4, r4, r2
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	00e2      	lsls	r2, r4, #3
 8005e0e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005e12:	00d9      	lsls	r1, r3, #3
 8005e14:	460b      	mov	r3, r1
 8005e16:	4614      	mov	r4, r2
 8005e18:	195b      	adds	r3, r3, r5
 8005e1a:	eb44 0406 	adc.w	r4, r4, r6
 8005e1e:	f04f 0100 	mov.w	r1, #0
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	02a2      	lsls	r2, r4, #10
 8005e28:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005e2c:	0299      	lsls	r1, r3, #10
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4614      	mov	r4, r2
 8005e32:	4618      	mov	r0, r3
 8005e34:	4621      	mov	r1, r4
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f04f 0400 	mov.w	r4, #0
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	4623      	mov	r3, r4
 8005e40:	f7fa ff22 	bl	8000c88 <__aeabi_uldivmod>
 8005e44:	4603      	mov	r3, r0
 8005e46:	460c      	mov	r4, r1
 8005e48:	60fb      	str	r3, [r7, #12]
 8005e4a:	e049      	b.n	8005ee0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e4c:	4b2f      	ldr	r3, [pc, #188]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	099b      	lsrs	r3, r3, #6
 8005e52:	f04f 0400 	mov.w	r4, #0
 8005e56:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005e5a:	f04f 0200 	mov.w	r2, #0
 8005e5e:	ea03 0501 	and.w	r5, r3, r1
 8005e62:	ea04 0602 	and.w	r6, r4, r2
 8005e66:	4629      	mov	r1, r5
 8005e68:	4632      	mov	r2, r6
 8005e6a:	f04f 0300 	mov.w	r3, #0
 8005e6e:	f04f 0400 	mov.w	r4, #0
 8005e72:	0154      	lsls	r4, r2, #5
 8005e74:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005e78:	014b      	lsls	r3, r1, #5
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4622      	mov	r2, r4
 8005e7e:	1b49      	subs	r1, r1, r5
 8005e80:	eb62 0206 	sbc.w	r2, r2, r6
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	f04f 0400 	mov.w	r4, #0
 8005e8c:	0194      	lsls	r4, r2, #6
 8005e8e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005e92:	018b      	lsls	r3, r1, #6
 8005e94:	1a5b      	subs	r3, r3, r1
 8005e96:	eb64 0402 	sbc.w	r4, r4, r2
 8005e9a:	f04f 0100 	mov.w	r1, #0
 8005e9e:	f04f 0200 	mov.w	r2, #0
 8005ea2:	00e2      	lsls	r2, r4, #3
 8005ea4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005ea8:	00d9      	lsls	r1, r3, #3
 8005eaa:	460b      	mov	r3, r1
 8005eac:	4614      	mov	r4, r2
 8005eae:	195b      	adds	r3, r3, r5
 8005eb0:	eb44 0406 	adc.w	r4, r4, r6
 8005eb4:	f04f 0100 	mov.w	r1, #0
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	02a2      	lsls	r2, r4, #10
 8005ebe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005ec2:	0299      	lsls	r1, r3, #10
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4614      	mov	r4, r2
 8005ec8:	4618      	mov	r0, r3
 8005eca:	4621      	mov	r1, r4
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f04f 0400 	mov.w	r4, #0
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	4623      	mov	r3, r4
 8005ed6:	f7fa fed7 	bl	8000c88 <__aeabi_uldivmod>
 8005eda:	4603      	mov	r3, r0
 8005edc:	460c      	mov	r4, r1
 8005ede:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ee0:	4b0a      	ldr	r3, [pc, #40]	; (8005f0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	3301      	adds	r3, #1
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	60bb      	str	r3, [r7, #8]
      break;
 8005efa:	e002      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005efc:	4b04      	ldr	r3, [pc, #16]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005efe:	60bb      	str	r3, [r7, #8]
      break;
 8005f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f02:	68bb      	ldr	r3, [r7, #8]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f0c:	40023800 	.word	0x40023800
 8005f10:	00f42400 	.word	0x00f42400

08005f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f14:	b480      	push	{r7}
 8005f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f18:	4b03      	ldr	r3, [pc, #12]	; (8005f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	20000014 	.word	0x20000014

08005f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f30:	f7ff fff0 	bl	8005f14 <HAL_RCC_GetHCLKFreq>
 8005f34:	4601      	mov	r1, r0
 8005f36:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	0a9b      	lsrs	r3, r3, #10
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	4a03      	ldr	r2, [pc, #12]	; (8005f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f42:	5cd3      	ldrb	r3, [r2, r3]
 8005f44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	bd80      	pop	{r7, pc}
 8005f4c:	40023800 	.word	0x40023800
 8005f50:	0800bc1c 	.word	0x0800bc1c

08005f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f58:	f7ff ffdc 	bl	8005f14 <HAL_RCC_GetHCLKFreq>
 8005f5c:	4601      	mov	r1, r0
 8005f5e:	4b05      	ldr	r3, [pc, #20]	; (8005f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	0b5b      	lsrs	r3, r3, #13
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	4a03      	ldr	r2, [pc, #12]	; (8005f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f6a:	5cd3      	ldrb	r3, [r2, r3]
 8005f6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	40023800 	.word	0x40023800
 8005f78:	0800bc1c 	.word	0x0800bc1c

08005f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e01d      	b.n	8005fca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d106      	bne.n	8005fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fc fc0e 	bl	80027c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2202      	movs	r2, #2
 8005fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4610      	mov	r0, r2
 8005fbc:	f000 f9fa 	bl	80063b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b082      	sub	sp, #8
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d101      	bne.n	8005fe4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e01d      	b.n	8006020 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d106      	bne.n	8005ffe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f815 	bl	8006028 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2202      	movs	r2, #2
 8006002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3304      	adds	r3, #4
 800600e:	4619      	mov	r1, r3
 8006010:	4610      	mov	r0, r2
 8006012:	f000 f9cf 	bl	80063b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2201      	movs	r2, #1
 800604c:	6839      	ldr	r1, [r7, #0]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fc9a 	bl	8006988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a15      	ldr	r2, [pc, #84]	; (80060b0 <HAL_TIM_PWM_Start+0x74>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d004      	beq.n	8006068 <HAL_TIM_PWM_Start+0x2c>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a14      	ldr	r2, [pc, #80]	; (80060b4 <HAL_TIM_PWM_Start+0x78>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d101      	bne.n	800606c <HAL_TIM_PWM_Start+0x30>
 8006068:	2301      	movs	r3, #1
 800606a:	e000      	b.n	800606e <HAL_TIM_PWM_Start+0x32>
 800606c:	2300      	movs	r3, #0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006080:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2b06      	cmp	r3, #6
 8006092:	d007      	beq.n	80060a4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0201 	orr.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	40010000 	.word	0x40010000
 80060b4:	40010400 	.word	0x40010400

080060b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d101      	bne.n	80060d2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80060ce:	2302      	movs	r3, #2
 80060d0:	e0b4      	b.n	800623c <HAL_TIM_PWM_ConfigChannel+0x184>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2202      	movs	r2, #2
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b0c      	cmp	r3, #12
 80060e6:	f200 809f 	bhi.w	8006228 <HAL_TIM_PWM_ConfigChannel+0x170>
 80060ea:	a201      	add	r2, pc, #4	; (adr r2, 80060f0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	08006125 	.word	0x08006125
 80060f4:	08006229 	.word	0x08006229
 80060f8:	08006229 	.word	0x08006229
 80060fc:	08006229 	.word	0x08006229
 8006100:	08006165 	.word	0x08006165
 8006104:	08006229 	.word	0x08006229
 8006108:	08006229 	.word	0x08006229
 800610c:	08006229 	.word	0x08006229
 8006110:	080061a7 	.word	0x080061a7
 8006114:	08006229 	.word	0x08006229
 8006118:	08006229 	.word	0x08006229
 800611c:	08006229 	.word	0x08006229
 8006120:	080061e7 	.word	0x080061e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68b9      	ldr	r1, [r7, #8]
 800612a:	4618      	mov	r0, r3
 800612c:	f000 f9e2 	bl	80064f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0208 	orr.w	r2, r2, #8
 800613e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	699a      	ldr	r2, [r3, #24]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f022 0204 	bic.w	r2, r2, #4
 800614e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6999      	ldr	r1, [r3, #24]
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	691a      	ldr	r2, [r3, #16]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	619a      	str	r2, [r3, #24]
      break;
 8006162:	e062      	b.n	800622a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	4618      	mov	r0, r3
 800616c:	f000 fa32 	bl	80065d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800617e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699a      	ldr	r2, [r3, #24]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800618e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6999      	ldr	r1, [r3, #24]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	021a      	lsls	r2, r3, #8
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	619a      	str	r2, [r3, #24]
      break;
 80061a4:	e041      	b.n	800622a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68b9      	ldr	r1, [r7, #8]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fa87 	bl	80066c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69da      	ldr	r2, [r3, #28]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0208 	orr.w	r2, r2, #8
 80061c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f022 0204 	bic.w	r2, r2, #4
 80061d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69d9      	ldr	r1, [r3, #28]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	691a      	ldr	r2, [r3, #16]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	61da      	str	r2, [r3, #28]
      break;
 80061e4:	e021      	b.n	800622a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68b9      	ldr	r1, [r7, #8]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fadb 	bl	80067a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69da      	ldr	r2, [r3, #28]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	69da      	ldr	r2, [r3, #28]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	69d9      	ldr	r1, [r3, #28]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	021a      	lsls	r2, r3, #8
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	61da      	str	r2, [r3, #28]
      break;
 8006226:	e000      	b.n	800622a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006228:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_TIM_ConfigClockSource+0x18>
 8006258:	2302      	movs	r3, #2
 800625a:	e0a6      	b.n	80063aa <HAL_TIM_ConfigClockSource+0x166>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800627a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006282:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b40      	cmp	r3, #64	; 0x40
 8006292:	d067      	beq.n	8006364 <HAL_TIM_ConfigClockSource+0x120>
 8006294:	2b40      	cmp	r3, #64	; 0x40
 8006296:	d80b      	bhi.n	80062b0 <HAL_TIM_ConfigClockSource+0x6c>
 8006298:	2b10      	cmp	r3, #16
 800629a:	d073      	beq.n	8006384 <HAL_TIM_ConfigClockSource+0x140>
 800629c:	2b10      	cmp	r3, #16
 800629e:	d802      	bhi.n	80062a6 <HAL_TIM_ConfigClockSource+0x62>
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d06f      	beq.n	8006384 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80062a4:	e078      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80062a6:	2b20      	cmp	r3, #32
 80062a8:	d06c      	beq.n	8006384 <HAL_TIM_ConfigClockSource+0x140>
 80062aa:	2b30      	cmp	r3, #48	; 0x30
 80062ac:	d06a      	beq.n	8006384 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80062ae:	e073      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80062b0:	2b70      	cmp	r3, #112	; 0x70
 80062b2:	d00d      	beq.n	80062d0 <HAL_TIM_ConfigClockSource+0x8c>
 80062b4:	2b70      	cmp	r3, #112	; 0x70
 80062b6:	d804      	bhi.n	80062c2 <HAL_TIM_ConfigClockSource+0x7e>
 80062b8:	2b50      	cmp	r3, #80	; 0x50
 80062ba:	d033      	beq.n	8006324 <HAL_TIM_ConfigClockSource+0xe0>
 80062bc:	2b60      	cmp	r3, #96	; 0x60
 80062be:	d041      	beq.n	8006344 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80062c0:	e06a      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80062c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062c6:	d066      	beq.n	8006396 <HAL_TIM_ConfigClockSource+0x152>
 80062c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062cc:	d017      	beq.n	80062fe <HAL_TIM_ConfigClockSource+0xba>
      break;
 80062ce:	e063      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6818      	ldr	r0, [r3, #0]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	6899      	ldr	r1, [r3, #8]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f000 fb32 	bl	8006948 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80062f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	609a      	str	r2, [r3, #8]
      break;
 80062fc:	e04c      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6899      	ldr	r1, [r3, #8]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f000 fb1b 	bl	8006948 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006320:	609a      	str	r2, [r3, #8]
      break;
 8006322:	e039      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6818      	ldr	r0, [r3, #0]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	6859      	ldr	r1, [r3, #4]
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	461a      	mov	r2, r3
 8006332:	f000 fa8f 	bl	8006854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2150      	movs	r1, #80	; 0x50
 800633c:	4618      	mov	r0, r3
 800633e:	f000 fae8 	bl	8006912 <TIM_ITRx_SetConfig>
      break;
 8006342:	e029      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6818      	ldr	r0, [r3, #0]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	6859      	ldr	r1, [r3, #4]
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	461a      	mov	r2, r3
 8006352:	f000 faae 	bl	80068b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2160      	movs	r1, #96	; 0x60
 800635c:	4618      	mov	r0, r3
 800635e:	f000 fad8 	bl	8006912 <TIM_ITRx_SetConfig>
      break;
 8006362:	e019      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6818      	ldr	r0, [r3, #0]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	6859      	ldr	r1, [r3, #4]
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	461a      	mov	r2, r3
 8006372:	f000 fa6f 	bl	8006854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2140      	movs	r1, #64	; 0x40
 800637c:	4618      	mov	r0, r3
 800637e:	f000 fac8 	bl	8006912 <TIM_ITRx_SetConfig>
      break;
 8006382:	e009      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4619      	mov	r1, r3
 800638e:	4610      	mov	r0, r2
 8006390:	f000 fabf 	bl	8006912 <TIM_ITRx_SetConfig>
      break;
 8006394:	e000      	b.n	8006398 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a40      	ldr	r2, [pc, #256]	; (80064c8 <TIM_Base_SetConfig+0x114>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d013      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d2:	d00f      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a3d      	ldr	r2, [pc, #244]	; (80064cc <TIM_Base_SetConfig+0x118>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00b      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a3c      	ldr	r2, [pc, #240]	; (80064d0 <TIM_Base_SetConfig+0x11c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d007      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a3b      	ldr	r2, [pc, #236]	; (80064d4 <TIM_Base_SetConfig+0x120>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d003      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a3a      	ldr	r2, [pc, #232]	; (80064d8 <TIM_Base_SetConfig+0x124>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d108      	bne.n	8006406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a2f      	ldr	r2, [pc, #188]	; (80064c8 <TIM_Base_SetConfig+0x114>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d02b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006414:	d027      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a2c      	ldr	r2, [pc, #176]	; (80064cc <TIM_Base_SetConfig+0x118>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d023      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a2b      	ldr	r2, [pc, #172]	; (80064d0 <TIM_Base_SetConfig+0x11c>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d01f      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a2a      	ldr	r2, [pc, #168]	; (80064d4 <TIM_Base_SetConfig+0x120>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d01b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a29      	ldr	r2, [pc, #164]	; (80064d8 <TIM_Base_SetConfig+0x124>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d017      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a28      	ldr	r2, [pc, #160]	; (80064dc <TIM_Base_SetConfig+0x128>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d013      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a27      	ldr	r2, [pc, #156]	; (80064e0 <TIM_Base_SetConfig+0x12c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d00f      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a26      	ldr	r2, [pc, #152]	; (80064e4 <TIM_Base_SetConfig+0x130>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d00b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a25      	ldr	r2, [pc, #148]	; (80064e8 <TIM_Base_SetConfig+0x134>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d007      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a24      	ldr	r2, [pc, #144]	; (80064ec <TIM_Base_SetConfig+0x138>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a23      	ldr	r2, [pc, #140]	; (80064f0 <TIM_Base_SetConfig+0x13c>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d108      	bne.n	8006478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800646c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	689a      	ldr	r2, [r3, #8]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a0a      	ldr	r2, [pc, #40]	; (80064c8 <TIM_Base_SetConfig+0x114>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d003      	beq.n	80064ac <TIM_Base_SetConfig+0xf8>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a0c      	ldr	r2, [pc, #48]	; (80064d8 <TIM_Base_SetConfig+0x124>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d103      	bne.n	80064b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	691a      	ldr	r2, [r3, #16]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	615a      	str	r2, [r3, #20]
}
 80064ba:	bf00      	nop
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	40010000 	.word	0x40010000
 80064cc:	40000400 	.word	0x40000400
 80064d0:	40000800 	.word	0x40000800
 80064d4:	40000c00 	.word	0x40000c00
 80064d8:	40010400 	.word	0x40010400
 80064dc:	40014000 	.word	0x40014000
 80064e0:	40014400 	.word	0x40014400
 80064e4:	40014800 	.word	0x40014800
 80064e8:	40001800 	.word	0x40001800
 80064ec:	40001c00 	.word	0x40001c00
 80064f0:	40002000 	.word	0x40002000

080064f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b087      	sub	sp, #28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a1b      	ldr	r3, [r3, #32]
 8006502:	f023 0201 	bic.w	r2, r3, #1
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 0303 	bic.w	r3, r3, #3
 800652a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	f023 0302 	bic.w	r3, r3, #2
 800653c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	4313      	orrs	r3, r2
 8006546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a20      	ldr	r2, [pc, #128]	; (80065cc <TIM_OC1_SetConfig+0xd8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <TIM_OC1_SetConfig+0x64>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a1f      	ldr	r2, [pc, #124]	; (80065d0 <TIM_OC1_SetConfig+0xdc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d10c      	bne.n	8006572 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f023 0308 	bic.w	r3, r3, #8
 800655e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	4313      	orrs	r3, r2
 8006568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f023 0304 	bic.w	r3, r3, #4
 8006570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a15      	ldr	r2, [pc, #84]	; (80065cc <TIM_OC1_SetConfig+0xd8>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d003      	beq.n	8006582 <TIM_OC1_SetConfig+0x8e>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a14      	ldr	r2, [pc, #80]	; (80065d0 <TIM_OC1_SetConfig+0xdc>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d111      	bne.n	80065a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	621a      	str	r2, [r3, #32]
}
 80065c0:	bf00      	nop
 80065c2:	371c      	adds	r7, #28
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	40010000 	.word	0x40010000
 80065d0:	40010400 	.word	0x40010400

080065d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	f023 0210 	bic.w	r2, r3, #16
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800660a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	021b      	lsls	r3, r3, #8
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f023 0320 	bic.w	r3, r3, #32
 800661e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	011b      	lsls	r3, r3, #4
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	4313      	orrs	r3, r2
 800662a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a22      	ldr	r2, [pc, #136]	; (80066b8 <TIM_OC2_SetConfig+0xe4>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d003      	beq.n	800663c <TIM_OC2_SetConfig+0x68>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a21      	ldr	r2, [pc, #132]	; (80066bc <TIM_OC2_SetConfig+0xe8>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d10d      	bne.n	8006658 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	011b      	lsls	r3, r3, #4
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	4313      	orrs	r3, r2
 800664e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006656:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a17      	ldr	r2, [pc, #92]	; (80066b8 <TIM_OC2_SetConfig+0xe4>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d003      	beq.n	8006668 <TIM_OC2_SetConfig+0x94>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a16      	ldr	r2, [pc, #88]	; (80066bc <TIM_OC2_SetConfig+0xe8>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d113      	bne.n	8006690 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800666e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006676:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	4313      	orrs	r3, r2
 8006682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	4313      	orrs	r3, r2
 800668e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	621a      	str	r2, [r3, #32]
}
 80066aa:	bf00      	nop
 80066ac:	371c      	adds	r7, #28
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	40010000 	.word	0x40010000
 80066bc:	40010400 	.word	0x40010400

080066c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f023 0303 	bic.w	r3, r3, #3
 80066f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a21      	ldr	r2, [pc, #132]	; (80067a0 <TIM_OC3_SetConfig+0xe0>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d003      	beq.n	8006726 <TIM_OC3_SetConfig+0x66>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a20      	ldr	r2, [pc, #128]	; (80067a4 <TIM_OC3_SetConfig+0xe4>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d10d      	bne.n	8006742 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800672c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	021b      	lsls	r3, r3, #8
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a16      	ldr	r2, [pc, #88]	; (80067a0 <TIM_OC3_SetConfig+0xe0>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d003      	beq.n	8006752 <TIM_OC3_SetConfig+0x92>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a15      	ldr	r2, [pc, #84]	; (80067a4 <TIM_OC3_SetConfig+0xe4>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d113      	bne.n	800677a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006758:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006760:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	011b      	lsls	r3, r3, #4
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	4313      	orrs	r3, r2
 800676c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	621a      	str	r2, [r3, #32]
}
 8006794:	bf00      	nop
 8006796:	371c      	adds	r7, #28
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	40010000 	.word	0x40010000
 80067a4:	40010400 	.word	0x40010400

080067a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b087      	sub	sp, #28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	021b      	lsls	r3, r3, #8
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	031b      	lsls	r3, r3, #12
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a12      	ldr	r2, [pc, #72]	; (800684c <TIM_OC4_SetConfig+0xa4>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d003      	beq.n	8006810 <TIM_OC4_SetConfig+0x68>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a11      	ldr	r2, [pc, #68]	; (8006850 <TIM_OC4_SetConfig+0xa8>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d109      	bne.n	8006824 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006816:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	019b      	lsls	r3, r3, #6
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	4313      	orrs	r3, r2
 8006822:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	685a      	ldr	r2, [r3, #4]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	621a      	str	r2, [r3, #32]
}
 800683e:	bf00      	nop
 8006840:	371c      	adds	r7, #28
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	40010000 	.word	0x40010000
 8006850:	40010400 	.word	0x40010400

08006854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	f023 0201 	bic.w	r2, r3, #1
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800687e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f023 030a 	bic.w	r3, r3, #10
 8006890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b087      	sub	sp, #28
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	60f8      	str	r0, [r7, #12]
 80068ba:	60b9      	str	r1, [r7, #8]
 80068bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	f023 0210 	bic.w	r2, r3, #16
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	031b      	lsls	r3, r3, #12
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	011b      	lsls	r3, r3, #4
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	621a      	str	r2, [r3, #32]
}
 8006906:	bf00      	nop
 8006908:	371c      	adds	r7, #28
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	f043 0307 	orr.w	r3, r3, #7
 8006934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	609a      	str	r2, [r3, #8]
}
 800693c:	bf00      	nop
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006948:	b480      	push	{r7}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
 8006954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	021a      	lsls	r2, r3, #8
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	431a      	orrs	r2, r3
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	4313      	orrs	r3, r2
 8006970:	697a      	ldr	r2, [r7, #20]
 8006972:	4313      	orrs	r3, r2
 8006974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	609a      	str	r2, [r3, #8]
}
 800697c:	bf00      	nop
 800697e:	371c      	adds	r7, #28
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f003 031f 	and.w	r3, r3, #31
 800699a:	2201      	movs	r2, #1
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6a1a      	ldr	r2, [r3, #32]
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	43db      	mvns	r3, r3
 80069aa:	401a      	ands	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a1a      	ldr	r2, [r3, #32]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f003 031f 	and.w	r3, r3, #31
 80069ba:	6879      	ldr	r1, [r7, #4]
 80069bc:	fa01 f303 	lsl.w	r3, r1, r3
 80069c0:	431a      	orrs	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	621a      	str	r2, [r3, #32]
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
	...

080069d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d101      	bne.n	80069ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069e8:	2302      	movs	r3, #2
 80069ea:	e05a      	b.n	8006aa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a21      	ldr	r2, [pc, #132]	; (8006ab0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d022      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a38:	d01d      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a1d      	ldr	r2, [pc, #116]	; (8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d018      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a1b      	ldr	r2, [pc, #108]	; (8006ab8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d013      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1a      	ldr	r2, [pc, #104]	; (8006abc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d00e      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a18      	ldr	r2, [pc, #96]	; (8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d009      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a17      	ldr	r2, [pc, #92]	; (8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d004      	beq.n	8006a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a15      	ldr	r2, [pc, #84]	; (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d10c      	bne.n	8006a90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68ba      	ldr	r2, [r7, #8]
 8006a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40000400 	.word	0x40000400
 8006ab8:	40000800 	.word	0x40000800
 8006abc:	40000c00 	.word	0x40000c00
 8006ac0:	40010400 	.word	0x40010400
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40001800 	.word	0x40001800

08006acc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e03f      	b.n	8006b5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d106      	bne.n	8006af8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7fb fede 	bl	80028b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2224      	movs	r2, #36	; 0x24
 8006afc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fc6d 	bl	80073f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	691a      	ldr	r2, [r3, #16]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	695a      	ldr	r2, [r3, #20]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68da      	ldr	r2, [r3, #12]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2220      	movs	r2, #32
 8006b50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2220      	movs	r2, #32
 8006b58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b088      	sub	sp, #32
 8006b6a:	af02      	add	r7, sp, #8
 8006b6c:	60f8      	str	r0, [r7, #12]
 8006b6e:	60b9      	str	r1, [r7, #8]
 8006b70:	603b      	str	r3, [r7, #0]
 8006b72:	4613      	mov	r3, r2
 8006b74:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	f040 8083 	bne.w	8006c8e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <HAL_UART_Transmit+0x2e>
 8006b8e:	88fb      	ldrh	r3, [r7, #6]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e07b      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d101      	bne.n	8006ba6 <HAL_UART_Transmit+0x40>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e074      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2221      	movs	r2, #33	; 0x21
 8006bb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006bbc:	f7fc f912 	bl	8002de4 <HAL_GetTick>
 8006bc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	88fa      	ldrh	r2, [r7, #6]
 8006bc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	88fa      	ldrh	r2, [r7, #6]
 8006bcc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006bd6:	e042      	b.n	8006c5e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bee:	d122      	bne.n	8006c36 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	9300      	str	r3, [sp, #0]
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	2180      	movs	r1, #128	; 0x80
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f000 fa76 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e042      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	881b      	ldrh	r3, [r3, #0]
 8006c12:	461a      	mov	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c1c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d103      	bne.n	8006c2e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	3302      	adds	r3, #2
 8006c2a:	60bb      	str	r3, [r7, #8]
 8006c2c:	e017      	b.n	8006c5e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	3301      	adds	r3, #1
 8006c32:	60bb      	str	r3, [r7, #8]
 8006c34:	e013      	b.n	8006c5e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2180      	movs	r1, #128	; 0x80
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 fa53 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e01f      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	1c5a      	adds	r2, r3, #1
 8006c54:	60ba      	str	r2, [r7, #8]
 8006c56:	781a      	ldrb	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1b7      	bne.n	8006bd8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	2140      	movs	r1, #64	; 0x40
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f000 fa3a 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e006      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e000      	b.n	8006c90 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006c8e:	2302      	movs	r3, #2
  }
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3718      	adds	r7, #24
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b20      	cmp	r3, #32
 8006cb0:	d166      	bne.n	8006d80 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d002      	beq.n	8006cbe <HAL_UART_Receive_DMA+0x26>
 8006cb8:	88fb      	ldrh	r3, [r7, #6]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e05f      	b.n	8006d82 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_UART_Receive_DMA+0x38>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e058      	b.n	8006d82 <HAL_UART_Receive_DMA+0xea>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	88fa      	ldrh	r2, [r7, #6]
 8006ce2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2222      	movs	r2, #34	; 0x22
 8006cee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cf6:	4a25      	ldr	r2, [pc, #148]	; (8006d8c <HAL_UART_Receive_DMA+0xf4>)
 8006cf8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cfe:	4a24      	ldr	r2, [pc, #144]	; (8006d90 <HAL_UART_Receive_DMA+0xf8>)
 8006d00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d06:	4a23      	ldr	r2, [pc, #140]	; (8006d94 <HAL_UART_Receive_DMA+0xfc>)
 8006d08:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d0e:	2200      	movs	r2, #0
 8006d10:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8006d12:	f107 0308 	add.w	r3, r7, #8
 8006d16:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3304      	adds	r3, #4
 8006d22:	4619      	mov	r1, r3
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	88fb      	ldrh	r3, [r7, #6]
 8006d2a:	f7fc ff1b 	bl	8003b64 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006d2e:	2300      	movs	r3, #0
 8006d30:	613b      	str	r3, [r7, #16]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	613b      	str	r3, [r7, #16]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	613b      	str	r3, [r7, #16]
 8006d42:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d5a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	695a      	ldr	r2, [r3, #20]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f042 0201 	orr.w	r2, r2, #1
 8006d6a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	695a      	ldr	r2, [r3, #20]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d7a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	e000      	b.n	8006d82 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006d80:	2302      	movs	r3, #2
  }
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3718      	adds	r7, #24
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	08006fd5 	.word	0x08006fd5
 8006d90:	0800703d 	.word	0x0800703d
 8006d94:	08007059 	.word	0x08007059

08006d98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b088      	sub	sp, #32
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	f003 030f 	and.w	r3, r3, #15
 8006dc6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10d      	bne.n	8006dea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	f003 0320 	and.w	r3, r3, #32
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d008      	beq.n	8006dea <HAL_UART_IRQHandler+0x52>
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	f003 0320 	and.w	r3, r3, #32
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fa82 	bl	80072ec <UART_Receive_IT>
      return;
 8006de8:	e0d1      	b.n	8006f8e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f000 80b0 	beq.w	8006f52 <HAL_UART_IRQHandler+0x1ba>
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d105      	bne.n	8006e08 <HAL_UART_IRQHandler+0x70>
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f000 80a5 	beq.w	8006f52 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <HAL_UART_IRQHandler+0x90>
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d005      	beq.n	8006e28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e20:	f043 0201 	orr.w	r2, r3, #1
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	f003 0304 	and.w	r3, r3, #4
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00a      	beq.n	8006e48 <HAL_UART_IRQHandler+0xb0>
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d005      	beq.n	8006e48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e40:	f043 0202 	orr.w	r2, r3, #2
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00a      	beq.n	8006e68 <HAL_UART_IRQHandler+0xd0>
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d005      	beq.n	8006e68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e60:	f043 0204 	orr.w	r2, r3, #4
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f003 0308 	and.w	r3, r3, #8
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00f      	beq.n	8006e92 <HAL_UART_IRQHandler+0xfa>
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d104      	bne.n	8006e86 <HAL_UART_IRQHandler+0xee>
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d005      	beq.n	8006e92 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e8a:	f043 0208 	orr.w	r2, r3, #8
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d078      	beq.n	8006f8c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	f003 0320 	and.w	r3, r3, #32
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d007      	beq.n	8006eb4 <HAL_UART_IRQHandler+0x11c>
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	f003 0320 	and.w	r3, r3, #32
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d002      	beq.n	8006eb4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fa1c 	bl	80072ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ebe:	2b40      	cmp	r3, #64	; 0x40
 8006ec0:	bf0c      	ite	eq
 8006ec2:	2301      	moveq	r3, #1
 8006ec4:	2300      	movne	r3, #0
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ece:	f003 0308 	and.w	r3, r3, #8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d102      	bne.n	8006edc <HAL_UART_IRQHandler+0x144>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d031      	beq.n	8006f40 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 f965 	bl	80071ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	695b      	ldr	r3, [r3, #20]
 8006ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eec:	2b40      	cmp	r3, #64	; 0x40
 8006eee:	d123      	bne.n	8006f38 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695a      	ldr	r2, [r3, #20]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006efe:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d013      	beq.n	8006f30 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0c:	4a21      	ldr	r2, [pc, #132]	; (8006f94 <HAL_UART_IRQHandler+0x1fc>)
 8006f0e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fc fe7d 	bl	8003c14 <HAL_DMA_Abort_IT>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d016      	beq.n	8006f4e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f2e:	e00e      	b.n	8006f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f845 	bl	8006fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f36:	e00a      	b.n	8006f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 f841 	bl	8006fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f3e:	e006      	b.n	8006f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 f83d 	bl	8006fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006f4c:	e01e      	b.n	8006f8c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4e:	bf00      	nop
    return;
 8006f50:	e01c      	b.n	8006f8c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d008      	beq.n	8006f6e <HAL_UART_IRQHandler+0x1d6>
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 f952 	bl	8007210 <UART_Transmit_IT>
    return;
 8006f6c:	e00f      	b.n	8006f8e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00a      	beq.n	8006f8e <HAL_UART_IRQHandler+0x1f6>
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d005      	beq.n	8006f8e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f99a 	bl	80072bc <UART_EndTransmit_IT>
    return;
 8006f88:	bf00      	nop
 8006f8a:	e000      	b.n	8006f8e <HAL_UART_IRQHandler+0x1f6>
    return;
 8006f8c:	bf00      	nop
  }
}
 8006f8e:	3720      	adds	r7, #32
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	080071e9 	.word	0x080071e9

08006f98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d11e      	bne.n	800702e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007004:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695a      	ldr	r2, [r3, #20]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f022 0201 	bic.w	r2, r2, #1
 8007014:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	695a      	ldr	r2, [r3, #20]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007024:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2220      	movs	r2, #32
 800702a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f7fb fa04 	bl	800243c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007034:	bf00      	nop
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007048:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f7ff ffae 	bl	8006fac <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007050:	bf00      	nop
 8007052:	3710      	adds	r7, #16
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007060:	2300      	movs	r3, #0
 8007062:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007068:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007074:	2b80      	cmp	r3, #128	; 0x80
 8007076:	bf0c      	ite	eq
 8007078:	2301      	moveq	r3, #1
 800707a:	2300      	movne	r3, #0
 800707c:	b2db      	uxtb	r3, r3
 800707e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b21      	cmp	r3, #33	; 0x21
 800708a:	d108      	bne.n	800709e <UART_DMAError+0x46>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2200      	movs	r2, #0
 8007096:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007098:	68b8      	ldr	r0, [r7, #8]
 800709a:	f000 f871 	bl	8007180 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	695b      	ldr	r3, [r3, #20]
 80070a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a8:	2b40      	cmp	r3, #64	; 0x40
 80070aa:	bf0c      	ite	eq
 80070ac:	2301      	moveq	r3, #1
 80070ae:	2300      	movne	r3, #0
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	2b22      	cmp	r3, #34	; 0x22
 80070be:	d108      	bne.n	80070d2 <UART_DMAError+0x7a>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d005      	beq.n	80070d2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2200      	movs	r2, #0
 80070ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80070cc:	68b8      	ldr	r0, [r7, #8]
 80070ce:	f000 f86d 	bl	80071ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d6:	f043 0210 	orr.w	r2, r3, #16
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070de:	68b8      	ldr	r0, [r7, #8]
 80070e0:	f7ff ff6e 	bl	8006fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070e4:	bf00      	nop
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	603b      	str	r3, [r7, #0]
 80070f8:	4613      	mov	r3, r2
 80070fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070fc:	e02c      	b.n	8007158 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007104:	d028      	beq.n	8007158 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d007      	beq.n	800711c <UART_WaitOnFlagUntilTimeout+0x30>
 800710c:	f7fb fe6a 	bl	8002de4 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	69ba      	ldr	r2, [r7, #24]
 8007118:	429a      	cmp	r2, r3
 800711a:	d21d      	bcs.n	8007158 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68da      	ldr	r2, [r3, #12]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800712a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695a      	ldr	r2, [r3, #20]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f022 0201 	bic.w	r2, r2, #1
 800713a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2220      	movs	r2, #32
 8007140:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2220      	movs	r2, #32
 8007148:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e00f      	b.n	8007178 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	4013      	ands	r3, r2
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	429a      	cmp	r2, r3
 8007166:	bf0c      	ite	eq
 8007168:	2301      	moveq	r3, #1
 800716a:	2300      	movne	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	461a      	mov	r2, r3
 8007170:	79fb      	ldrb	r3, [r7, #7]
 8007172:	429a      	cmp	r2, r3
 8007174:	d0c3      	beq.n	80070fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68da      	ldr	r2, [r3, #12]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007196:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2220      	movs	r2, #32
 800719c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68da      	ldr	r2, [r3, #12]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80071c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	695a      	ldr	r2, [r3, #20]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 0201 	bic.w	r2, r2, #1
 80071d2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2220      	movs	r2, #32
 80071d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f7ff fedc 	bl	8006fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007208:	bf00      	nop
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800721e:	b2db      	uxtb	r3, r3
 8007220:	2b21      	cmp	r3, #33	; 0x21
 8007222:	d144      	bne.n	80072ae <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800722c:	d11a      	bne.n	8007264 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	881b      	ldrh	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007242:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d105      	bne.n	8007258 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	1c9a      	adds	r2, r3, #2
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	621a      	str	r2, [r3, #32]
 8007256:	e00e      	b.n	8007276 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	621a      	str	r2, [r3, #32]
 8007262:	e008      	b.n	8007276 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a1b      	ldr	r3, [r3, #32]
 8007268:	1c59      	adds	r1, r3, #1
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6211      	str	r1, [r2, #32]
 800726e:	781a      	ldrb	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800727a:	b29b      	uxth	r3, r3
 800727c:	3b01      	subs	r3, #1
 800727e:	b29b      	uxth	r3, r3
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	4619      	mov	r1, r3
 8007284:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10f      	bne.n	80072aa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68da      	ldr	r2, [r3, #12]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007298:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68da      	ldr	r2, [r3, #12]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	e000      	b.n	80072b0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80072ae:	2302      	movs	r3, #2
  }
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68da      	ldr	r2, [r3, #12]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7ff fe5b 	bl	8006f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	2b22      	cmp	r3, #34	; 0x22
 80072fe:	d171      	bne.n	80073e4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007308:	d123      	bne.n	8007352 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800730e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	691b      	ldr	r3, [r3, #16]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d10e      	bne.n	8007336 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	b29b      	uxth	r3, r3
 8007320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007324:	b29a      	uxth	r2, r3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732e:	1c9a      	adds	r2, r3, #2
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	629a      	str	r2, [r3, #40]	; 0x28
 8007334:	e029      	b.n	800738a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	b29b      	uxth	r3, r3
 800733e:	b2db      	uxtb	r3, r3
 8007340:	b29a      	uxth	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	629a      	str	r2, [r3, #40]	; 0x28
 8007350:	e01b      	b.n	800738a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10a      	bne.n	8007370 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	6858      	ldr	r0, [r3, #4]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007364:	1c59      	adds	r1, r3, #1
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6291      	str	r1, [r2, #40]	; 0x28
 800736a:	b2c2      	uxtb	r2, r0
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	e00c      	b.n	800738a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	b2da      	uxtb	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737c:	1c58      	adds	r0, r3, #1
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	6288      	str	r0, [r1, #40]	; 0x28
 8007382:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007386:	b2d2      	uxtb	r2, r2
 8007388:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800738e:	b29b      	uxth	r3, r3
 8007390:	3b01      	subs	r3, #1
 8007392:	b29b      	uxth	r3, r3
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	4619      	mov	r1, r3
 8007398:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800739a:	2b00      	cmp	r3, #0
 800739c:	d120      	bne.n	80073e0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68da      	ldr	r2, [r3, #12]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f022 0220 	bic.w	r2, r2, #32
 80073ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68da      	ldr	r2, [r3, #12]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	695a      	ldr	r2, [r3, #20]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f022 0201 	bic.w	r2, r2, #1
 80073cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2220      	movs	r2, #32
 80073d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7fb f830 	bl	800243c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80073dc:	2300      	movs	r3, #0
 80073de:	e002      	b.n	80073e6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80073e0:	2300      	movs	r3, #0
 80073e2:	e000      	b.n	80073e6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80073e4:	2302      	movs	r3, #2
  }
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3710      	adds	r7, #16
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
	...

080073f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	68da      	ldr	r2, [r3, #12]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	430a      	orrs	r2, r1
 800740e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689a      	ldr	r2, [r3, #8]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	431a      	orrs	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	431a      	orrs	r2, r3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	69db      	ldr	r3, [r3, #28]
 8007424:	4313      	orrs	r3, r2
 8007426:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007432:	f023 030c 	bic.w	r3, r3, #12
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	6812      	ldr	r2, [r2, #0]
 800743a:	68f9      	ldr	r1, [r7, #12]
 800743c:	430b      	orrs	r3, r1
 800743e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	699a      	ldr	r2, [r3, #24]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	69db      	ldr	r3, [r3, #28]
 800745a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800745e:	f040 818b 	bne.w	8007778 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4ac1      	ldr	r2, [pc, #772]	; (800776c <UART_SetConfig+0x37c>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d005      	beq.n	8007478 <UART_SetConfig+0x88>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4abf      	ldr	r2, [pc, #764]	; (8007770 <UART_SetConfig+0x380>)
 8007472:	4293      	cmp	r3, r2
 8007474:	f040 80bd 	bne.w	80075f2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007478:	f7fe fd6c 	bl	8005f54 <HAL_RCC_GetPCLK2Freq>
 800747c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	461d      	mov	r5, r3
 8007482:	f04f 0600 	mov.w	r6, #0
 8007486:	46a8      	mov	r8, r5
 8007488:	46b1      	mov	r9, r6
 800748a:	eb18 0308 	adds.w	r3, r8, r8
 800748e:	eb49 0409 	adc.w	r4, r9, r9
 8007492:	4698      	mov	r8, r3
 8007494:	46a1      	mov	r9, r4
 8007496:	eb18 0805 	adds.w	r8, r8, r5
 800749a:	eb49 0906 	adc.w	r9, r9, r6
 800749e:	f04f 0100 	mov.w	r1, #0
 80074a2:	f04f 0200 	mov.w	r2, #0
 80074a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80074aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80074ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80074b2:	4688      	mov	r8, r1
 80074b4:	4691      	mov	r9, r2
 80074b6:	eb18 0005 	adds.w	r0, r8, r5
 80074ba:	eb49 0106 	adc.w	r1, r9, r6
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	461d      	mov	r5, r3
 80074c4:	f04f 0600 	mov.w	r6, #0
 80074c8:	196b      	adds	r3, r5, r5
 80074ca:	eb46 0406 	adc.w	r4, r6, r6
 80074ce:	461a      	mov	r2, r3
 80074d0:	4623      	mov	r3, r4
 80074d2:	f7f9 fbd9 	bl	8000c88 <__aeabi_uldivmod>
 80074d6:	4603      	mov	r3, r0
 80074d8:	460c      	mov	r4, r1
 80074da:	461a      	mov	r2, r3
 80074dc:	4ba5      	ldr	r3, [pc, #660]	; (8007774 <UART_SetConfig+0x384>)
 80074de:	fba3 2302 	umull	r2, r3, r3, r2
 80074e2:	095b      	lsrs	r3, r3, #5
 80074e4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	461d      	mov	r5, r3
 80074ec:	f04f 0600 	mov.w	r6, #0
 80074f0:	46a9      	mov	r9, r5
 80074f2:	46b2      	mov	sl, r6
 80074f4:	eb19 0309 	adds.w	r3, r9, r9
 80074f8:	eb4a 040a 	adc.w	r4, sl, sl
 80074fc:	4699      	mov	r9, r3
 80074fe:	46a2      	mov	sl, r4
 8007500:	eb19 0905 	adds.w	r9, r9, r5
 8007504:	eb4a 0a06 	adc.w	sl, sl, r6
 8007508:	f04f 0100 	mov.w	r1, #0
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007514:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007518:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800751c:	4689      	mov	r9, r1
 800751e:	4692      	mov	sl, r2
 8007520:	eb19 0005 	adds.w	r0, r9, r5
 8007524:	eb4a 0106 	adc.w	r1, sl, r6
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	461d      	mov	r5, r3
 800752e:	f04f 0600 	mov.w	r6, #0
 8007532:	196b      	adds	r3, r5, r5
 8007534:	eb46 0406 	adc.w	r4, r6, r6
 8007538:	461a      	mov	r2, r3
 800753a:	4623      	mov	r3, r4
 800753c:	f7f9 fba4 	bl	8000c88 <__aeabi_uldivmod>
 8007540:	4603      	mov	r3, r0
 8007542:	460c      	mov	r4, r1
 8007544:	461a      	mov	r2, r3
 8007546:	4b8b      	ldr	r3, [pc, #556]	; (8007774 <UART_SetConfig+0x384>)
 8007548:	fba3 1302 	umull	r1, r3, r3, r2
 800754c:	095b      	lsrs	r3, r3, #5
 800754e:	2164      	movs	r1, #100	; 0x64
 8007550:	fb01 f303 	mul.w	r3, r1, r3
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	00db      	lsls	r3, r3, #3
 8007558:	3332      	adds	r3, #50	; 0x32
 800755a:	4a86      	ldr	r2, [pc, #536]	; (8007774 <UART_SetConfig+0x384>)
 800755c:	fba2 2303 	umull	r2, r3, r2, r3
 8007560:	095b      	lsrs	r3, r3, #5
 8007562:	005b      	lsls	r3, r3, #1
 8007564:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007568:	4498      	add	r8, r3
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	461d      	mov	r5, r3
 800756e:	f04f 0600 	mov.w	r6, #0
 8007572:	46a9      	mov	r9, r5
 8007574:	46b2      	mov	sl, r6
 8007576:	eb19 0309 	adds.w	r3, r9, r9
 800757a:	eb4a 040a 	adc.w	r4, sl, sl
 800757e:	4699      	mov	r9, r3
 8007580:	46a2      	mov	sl, r4
 8007582:	eb19 0905 	adds.w	r9, r9, r5
 8007586:	eb4a 0a06 	adc.w	sl, sl, r6
 800758a:	f04f 0100 	mov.w	r1, #0
 800758e:	f04f 0200 	mov.w	r2, #0
 8007592:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007596:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800759a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800759e:	4689      	mov	r9, r1
 80075a0:	4692      	mov	sl, r2
 80075a2:	eb19 0005 	adds.w	r0, r9, r5
 80075a6:	eb4a 0106 	adc.w	r1, sl, r6
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	461d      	mov	r5, r3
 80075b0:	f04f 0600 	mov.w	r6, #0
 80075b4:	196b      	adds	r3, r5, r5
 80075b6:	eb46 0406 	adc.w	r4, r6, r6
 80075ba:	461a      	mov	r2, r3
 80075bc:	4623      	mov	r3, r4
 80075be:	f7f9 fb63 	bl	8000c88 <__aeabi_uldivmod>
 80075c2:	4603      	mov	r3, r0
 80075c4:	460c      	mov	r4, r1
 80075c6:	461a      	mov	r2, r3
 80075c8:	4b6a      	ldr	r3, [pc, #424]	; (8007774 <UART_SetConfig+0x384>)
 80075ca:	fba3 1302 	umull	r1, r3, r3, r2
 80075ce:	095b      	lsrs	r3, r3, #5
 80075d0:	2164      	movs	r1, #100	; 0x64
 80075d2:	fb01 f303 	mul.w	r3, r1, r3
 80075d6:	1ad3      	subs	r3, r2, r3
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	3332      	adds	r3, #50	; 0x32
 80075dc:	4a65      	ldr	r2, [pc, #404]	; (8007774 <UART_SetConfig+0x384>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	095b      	lsrs	r3, r3, #5
 80075e4:	f003 0207 	and.w	r2, r3, #7
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4442      	add	r2, r8
 80075ee:	609a      	str	r2, [r3, #8]
 80075f0:	e26f      	b.n	8007ad2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075f2:	f7fe fc9b 	bl	8005f2c <HAL_RCC_GetPCLK1Freq>
 80075f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	461d      	mov	r5, r3
 80075fc:	f04f 0600 	mov.w	r6, #0
 8007600:	46a8      	mov	r8, r5
 8007602:	46b1      	mov	r9, r6
 8007604:	eb18 0308 	adds.w	r3, r8, r8
 8007608:	eb49 0409 	adc.w	r4, r9, r9
 800760c:	4698      	mov	r8, r3
 800760e:	46a1      	mov	r9, r4
 8007610:	eb18 0805 	adds.w	r8, r8, r5
 8007614:	eb49 0906 	adc.w	r9, r9, r6
 8007618:	f04f 0100 	mov.w	r1, #0
 800761c:	f04f 0200 	mov.w	r2, #0
 8007620:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007624:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007628:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800762c:	4688      	mov	r8, r1
 800762e:	4691      	mov	r9, r2
 8007630:	eb18 0005 	adds.w	r0, r8, r5
 8007634:	eb49 0106 	adc.w	r1, r9, r6
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	461d      	mov	r5, r3
 800763e:	f04f 0600 	mov.w	r6, #0
 8007642:	196b      	adds	r3, r5, r5
 8007644:	eb46 0406 	adc.w	r4, r6, r6
 8007648:	461a      	mov	r2, r3
 800764a:	4623      	mov	r3, r4
 800764c:	f7f9 fb1c 	bl	8000c88 <__aeabi_uldivmod>
 8007650:	4603      	mov	r3, r0
 8007652:	460c      	mov	r4, r1
 8007654:	461a      	mov	r2, r3
 8007656:	4b47      	ldr	r3, [pc, #284]	; (8007774 <UART_SetConfig+0x384>)
 8007658:	fba3 2302 	umull	r2, r3, r3, r2
 800765c:	095b      	lsrs	r3, r3, #5
 800765e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	461d      	mov	r5, r3
 8007666:	f04f 0600 	mov.w	r6, #0
 800766a:	46a9      	mov	r9, r5
 800766c:	46b2      	mov	sl, r6
 800766e:	eb19 0309 	adds.w	r3, r9, r9
 8007672:	eb4a 040a 	adc.w	r4, sl, sl
 8007676:	4699      	mov	r9, r3
 8007678:	46a2      	mov	sl, r4
 800767a:	eb19 0905 	adds.w	r9, r9, r5
 800767e:	eb4a 0a06 	adc.w	sl, sl, r6
 8007682:	f04f 0100 	mov.w	r1, #0
 8007686:	f04f 0200 	mov.w	r2, #0
 800768a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800768e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007692:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007696:	4689      	mov	r9, r1
 8007698:	4692      	mov	sl, r2
 800769a:	eb19 0005 	adds.w	r0, r9, r5
 800769e:	eb4a 0106 	adc.w	r1, sl, r6
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	461d      	mov	r5, r3
 80076a8:	f04f 0600 	mov.w	r6, #0
 80076ac:	196b      	adds	r3, r5, r5
 80076ae:	eb46 0406 	adc.w	r4, r6, r6
 80076b2:	461a      	mov	r2, r3
 80076b4:	4623      	mov	r3, r4
 80076b6:	f7f9 fae7 	bl	8000c88 <__aeabi_uldivmod>
 80076ba:	4603      	mov	r3, r0
 80076bc:	460c      	mov	r4, r1
 80076be:	461a      	mov	r2, r3
 80076c0:	4b2c      	ldr	r3, [pc, #176]	; (8007774 <UART_SetConfig+0x384>)
 80076c2:	fba3 1302 	umull	r1, r3, r3, r2
 80076c6:	095b      	lsrs	r3, r3, #5
 80076c8:	2164      	movs	r1, #100	; 0x64
 80076ca:	fb01 f303 	mul.w	r3, r1, r3
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	00db      	lsls	r3, r3, #3
 80076d2:	3332      	adds	r3, #50	; 0x32
 80076d4:	4a27      	ldr	r2, [pc, #156]	; (8007774 <UART_SetConfig+0x384>)
 80076d6:	fba2 2303 	umull	r2, r3, r2, r3
 80076da:	095b      	lsrs	r3, r3, #5
 80076dc:	005b      	lsls	r3, r3, #1
 80076de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80076e2:	4498      	add	r8, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	461d      	mov	r5, r3
 80076e8:	f04f 0600 	mov.w	r6, #0
 80076ec:	46a9      	mov	r9, r5
 80076ee:	46b2      	mov	sl, r6
 80076f0:	eb19 0309 	adds.w	r3, r9, r9
 80076f4:	eb4a 040a 	adc.w	r4, sl, sl
 80076f8:	4699      	mov	r9, r3
 80076fa:	46a2      	mov	sl, r4
 80076fc:	eb19 0905 	adds.w	r9, r9, r5
 8007700:	eb4a 0a06 	adc.w	sl, sl, r6
 8007704:	f04f 0100 	mov.w	r1, #0
 8007708:	f04f 0200 	mov.w	r2, #0
 800770c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007710:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007714:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007718:	4689      	mov	r9, r1
 800771a:	4692      	mov	sl, r2
 800771c:	eb19 0005 	adds.w	r0, r9, r5
 8007720:	eb4a 0106 	adc.w	r1, sl, r6
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	461d      	mov	r5, r3
 800772a:	f04f 0600 	mov.w	r6, #0
 800772e:	196b      	adds	r3, r5, r5
 8007730:	eb46 0406 	adc.w	r4, r6, r6
 8007734:	461a      	mov	r2, r3
 8007736:	4623      	mov	r3, r4
 8007738:	f7f9 faa6 	bl	8000c88 <__aeabi_uldivmod>
 800773c:	4603      	mov	r3, r0
 800773e:	460c      	mov	r4, r1
 8007740:	461a      	mov	r2, r3
 8007742:	4b0c      	ldr	r3, [pc, #48]	; (8007774 <UART_SetConfig+0x384>)
 8007744:	fba3 1302 	umull	r1, r3, r3, r2
 8007748:	095b      	lsrs	r3, r3, #5
 800774a:	2164      	movs	r1, #100	; 0x64
 800774c:	fb01 f303 	mul.w	r3, r1, r3
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	3332      	adds	r3, #50	; 0x32
 8007756:	4a07      	ldr	r2, [pc, #28]	; (8007774 <UART_SetConfig+0x384>)
 8007758:	fba2 2303 	umull	r2, r3, r2, r3
 800775c:	095b      	lsrs	r3, r3, #5
 800775e:	f003 0207 	and.w	r2, r3, #7
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4442      	add	r2, r8
 8007768:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800776a:	e1b2      	b.n	8007ad2 <UART_SetConfig+0x6e2>
 800776c:	40011000 	.word	0x40011000
 8007770:	40011400 	.word	0x40011400
 8007774:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4ad7      	ldr	r2, [pc, #860]	; (8007adc <UART_SetConfig+0x6ec>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d005      	beq.n	800778e <UART_SetConfig+0x39e>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4ad6      	ldr	r2, [pc, #856]	; (8007ae0 <UART_SetConfig+0x6f0>)
 8007788:	4293      	cmp	r3, r2
 800778a:	f040 80d1 	bne.w	8007930 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800778e:	f7fe fbe1 	bl	8005f54 <HAL_RCC_GetPCLK2Freq>
 8007792:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	469a      	mov	sl, r3
 8007798:	f04f 0b00 	mov.w	fp, #0
 800779c:	46d0      	mov	r8, sl
 800779e:	46d9      	mov	r9, fp
 80077a0:	eb18 0308 	adds.w	r3, r8, r8
 80077a4:	eb49 0409 	adc.w	r4, r9, r9
 80077a8:	4698      	mov	r8, r3
 80077aa:	46a1      	mov	r9, r4
 80077ac:	eb18 080a 	adds.w	r8, r8, sl
 80077b0:	eb49 090b 	adc.w	r9, r9, fp
 80077b4:	f04f 0100 	mov.w	r1, #0
 80077b8:	f04f 0200 	mov.w	r2, #0
 80077bc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80077c0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80077c4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80077c8:	4688      	mov	r8, r1
 80077ca:	4691      	mov	r9, r2
 80077cc:	eb1a 0508 	adds.w	r5, sl, r8
 80077d0:	eb4b 0609 	adc.w	r6, fp, r9
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	4619      	mov	r1, r3
 80077da:	f04f 0200 	mov.w	r2, #0
 80077de:	f04f 0300 	mov.w	r3, #0
 80077e2:	f04f 0400 	mov.w	r4, #0
 80077e6:	0094      	lsls	r4, r2, #2
 80077e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80077ec:	008b      	lsls	r3, r1, #2
 80077ee:	461a      	mov	r2, r3
 80077f0:	4623      	mov	r3, r4
 80077f2:	4628      	mov	r0, r5
 80077f4:	4631      	mov	r1, r6
 80077f6:	f7f9 fa47 	bl	8000c88 <__aeabi_uldivmod>
 80077fa:	4603      	mov	r3, r0
 80077fc:	460c      	mov	r4, r1
 80077fe:	461a      	mov	r2, r3
 8007800:	4bb8      	ldr	r3, [pc, #736]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007802:	fba3 2302 	umull	r2, r3, r3, r2
 8007806:	095b      	lsrs	r3, r3, #5
 8007808:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	469b      	mov	fp, r3
 8007810:	f04f 0c00 	mov.w	ip, #0
 8007814:	46d9      	mov	r9, fp
 8007816:	46e2      	mov	sl, ip
 8007818:	eb19 0309 	adds.w	r3, r9, r9
 800781c:	eb4a 040a 	adc.w	r4, sl, sl
 8007820:	4699      	mov	r9, r3
 8007822:	46a2      	mov	sl, r4
 8007824:	eb19 090b 	adds.w	r9, r9, fp
 8007828:	eb4a 0a0c 	adc.w	sl, sl, ip
 800782c:	f04f 0100 	mov.w	r1, #0
 8007830:	f04f 0200 	mov.w	r2, #0
 8007834:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007838:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800783c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007840:	4689      	mov	r9, r1
 8007842:	4692      	mov	sl, r2
 8007844:	eb1b 0509 	adds.w	r5, fp, r9
 8007848:	eb4c 060a 	adc.w	r6, ip, sl
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	4619      	mov	r1, r3
 8007852:	f04f 0200 	mov.w	r2, #0
 8007856:	f04f 0300 	mov.w	r3, #0
 800785a:	f04f 0400 	mov.w	r4, #0
 800785e:	0094      	lsls	r4, r2, #2
 8007860:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007864:	008b      	lsls	r3, r1, #2
 8007866:	461a      	mov	r2, r3
 8007868:	4623      	mov	r3, r4
 800786a:	4628      	mov	r0, r5
 800786c:	4631      	mov	r1, r6
 800786e:	f7f9 fa0b 	bl	8000c88 <__aeabi_uldivmod>
 8007872:	4603      	mov	r3, r0
 8007874:	460c      	mov	r4, r1
 8007876:	461a      	mov	r2, r3
 8007878:	4b9a      	ldr	r3, [pc, #616]	; (8007ae4 <UART_SetConfig+0x6f4>)
 800787a:	fba3 1302 	umull	r1, r3, r3, r2
 800787e:	095b      	lsrs	r3, r3, #5
 8007880:	2164      	movs	r1, #100	; 0x64
 8007882:	fb01 f303 	mul.w	r3, r1, r3
 8007886:	1ad3      	subs	r3, r2, r3
 8007888:	011b      	lsls	r3, r3, #4
 800788a:	3332      	adds	r3, #50	; 0x32
 800788c:	4a95      	ldr	r2, [pc, #596]	; (8007ae4 <UART_SetConfig+0x6f4>)
 800788e:	fba2 2303 	umull	r2, r3, r2, r3
 8007892:	095b      	lsrs	r3, r3, #5
 8007894:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007898:	4498      	add	r8, r3
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	469b      	mov	fp, r3
 800789e:	f04f 0c00 	mov.w	ip, #0
 80078a2:	46d9      	mov	r9, fp
 80078a4:	46e2      	mov	sl, ip
 80078a6:	eb19 0309 	adds.w	r3, r9, r9
 80078aa:	eb4a 040a 	adc.w	r4, sl, sl
 80078ae:	4699      	mov	r9, r3
 80078b0:	46a2      	mov	sl, r4
 80078b2:	eb19 090b 	adds.w	r9, r9, fp
 80078b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078ba:	f04f 0100 	mov.w	r1, #0
 80078be:	f04f 0200 	mov.w	r2, #0
 80078c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078ce:	4689      	mov	r9, r1
 80078d0:	4692      	mov	sl, r2
 80078d2:	eb1b 0509 	adds.w	r5, fp, r9
 80078d6:	eb4c 060a 	adc.w	r6, ip, sl
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	4619      	mov	r1, r3
 80078e0:	f04f 0200 	mov.w	r2, #0
 80078e4:	f04f 0300 	mov.w	r3, #0
 80078e8:	f04f 0400 	mov.w	r4, #0
 80078ec:	0094      	lsls	r4, r2, #2
 80078ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078f2:	008b      	lsls	r3, r1, #2
 80078f4:	461a      	mov	r2, r3
 80078f6:	4623      	mov	r3, r4
 80078f8:	4628      	mov	r0, r5
 80078fa:	4631      	mov	r1, r6
 80078fc:	f7f9 f9c4 	bl	8000c88 <__aeabi_uldivmod>
 8007900:	4603      	mov	r3, r0
 8007902:	460c      	mov	r4, r1
 8007904:	461a      	mov	r2, r3
 8007906:	4b77      	ldr	r3, [pc, #476]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007908:	fba3 1302 	umull	r1, r3, r3, r2
 800790c:	095b      	lsrs	r3, r3, #5
 800790e:	2164      	movs	r1, #100	; 0x64
 8007910:	fb01 f303 	mul.w	r3, r1, r3
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	011b      	lsls	r3, r3, #4
 8007918:	3332      	adds	r3, #50	; 0x32
 800791a:	4a72      	ldr	r2, [pc, #456]	; (8007ae4 <UART_SetConfig+0x6f4>)
 800791c:	fba2 2303 	umull	r2, r3, r2, r3
 8007920:	095b      	lsrs	r3, r3, #5
 8007922:	f003 020f 	and.w	r2, r3, #15
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4442      	add	r2, r8
 800792c:	609a      	str	r2, [r3, #8]
 800792e:	e0d0      	b.n	8007ad2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007930:	f7fe fafc 	bl	8005f2c <HAL_RCC_GetPCLK1Freq>
 8007934:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	469a      	mov	sl, r3
 800793a:	f04f 0b00 	mov.w	fp, #0
 800793e:	46d0      	mov	r8, sl
 8007940:	46d9      	mov	r9, fp
 8007942:	eb18 0308 	adds.w	r3, r8, r8
 8007946:	eb49 0409 	adc.w	r4, r9, r9
 800794a:	4698      	mov	r8, r3
 800794c:	46a1      	mov	r9, r4
 800794e:	eb18 080a 	adds.w	r8, r8, sl
 8007952:	eb49 090b 	adc.w	r9, r9, fp
 8007956:	f04f 0100 	mov.w	r1, #0
 800795a:	f04f 0200 	mov.w	r2, #0
 800795e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007962:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007966:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800796a:	4688      	mov	r8, r1
 800796c:	4691      	mov	r9, r2
 800796e:	eb1a 0508 	adds.w	r5, sl, r8
 8007972:	eb4b 0609 	adc.w	r6, fp, r9
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	4619      	mov	r1, r3
 800797c:	f04f 0200 	mov.w	r2, #0
 8007980:	f04f 0300 	mov.w	r3, #0
 8007984:	f04f 0400 	mov.w	r4, #0
 8007988:	0094      	lsls	r4, r2, #2
 800798a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800798e:	008b      	lsls	r3, r1, #2
 8007990:	461a      	mov	r2, r3
 8007992:	4623      	mov	r3, r4
 8007994:	4628      	mov	r0, r5
 8007996:	4631      	mov	r1, r6
 8007998:	f7f9 f976 	bl	8000c88 <__aeabi_uldivmod>
 800799c:	4603      	mov	r3, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	461a      	mov	r2, r3
 80079a2:	4b50      	ldr	r3, [pc, #320]	; (8007ae4 <UART_SetConfig+0x6f4>)
 80079a4:	fba3 2302 	umull	r2, r3, r3, r2
 80079a8:	095b      	lsrs	r3, r3, #5
 80079aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	469b      	mov	fp, r3
 80079b2:	f04f 0c00 	mov.w	ip, #0
 80079b6:	46d9      	mov	r9, fp
 80079b8:	46e2      	mov	sl, ip
 80079ba:	eb19 0309 	adds.w	r3, r9, r9
 80079be:	eb4a 040a 	adc.w	r4, sl, sl
 80079c2:	4699      	mov	r9, r3
 80079c4:	46a2      	mov	sl, r4
 80079c6:	eb19 090b 	adds.w	r9, r9, fp
 80079ca:	eb4a 0a0c 	adc.w	sl, sl, ip
 80079ce:	f04f 0100 	mov.w	r1, #0
 80079d2:	f04f 0200 	mov.w	r2, #0
 80079d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80079de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80079e2:	4689      	mov	r9, r1
 80079e4:	4692      	mov	sl, r2
 80079e6:	eb1b 0509 	adds.w	r5, fp, r9
 80079ea:	eb4c 060a 	adc.w	r6, ip, sl
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	4619      	mov	r1, r3
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	f04f 0400 	mov.w	r4, #0
 8007a00:	0094      	lsls	r4, r2, #2
 8007a02:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a06:	008b      	lsls	r3, r1, #2
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4623      	mov	r3, r4
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	4631      	mov	r1, r6
 8007a10:	f7f9 f93a 	bl	8000c88 <__aeabi_uldivmod>
 8007a14:	4603      	mov	r3, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4b32      	ldr	r3, [pc, #200]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8007a20:	095b      	lsrs	r3, r3, #5
 8007a22:	2164      	movs	r1, #100	; 0x64
 8007a24:	fb01 f303 	mul.w	r3, r1, r3
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	011b      	lsls	r3, r3, #4
 8007a2c:	3332      	adds	r3, #50	; 0x32
 8007a2e:	4a2d      	ldr	r2, [pc, #180]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007a30:	fba2 2303 	umull	r2, r3, r2, r3
 8007a34:	095b      	lsrs	r3, r3, #5
 8007a36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a3a:	4498      	add	r8, r3
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	469b      	mov	fp, r3
 8007a40:	f04f 0c00 	mov.w	ip, #0
 8007a44:	46d9      	mov	r9, fp
 8007a46:	46e2      	mov	sl, ip
 8007a48:	eb19 0309 	adds.w	r3, r9, r9
 8007a4c:	eb4a 040a 	adc.w	r4, sl, sl
 8007a50:	4699      	mov	r9, r3
 8007a52:	46a2      	mov	sl, r4
 8007a54:	eb19 090b 	adds.w	r9, r9, fp
 8007a58:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a5c:	f04f 0100 	mov.w	r1, #0
 8007a60:	f04f 0200 	mov.w	r2, #0
 8007a64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a70:	4689      	mov	r9, r1
 8007a72:	4692      	mov	sl, r2
 8007a74:	eb1b 0509 	adds.w	r5, fp, r9
 8007a78:	eb4c 060a 	adc.w	r6, ip, sl
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	4619      	mov	r1, r3
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	f04f 0300 	mov.w	r3, #0
 8007a8a:	f04f 0400 	mov.w	r4, #0
 8007a8e:	0094      	lsls	r4, r2, #2
 8007a90:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a94:	008b      	lsls	r3, r1, #2
 8007a96:	461a      	mov	r2, r3
 8007a98:	4623      	mov	r3, r4
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	4631      	mov	r1, r6
 8007a9e:	f7f9 f8f3 	bl	8000c88 <__aeabi_uldivmod>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	460c      	mov	r4, r1
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	4b0e      	ldr	r3, [pc, #56]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007aaa:	fba3 1302 	umull	r1, r3, r3, r2
 8007aae:	095b      	lsrs	r3, r3, #5
 8007ab0:	2164      	movs	r1, #100	; 0x64
 8007ab2:	fb01 f303 	mul.w	r3, r1, r3
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	011b      	lsls	r3, r3, #4
 8007aba:	3332      	adds	r3, #50	; 0x32
 8007abc:	4a09      	ldr	r2, [pc, #36]	; (8007ae4 <UART_SetConfig+0x6f4>)
 8007abe:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac2:	095b      	lsrs	r3, r3, #5
 8007ac4:	f003 020f 	and.w	r2, r3, #15
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4442      	add	r2, r8
 8007ace:	609a      	str	r2, [r3, #8]
}
 8007ad0:	e7ff      	b.n	8007ad2 <UART_SetConfig+0x6e2>
 8007ad2:	bf00      	nop
 8007ad4:	3714      	adds	r7, #20
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007adc:	40011000 	.word	0x40011000
 8007ae0:	40011400 	.word	0x40011400
 8007ae4:	51eb851f 	.word	0x51eb851f

08007ae8 <atof>:
 8007ae8:	2100      	movs	r1, #0
 8007aea:	f001 bcb9 	b.w	8009460 <strtod>
	...

08007af0 <__errno>:
 8007af0:	4b01      	ldr	r3, [pc, #4]	; (8007af8 <__errno+0x8>)
 8007af2:	6818      	ldr	r0, [r3, #0]
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	20000020 	.word	0x20000020

08007afc <__libc_init_array>:
 8007afc:	b570      	push	{r4, r5, r6, lr}
 8007afe:	4e0d      	ldr	r6, [pc, #52]	; (8007b34 <__libc_init_array+0x38>)
 8007b00:	4c0d      	ldr	r4, [pc, #52]	; (8007b38 <__libc_init_array+0x3c>)
 8007b02:	1ba4      	subs	r4, r4, r6
 8007b04:	10a4      	asrs	r4, r4, #2
 8007b06:	2500      	movs	r5, #0
 8007b08:	42a5      	cmp	r5, r4
 8007b0a:	d109      	bne.n	8007b20 <__libc_init_array+0x24>
 8007b0c:	4e0b      	ldr	r6, [pc, #44]	; (8007b3c <__libc_init_array+0x40>)
 8007b0e:	4c0c      	ldr	r4, [pc, #48]	; (8007b40 <__libc_init_array+0x44>)
 8007b10:	f003 fff8 	bl	800bb04 <_init>
 8007b14:	1ba4      	subs	r4, r4, r6
 8007b16:	10a4      	asrs	r4, r4, #2
 8007b18:	2500      	movs	r5, #0
 8007b1a:	42a5      	cmp	r5, r4
 8007b1c:	d105      	bne.n	8007b2a <__libc_init_array+0x2e>
 8007b1e:	bd70      	pop	{r4, r5, r6, pc}
 8007b20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b24:	4798      	blx	r3
 8007b26:	3501      	adds	r5, #1
 8007b28:	e7ee      	b.n	8007b08 <__libc_init_array+0xc>
 8007b2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b2e:	4798      	blx	r3
 8007b30:	3501      	adds	r5, #1
 8007b32:	e7f2      	b.n	8007b1a <__libc_init_array+0x1e>
 8007b34:	0800bf28 	.word	0x0800bf28
 8007b38:	0800bf28 	.word	0x0800bf28
 8007b3c:	0800bf28 	.word	0x0800bf28
 8007b40:	0800bf2c 	.word	0x0800bf2c

08007b44 <memset>:
 8007b44:	4402      	add	r2, r0
 8007b46:	4603      	mov	r3, r0
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d100      	bne.n	8007b4e <memset+0xa>
 8007b4c:	4770      	bx	lr
 8007b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b52:	e7f9      	b.n	8007b48 <memset+0x4>

08007b54 <__cvt>:
 8007b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b58:	ec55 4b10 	vmov	r4, r5, d0
 8007b5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007b5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007b62:	2d00      	cmp	r5, #0
 8007b64:	460e      	mov	r6, r1
 8007b66:	4691      	mov	r9, r2
 8007b68:	4619      	mov	r1, r3
 8007b6a:	bfb8      	it	lt
 8007b6c:	4622      	movlt	r2, r4
 8007b6e:	462b      	mov	r3, r5
 8007b70:	f027 0720 	bic.w	r7, r7, #32
 8007b74:	bfbb      	ittet	lt
 8007b76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b7a:	461d      	movlt	r5, r3
 8007b7c:	2300      	movge	r3, #0
 8007b7e:	232d      	movlt	r3, #45	; 0x2d
 8007b80:	bfb8      	it	lt
 8007b82:	4614      	movlt	r4, r2
 8007b84:	2f46      	cmp	r7, #70	; 0x46
 8007b86:	700b      	strb	r3, [r1, #0]
 8007b88:	d004      	beq.n	8007b94 <__cvt+0x40>
 8007b8a:	2f45      	cmp	r7, #69	; 0x45
 8007b8c:	d100      	bne.n	8007b90 <__cvt+0x3c>
 8007b8e:	3601      	adds	r6, #1
 8007b90:	2102      	movs	r1, #2
 8007b92:	e000      	b.n	8007b96 <__cvt+0x42>
 8007b94:	2103      	movs	r1, #3
 8007b96:	ab03      	add	r3, sp, #12
 8007b98:	9301      	str	r3, [sp, #4]
 8007b9a:	ab02      	add	r3, sp, #8
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	4632      	mov	r2, r6
 8007ba0:	4653      	mov	r3, sl
 8007ba2:	ec45 4b10 	vmov	d0, r4, r5
 8007ba6:	f001 fd8b 	bl	80096c0 <_dtoa_r>
 8007baa:	2f47      	cmp	r7, #71	; 0x47
 8007bac:	4680      	mov	r8, r0
 8007bae:	d102      	bne.n	8007bb6 <__cvt+0x62>
 8007bb0:	f019 0f01 	tst.w	r9, #1
 8007bb4:	d026      	beq.n	8007c04 <__cvt+0xb0>
 8007bb6:	2f46      	cmp	r7, #70	; 0x46
 8007bb8:	eb08 0906 	add.w	r9, r8, r6
 8007bbc:	d111      	bne.n	8007be2 <__cvt+0x8e>
 8007bbe:	f898 3000 	ldrb.w	r3, [r8]
 8007bc2:	2b30      	cmp	r3, #48	; 0x30
 8007bc4:	d10a      	bne.n	8007bdc <__cvt+0x88>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2300      	movs	r3, #0
 8007bca:	4620      	mov	r0, r4
 8007bcc:	4629      	mov	r1, r5
 8007bce:	f7f8 ff7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bd2:	b918      	cbnz	r0, 8007bdc <__cvt+0x88>
 8007bd4:	f1c6 0601 	rsb	r6, r6, #1
 8007bd8:	f8ca 6000 	str.w	r6, [sl]
 8007bdc:	f8da 3000 	ldr.w	r3, [sl]
 8007be0:	4499      	add	r9, r3
 8007be2:	2200      	movs	r2, #0
 8007be4:	2300      	movs	r3, #0
 8007be6:	4620      	mov	r0, r4
 8007be8:	4629      	mov	r1, r5
 8007bea:	f7f8 ff6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bee:	b938      	cbnz	r0, 8007c00 <__cvt+0xac>
 8007bf0:	2230      	movs	r2, #48	; 0x30
 8007bf2:	9b03      	ldr	r3, [sp, #12]
 8007bf4:	454b      	cmp	r3, r9
 8007bf6:	d205      	bcs.n	8007c04 <__cvt+0xb0>
 8007bf8:	1c59      	adds	r1, r3, #1
 8007bfa:	9103      	str	r1, [sp, #12]
 8007bfc:	701a      	strb	r2, [r3, #0]
 8007bfe:	e7f8      	b.n	8007bf2 <__cvt+0x9e>
 8007c00:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c04:	9b03      	ldr	r3, [sp, #12]
 8007c06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c08:	eba3 0308 	sub.w	r3, r3, r8
 8007c0c:	4640      	mov	r0, r8
 8007c0e:	6013      	str	r3, [r2, #0]
 8007c10:	b004      	add	sp, #16
 8007c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007c16 <__exponent>:
 8007c16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c18:	2900      	cmp	r1, #0
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	bfba      	itte	lt
 8007c1e:	4249      	neglt	r1, r1
 8007c20:	232d      	movlt	r3, #45	; 0x2d
 8007c22:	232b      	movge	r3, #43	; 0x2b
 8007c24:	2909      	cmp	r1, #9
 8007c26:	f804 2b02 	strb.w	r2, [r4], #2
 8007c2a:	7043      	strb	r3, [r0, #1]
 8007c2c:	dd20      	ble.n	8007c70 <__exponent+0x5a>
 8007c2e:	f10d 0307 	add.w	r3, sp, #7
 8007c32:	461f      	mov	r7, r3
 8007c34:	260a      	movs	r6, #10
 8007c36:	fb91 f5f6 	sdiv	r5, r1, r6
 8007c3a:	fb06 1115 	mls	r1, r6, r5, r1
 8007c3e:	3130      	adds	r1, #48	; 0x30
 8007c40:	2d09      	cmp	r5, #9
 8007c42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c46:	f103 32ff 	add.w	r2, r3, #4294967295
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	dc09      	bgt.n	8007c62 <__exponent+0x4c>
 8007c4e:	3130      	adds	r1, #48	; 0x30
 8007c50:	3b02      	subs	r3, #2
 8007c52:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007c56:	42bb      	cmp	r3, r7
 8007c58:	4622      	mov	r2, r4
 8007c5a:	d304      	bcc.n	8007c66 <__exponent+0x50>
 8007c5c:	1a10      	subs	r0, r2, r0
 8007c5e:	b003      	add	sp, #12
 8007c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c62:	4613      	mov	r3, r2
 8007c64:	e7e7      	b.n	8007c36 <__exponent+0x20>
 8007c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c6a:	f804 2b01 	strb.w	r2, [r4], #1
 8007c6e:	e7f2      	b.n	8007c56 <__exponent+0x40>
 8007c70:	2330      	movs	r3, #48	; 0x30
 8007c72:	4419      	add	r1, r3
 8007c74:	7083      	strb	r3, [r0, #2]
 8007c76:	1d02      	adds	r2, r0, #4
 8007c78:	70c1      	strb	r1, [r0, #3]
 8007c7a:	e7ef      	b.n	8007c5c <__exponent+0x46>

08007c7c <_printf_float>:
 8007c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c80:	b08d      	sub	sp, #52	; 0x34
 8007c82:	460c      	mov	r4, r1
 8007c84:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007c88:	4616      	mov	r6, r2
 8007c8a:	461f      	mov	r7, r3
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	f002 fdfb 	bl	800a888 <_localeconv_r>
 8007c92:	6803      	ldr	r3, [r0, #0]
 8007c94:	9304      	str	r3, [sp, #16]
 8007c96:	4618      	mov	r0, r3
 8007c98:	f7f8 fa9a 	bl	80001d0 <strlen>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	930a      	str	r3, [sp, #40]	; 0x28
 8007ca0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ca4:	9005      	str	r0, [sp, #20]
 8007ca6:	3307      	adds	r3, #7
 8007ca8:	f023 0307 	bic.w	r3, r3, #7
 8007cac:	f103 0208 	add.w	r2, r3, #8
 8007cb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007cb4:	f8d4 b000 	ldr.w	fp, [r4]
 8007cb8:	f8c8 2000 	str.w	r2, [r8]
 8007cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007cc4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007cc8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ccc:	9307      	str	r3, [sp, #28]
 8007cce:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd6:	4ba7      	ldr	r3, [pc, #668]	; (8007f74 <_printf_float+0x2f8>)
 8007cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cdc:	f7f8 ff26 	bl	8000b2c <__aeabi_dcmpun>
 8007ce0:	bb70      	cbnz	r0, 8007d40 <_printf_float+0xc4>
 8007ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce6:	4ba3      	ldr	r3, [pc, #652]	; (8007f74 <_printf_float+0x2f8>)
 8007ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cec:	f7f8 ff00 	bl	8000af0 <__aeabi_dcmple>
 8007cf0:	bb30      	cbnz	r0, 8007d40 <_printf_float+0xc4>
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	4640      	mov	r0, r8
 8007cf8:	4649      	mov	r1, r9
 8007cfa:	f7f8 feef 	bl	8000adc <__aeabi_dcmplt>
 8007cfe:	b110      	cbz	r0, 8007d06 <_printf_float+0x8a>
 8007d00:	232d      	movs	r3, #45	; 0x2d
 8007d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d06:	4a9c      	ldr	r2, [pc, #624]	; (8007f78 <_printf_float+0x2fc>)
 8007d08:	4b9c      	ldr	r3, [pc, #624]	; (8007f7c <_printf_float+0x300>)
 8007d0a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007d0e:	bf8c      	ite	hi
 8007d10:	4690      	movhi	r8, r2
 8007d12:	4698      	movls	r8, r3
 8007d14:	2303      	movs	r3, #3
 8007d16:	f02b 0204 	bic.w	r2, fp, #4
 8007d1a:	6123      	str	r3, [r4, #16]
 8007d1c:	6022      	str	r2, [r4, #0]
 8007d1e:	f04f 0900 	mov.w	r9, #0
 8007d22:	9700      	str	r7, [sp, #0]
 8007d24:	4633      	mov	r3, r6
 8007d26:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d28:	4621      	mov	r1, r4
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	f000 f9e6 	bl	80080fc <_printf_common>
 8007d30:	3001      	adds	r0, #1
 8007d32:	f040 808d 	bne.w	8007e50 <_printf_float+0x1d4>
 8007d36:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3a:	b00d      	add	sp, #52	; 0x34
 8007d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d40:	4642      	mov	r2, r8
 8007d42:	464b      	mov	r3, r9
 8007d44:	4640      	mov	r0, r8
 8007d46:	4649      	mov	r1, r9
 8007d48:	f7f8 fef0 	bl	8000b2c <__aeabi_dcmpun>
 8007d4c:	b110      	cbz	r0, 8007d54 <_printf_float+0xd8>
 8007d4e:	4a8c      	ldr	r2, [pc, #560]	; (8007f80 <_printf_float+0x304>)
 8007d50:	4b8c      	ldr	r3, [pc, #560]	; (8007f84 <_printf_float+0x308>)
 8007d52:	e7da      	b.n	8007d0a <_printf_float+0x8e>
 8007d54:	6861      	ldr	r1, [r4, #4]
 8007d56:	1c4b      	adds	r3, r1, #1
 8007d58:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007d5c:	a80a      	add	r0, sp, #40	; 0x28
 8007d5e:	d13e      	bne.n	8007dde <_printf_float+0x162>
 8007d60:	2306      	movs	r3, #6
 8007d62:	6063      	str	r3, [r4, #4]
 8007d64:	2300      	movs	r3, #0
 8007d66:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007d6a:	ab09      	add	r3, sp, #36	; 0x24
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	ec49 8b10 	vmov	d0, r8, r9
 8007d72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007d76:	6022      	str	r2, [r4, #0]
 8007d78:	f8cd a004 	str.w	sl, [sp, #4]
 8007d7c:	6861      	ldr	r1, [r4, #4]
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f7ff fee8 	bl	8007b54 <__cvt>
 8007d84:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007d88:	2b47      	cmp	r3, #71	; 0x47
 8007d8a:	4680      	mov	r8, r0
 8007d8c:	d109      	bne.n	8007da2 <_printf_float+0x126>
 8007d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d90:	1cd8      	adds	r0, r3, #3
 8007d92:	db02      	blt.n	8007d9a <_printf_float+0x11e>
 8007d94:	6862      	ldr	r2, [r4, #4]
 8007d96:	4293      	cmp	r3, r2
 8007d98:	dd47      	ble.n	8007e2a <_printf_float+0x1ae>
 8007d9a:	f1aa 0a02 	sub.w	sl, sl, #2
 8007d9e:	fa5f fa8a 	uxtb.w	sl, sl
 8007da2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007da6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007da8:	d824      	bhi.n	8007df4 <_printf_float+0x178>
 8007daa:	3901      	subs	r1, #1
 8007dac:	4652      	mov	r2, sl
 8007dae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007db2:	9109      	str	r1, [sp, #36]	; 0x24
 8007db4:	f7ff ff2f 	bl	8007c16 <__exponent>
 8007db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dba:	1813      	adds	r3, r2, r0
 8007dbc:	2a01      	cmp	r2, #1
 8007dbe:	4681      	mov	r9, r0
 8007dc0:	6123      	str	r3, [r4, #16]
 8007dc2:	dc02      	bgt.n	8007dca <_printf_float+0x14e>
 8007dc4:	6822      	ldr	r2, [r4, #0]
 8007dc6:	07d1      	lsls	r1, r2, #31
 8007dc8:	d501      	bpl.n	8007dce <_printf_float+0x152>
 8007dca:	3301      	adds	r3, #1
 8007dcc:	6123      	str	r3, [r4, #16]
 8007dce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0a5      	beq.n	8007d22 <_printf_float+0xa6>
 8007dd6:	232d      	movs	r3, #45	; 0x2d
 8007dd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ddc:	e7a1      	b.n	8007d22 <_printf_float+0xa6>
 8007dde:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007de2:	f000 8177 	beq.w	80080d4 <_printf_float+0x458>
 8007de6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007dea:	d1bb      	bne.n	8007d64 <_printf_float+0xe8>
 8007dec:	2900      	cmp	r1, #0
 8007dee:	d1b9      	bne.n	8007d64 <_printf_float+0xe8>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e7b6      	b.n	8007d62 <_printf_float+0xe6>
 8007df4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007df8:	d119      	bne.n	8007e2e <_printf_float+0x1b2>
 8007dfa:	2900      	cmp	r1, #0
 8007dfc:	6863      	ldr	r3, [r4, #4]
 8007dfe:	dd0c      	ble.n	8007e1a <_printf_float+0x19e>
 8007e00:	6121      	str	r1, [r4, #16]
 8007e02:	b913      	cbnz	r3, 8007e0a <_printf_float+0x18e>
 8007e04:	6822      	ldr	r2, [r4, #0]
 8007e06:	07d2      	lsls	r2, r2, #31
 8007e08:	d502      	bpl.n	8007e10 <_printf_float+0x194>
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	440b      	add	r3, r1
 8007e0e:	6123      	str	r3, [r4, #16]
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	65a3      	str	r3, [r4, #88]	; 0x58
 8007e14:	f04f 0900 	mov.w	r9, #0
 8007e18:	e7d9      	b.n	8007dce <_printf_float+0x152>
 8007e1a:	b913      	cbnz	r3, 8007e22 <_printf_float+0x1a6>
 8007e1c:	6822      	ldr	r2, [r4, #0]
 8007e1e:	07d0      	lsls	r0, r2, #31
 8007e20:	d501      	bpl.n	8007e26 <_printf_float+0x1aa>
 8007e22:	3302      	adds	r3, #2
 8007e24:	e7f3      	b.n	8007e0e <_printf_float+0x192>
 8007e26:	2301      	movs	r3, #1
 8007e28:	e7f1      	b.n	8007e0e <_printf_float+0x192>
 8007e2a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007e2e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007e32:	4293      	cmp	r3, r2
 8007e34:	db05      	blt.n	8007e42 <_printf_float+0x1c6>
 8007e36:	6822      	ldr	r2, [r4, #0]
 8007e38:	6123      	str	r3, [r4, #16]
 8007e3a:	07d1      	lsls	r1, r2, #31
 8007e3c:	d5e8      	bpl.n	8007e10 <_printf_float+0x194>
 8007e3e:	3301      	adds	r3, #1
 8007e40:	e7e5      	b.n	8007e0e <_printf_float+0x192>
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	bfd4      	ite	le
 8007e46:	f1c3 0302 	rsble	r3, r3, #2
 8007e4a:	2301      	movgt	r3, #1
 8007e4c:	4413      	add	r3, r2
 8007e4e:	e7de      	b.n	8007e0e <_printf_float+0x192>
 8007e50:	6823      	ldr	r3, [r4, #0]
 8007e52:	055a      	lsls	r2, r3, #21
 8007e54:	d407      	bmi.n	8007e66 <_printf_float+0x1ea>
 8007e56:	6923      	ldr	r3, [r4, #16]
 8007e58:	4642      	mov	r2, r8
 8007e5a:	4631      	mov	r1, r6
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	47b8      	blx	r7
 8007e60:	3001      	adds	r0, #1
 8007e62:	d12b      	bne.n	8007ebc <_printf_float+0x240>
 8007e64:	e767      	b.n	8007d36 <_printf_float+0xba>
 8007e66:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007e6a:	f240 80dc 	bls.w	8008026 <_printf_float+0x3aa>
 8007e6e:	2200      	movs	r2, #0
 8007e70:	2300      	movs	r3, #0
 8007e72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e76:	f7f8 fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	d033      	beq.n	8007ee6 <_printf_float+0x26a>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	4a41      	ldr	r2, [pc, #260]	; (8007f88 <_printf_float+0x30c>)
 8007e82:	4631      	mov	r1, r6
 8007e84:	4628      	mov	r0, r5
 8007e86:	47b8      	blx	r7
 8007e88:	3001      	adds	r0, #1
 8007e8a:	f43f af54 	beq.w	8007d36 <_printf_float+0xba>
 8007e8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e92:	429a      	cmp	r2, r3
 8007e94:	db02      	blt.n	8007e9c <_printf_float+0x220>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	07d8      	lsls	r0, r3, #31
 8007e9a:	d50f      	bpl.n	8007ebc <_printf_float+0x240>
 8007e9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	f43f af45 	beq.w	8007d36 <_printf_float+0xba>
 8007eac:	f04f 0800 	mov.w	r8, #0
 8007eb0:	f104 091a 	add.w	r9, r4, #26
 8007eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	4543      	cmp	r3, r8
 8007eba:	dc09      	bgt.n	8007ed0 <_printf_float+0x254>
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	079b      	lsls	r3, r3, #30
 8007ec0:	f100 8103 	bmi.w	80080ca <_printf_float+0x44e>
 8007ec4:	68e0      	ldr	r0, [r4, #12]
 8007ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ec8:	4298      	cmp	r0, r3
 8007eca:	bfb8      	it	lt
 8007ecc:	4618      	movlt	r0, r3
 8007ece:	e734      	b.n	8007d3a <_printf_float+0xbe>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	464a      	mov	r2, r9
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	47b8      	blx	r7
 8007eda:	3001      	adds	r0, #1
 8007edc:	f43f af2b 	beq.w	8007d36 <_printf_float+0xba>
 8007ee0:	f108 0801 	add.w	r8, r8, #1
 8007ee4:	e7e6      	b.n	8007eb4 <_printf_float+0x238>
 8007ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	dc2b      	bgt.n	8007f44 <_printf_float+0x2c8>
 8007eec:	2301      	movs	r3, #1
 8007eee:	4a26      	ldr	r2, [pc, #152]	; (8007f88 <_printf_float+0x30c>)
 8007ef0:	4631      	mov	r1, r6
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	47b8      	blx	r7
 8007ef6:	3001      	adds	r0, #1
 8007ef8:	f43f af1d 	beq.w	8007d36 <_printf_float+0xba>
 8007efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007efe:	b923      	cbnz	r3, 8007f0a <_printf_float+0x28e>
 8007f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f02:	b913      	cbnz	r3, 8007f0a <_printf_float+0x28e>
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	07d9      	lsls	r1, r3, #31
 8007f08:	d5d8      	bpl.n	8007ebc <_printf_float+0x240>
 8007f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f0e:	4631      	mov	r1, r6
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b8      	blx	r7
 8007f14:	3001      	adds	r0, #1
 8007f16:	f43f af0e 	beq.w	8007d36 <_printf_float+0xba>
 8007f1a:	f04f 0900 	mov.w	r9, #0
 8007f1e:	f104 0a1a 	add.w	sl, r4, #26
 8007f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f24:	425b      	negs	r3, r3
 8007f26:	454b      	cmp	r3, r9
 8007f28:	dc01      	bgt.n	8007f2e <_printf_float+0x2b2>
 8007f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f2c:	e794      	b.n	8007e58 <_printf_float+0x1dc>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	4652      	mov	r2, sl
 8007f32:	4631      	mov	r1, r6
 8007f34:	4628      	mov	r0, r5
 8007f36:	47b8      	blx	r7
 8007f38:	3001      	adds	r0, #1
 8007f3a:	f43f aefc 	beq.w	8007d36 <_printf_float+0xba>
 8007f3e:	f109 0901 	add.w	r9, r9, #1
 8007f42:	e7ee      	b.n	8007f22 <_printf_float+0x2a6>
 8007f44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	bfa8      	it	ge
 8007f4c:	461a      	movge	r2, r3
 8007f4e:	2a00      	cmp	r2, #0
 8007f50:	4691      	mov	r9, r2
 8007f52:	dd07      	ble.n	8007f64 <_printf_float+0x2e8>
 8007f54:	4613      	mov	r3, r2
 8007f56:	4631      	mov	r1, r6
 8007f58:	4642      	mov	r2, r8
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	47b8      	blx	r7
 8007f5e:	3001      	adds	r0, #1
 8007f60:	f43f aee9 	beq.w	8007d36 <_printf_float+0xba>
 8007f64:	f104 031a 	add.w	r3, r4, #26
 8007f68:	f04f 0b00 	mov.w	fp, #0
 8007f6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f70:	9306      	str	r3, [sp, #24]
 8007f72:	e015      	b.n	8007fa0 <_printf_float+0x324>
 8007f74:	7fefffff 	.word	0x7fefffff
 8007f78:	0800bc30 	.word	0x0800bc30
 8007f7c:	0800bc2c 	.word	0x0800bc2c
 8007f80:	0800bc38 	.word	0x0800bc38
 8007f84:	0800bc34 	.word	0x0800bc34
 8007f88:	0800bc3c 	.word	0x0800bc3c
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	9a06      	ldr	r2, [sp, #24]
 8007f90:	4631      	mov	r1, r6
 8007f92:	4628      	mov	r0, r5
 8007f94:	47b8      	blx	r7
 8007f96:	3001      	adds	r0, #1
 8007f98:	f43f aecd 	beq.w	8007d36 <_printf_float+0xba>
 8007f9c:	f10b 0b01 	add.w	fp, fp, #1
 8007fa0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007fa4:	ebaa 0309 	sub.w	r3, sl, r9
 8007fa8:	455b      	cmp	r3, fp
 8007faa:	dcef      	bgt.n	8007f8c <_printf_float+0x310>
 8007fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	44d0      	add	r8, sl
 8007fb4:	db15      	blt.n	8007fe2 <_printf_float+0x366>
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	07da      	lsls	r2, r3, #31
 8007fba:	d412      	bmi.n	8007fe2 <_printf_float+0x366>
 8007fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fc0:	eba3 020a 	sub.w	r2, r3, sl
 8007fc4:	eba3 0a01 	sub.w	sl, r3, r1
 8007fc8:	4592      	cmp	sl, r2
 8007fca:	bfa8      	it	ge
 8007fcc:	4692      	movge	sl, r2
 8007fce:	f1ba 0f00 	cmp.w	sl, #0
 8007fd2:	dc0e      	bgt.n	8007ff2 <_printf_float+0x376>
 8007fd4:	f04f 0800 	mov.w	r8, #0
 8007fd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fdc:	f104 091a 	add.w	r9, r4, #26
 8007fe0:	e019      	b.n	8008016 <_printf_float+0x39a>
 8007fe2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	4628      	mov	r0, r5
 8007fea:	47b8      	blx	r7
 8007fec:	3001      	adds	r0, #1
 8007fee:	d1e5      	bne.n	8007fbc <_printf_float+0x340>
 8007ff0:	e6a1      	b.n	8007d36 <_printf_float+0xba>
 8007ff2:	4653      	mov	r3, sl
 8007ff4:	4642      	mov	r2, r8
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	47b8      	blx	r7
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	d1e9      	bne.n	8007fd4 <_printf_float+0x358>
 8008000:	e699      	b.n	8007d36 <_printf_float+0xba>
 8008002:	2301      	movs	r3, #1
 8008004:	464a      	mov	r2, r9
 8008006:	4631      	mov	r1, r6
 8008008:	4628      	mov	r0, r5
 800800a:	47b8      	blx	r7
 800800c:	3001      	adds	r0, #1
 800800e:	f43f ae92 	beq.w	8007d36 <_printf_float+0xba>
 8008012:	f108 0801 	add.w	r8, r8, #1
 8008016:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800801a:	1a9b      	subs	r3, r3, r2
 800801c:	eba3 030a 	sub.w	r3, r3, sl
 8008020:	4543      	cmp	r3, r8
 8008022:	dcee      	bgt.n	8008002 <_printf_float+0x386>
 8008024:	e74a      	b.n	8007ebc <_printf_float+0x240>
 8008026:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008028:	2a01      	cmp	r2, #1
 800802a:	dc01      	bgt.n	8008030 <_printf_float+0x3b4>
 800802c:	07db      	lsls	r3, r3, #31
 800802e:	d53a      	bpl.n	80080a6 <_printf_float+0x42a>
 8008030:	2301      	movs	r3, #1
 8008032:	4642      	mov	r2, r8
 8008034:	4631      	mov	r1, r6
 8008036:	4628      	mov	r0, r5
 8008038:	47b8      	blx	r7
 800803a:	3001      	adds	r0, #1
 800803c:	f43f ae7b 	beq.w	8007d36 <_printf_float+0xba>
 8008040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008044:	4631      	mov	r1, r6
 8008046:	4628      	mov	r0, r5
 8008048:	47b8      	blx	r7
 800804a:	3001      	adds	r0, #1
 800804c:	f108 0801 	add.w	r8, r8, #1
 8008050:	f43f ae71 	beq.w	8007d36 <_printf_float+0xba>
 8008054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008056:	2200      	movs	r2, #0
 8008058:	f103 3aff 	add.w	sl, r3, #4294967295
 800805c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008060:	2300      	movs	r3, #0
 8008062:	f7f8 fd31 	bl	8000ac8 <__aeabi_dcmpeq>
 8008066:	b9c8      	cbnz	r0, 800809c <_printf_float+0x420>
 8008068:	4653      	mov	r3, sl
 800806a:	4642      	mov	r2, r8
 800806c:	4631      	mov	r1, r6
 800806e:	4628      	mov	r0, r5
 8008070:	47b8      	blx	r7
 8008072:	3001      	adds	r0, #1
 8008074:	d10e      	bne.n	8008094 <_printf_float+0x418>
 8008076:	e65e      	b.n	8007d36 <_printf_float+0xba>
 8008078:	2301      	movs	r3, #1
 800807a:	4652      	mov	r2, sl
 800807c:	4631      	mov	r1, r6
 800807e:	4628      	mov	r0, r5
 8008080:	47b8      	blx	r7
 8008082:	3001      	adds	r0, #1
 8008084:	f43f ae57 	beq.w	8007d36 <_printf_float+0xba>
 8008088:	f108 0801 	add.w	r8, r8, #1
 800808c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800808e:	3b01      	subs	r3, #1
 8008090:	4543      	cmp	r3, r8
 8008092:	dcf1      	bgt.n	8008078 <_printf_float+0x3fc>
 8008094:	464b      	mov	r3, r9
 8008096:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800809a:	e6de      	b.n	8007e5a <_printf_float+0x1de>
 800809c:	f04f 0800 	mov.w	r8, #0
 80080a0:	f104 0a1a 	add.w	sl, r4, #26
 80080a4:	e7f2      	b.n	800808c <_printf_float+0x410>
 80080a6:	2301      	movs	r3, #1
 80080a8:	e7df      	b.n	800806a <_printf_float+0x3ee>
 80080aa:	2301      	movs	r3, #1
 80080ac:	464a      	mov	r2, r9
 80080ae:	4631      	mov	r1, r6
 80080b0:	4628      	mov	r0, r5
 80080b2:	47b8      	blx	r7
 80080b4:	3001      	adds	r0, #1
 80080b6:	f43f ae3e 	beq.w	8007d36 <_printf_float+0xba>
 80080ba:	f108 0801 	add.w	r8, r8, #1
 80080be:	68e3      	ldr	r3, [r4, #12]
 80080c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080c2:	1a9b      	subs	r3, r3, r2
 80080c4:	4543      	cmp	r3, r8
 80080c6:	dcf0      	bgt.n	80080aa <_printf_float+0x42e>
 80080c8:	e6fc      	b.n	8007ec4 <_printf_float+0x248>
 80080ca:	f04f 0800 	mov.w	r8, #0
 80080ce:	f104 0919 	add.w	r9, r4, #25
 80080d2:	e7f4      	b.n	80080be <_printf_float+0x442>
 80080d4:	2900      	cmp	r1, #0
 80080d6:	f43f ae8b 	beq.w	8007df0 <_printf_float+0x174>
 80080da:	2300      	movs	r3, #0
 80080dc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80080e0:	ab09      	add	r3, sp, #36	; 0x24
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	ec49 8b10 	vmov	d0, r8, r9
 80080e8:	6022      	str	r2, [r4, #0]
 80080ea:	f8cd a004 	str.w	sl, [sp, #4]
 80080ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80080f2:	4628      	mov	r0, r5
 80080f4:	f7ff fd2e 	bl	8007b54 <__cvt>
 80080f8:	4680      	mov	r8, r0
 80080fa:	e648      	b.n	8007d8e <_printf_float+0x112>

080080fc <_printf_common>:
 80080fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008100:	4691      	mov	r9, r2
 8008102:	461f      	mov	r7, r3
 8008104:	688a      	ldr	r2, [r1, #8]
 8008106:	690b      	ldr	r3, [r1, #16]
 8008108:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800810c:	4293      	cmp	r3, r2
 800810e:	bfb8      	it	lt
 8008110:	4613      	movlt	r3, r2
 8008112:	f8c9 3000 	str.w	r3, [r9]
 8008116:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800811a:	4606      	mov	r6, r0
 800811c:	460c      	mov	r4, r1
 800811e:	b112      	cbz	r2, 8008126 <_printf_common+0x2a>
 8008120:	3301      	adds	r3, #1
 8008122:	f8c9 3000 	str.w	r3, [r9]
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	0699      	lsls	r1, r3, #26
 800812a:	bf42      	ittt	mi
 800812c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008130:	3302      	addmi	r3, #2
 8008132:	f8c9 3000 	strmi.w	r3, [r9]
 8008136:	6825      	ldr	r5, [r4, #0]
 8008138:	f015 0506 	ands.w	r5, r5, #6
 800813c:	d107      	bne.n	800814e <_printf_common+0x52>
 800813e:	f104 0a19 	add.w	sl, r4, #25
 8008142:	68e3      	ldr	r3, [r4, #12]
 8008144:	f8d9 2000 	ldr.w	r2, [r9]
 8008148:	1a9b      	subs	r3, r3, r2
 800814a:	42ab      	cmp	r3, r5
 800814c:	dc28      	bgt.n	80081a0 <_printf_common+0xa4>
 800814e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008152:	6822      	ldr	r2, [r4, #0]
 8008154:	3300      	adds	r3, #0
 8008156:	bf18      	it	ne
 8008158:	2301      	movne	r3, #1
 800815a:	0692      	lsls	r2, r2, #26
 800815c:	d42d      	bmi.n	80081ba <_printf_common+0xbe>
 800815e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008162:	4639      	mov	r1, r7
 8008164:	4630      	mov	r0, r6
 8008166:	47c0      	blx	r8
 8008168:	3001      	adds	r0, #1
 800816a:	d020      	beq.n	80081ae <_printf_common+0xb2>
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	68e5      	ldr	r5, [r4, #12]
 8008170:	f8d9 2000 	ldr.w	r2, [r9]
 8008174:	f003 0306 	and.w	r3, r3, #6
 8008178:	2b04      	cmp	r3, #4
 800817a:	bf08      	it	eq
 800817c:	1aad      	subeq	r5, r5, r2
 800817e:	68a3      	ldr	r3, [r4, #8]
 8008180:	6922      	ldr	r2, [r4, #16]
 8008182:	bf0c      	ite	eq
 8008184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008188:	2500      	movne	r5, #0
 800818a:	4293      	cmp	r3, r2
 800818c:	bfc4      	itt	gt
 800818e:	1a9b      	subgt	r3, r3, r2
 8008190:	18ed      	addgt	r5, r5, r3
 8008192:	f04f 0900 	mov.w	r9, #0
 8008196:	341a      	adds	r4, #26
 8008198:	454d      	cmp	r5, r9
 800819a:	d11a      	bne.n	80081d2 <_printf_common+0xd6>
 800819c:	2000      	movs	r0, #0
 800819e:	e008      	b.n	80081b2 <_printf_common+0xb6>
 80081a0:	2301      	movs	r3, #1
 80081a2:	4652      	mov	r2, sl
 80081a4:	4639      	mov	r1, r7
 80081a6:	4630      	mov	r0, r6
 80081a8:	47c0      	blx	r8
 80081aa:	3001      	adds	r0, #1
 80081ac:	d103      	bne.n	80081b6 <_printf_common+0xba>
 80081ae:	f04f 30ff 	mov.w	r0, #4294967295
 80081b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081b6:	3501      	adds	r5, #1
 80081b8:	e7c3      	b.n	8008142 <_printf_common+0x46>
 80081ba:	18e1      	adds	r1, r4, r3
 80081bc:	1c5a      	adds	r2, r3, #1
 80081be:	2030      	movs	r0, #48	; 0x30
 80081c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081c4:	4422      	add	r2, r4
 80081c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081ce:	3302      	adds	r3, #2
 80081d0:	e7c5      	b.n	800815e <_printf_common+0x62>
 80081d2:	2301      	movs	r3, #1
 80081d4:	4622      	mov	r2, r4
 80081d6:	4639      	mov	r1, r7
 80081d8:	4630      	mov	r0, r6
 80081da:	47c0      	blx	r8
 80081dc:	3001      	adds	r0, #1
 80081de:	d0e6      	beq.n	80081ae <_printf_common+0xb2>
 80081e0:	f109 0901 	add.w	r9, r9, #1
 80081e4:	e7d8      	b.n	8008198 <_printf_common+0x9c>
	...

080081e8 <_printf_i>:
 80081e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80081f0:	460c      	mov	r4, r1
 80081f2:	7e09      	ldrb	r1, [r1, #24]
 80081f4:	b085      	sub	sp, #20
 80081f6:	296e      	cmp	r1, #110	; 0x6e
 80081f8:	4617      	mov	r7, r2
 80081fa:	4606      	mov	r6, r0
 80081fc:	4698      	mov	r8, r3
 80081fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008200:	f000 80b3 	beq.w	800836a <_printf_i+0x182>
 8008204:	d822      	bhi.n	800824c <_printf_i+0x64>
 8008206:	2963      	cmp	r1, #99	; 0x63
 8008208:	d036      	beq.n	8008278 <_printf_i+0x90>
 800820a:	d80a      	bhi.n	8008222 <_printf_i+0x3a>
 800820c:	2900      	cmp	r1, #0
 800820e:	f000 80b9 	beq.w	8008384 <_printf_i+0x19c>
 8008212:	2958      	cmp	r1, #88	; 0x58
 8008214:	f000 8083 	beq.w	800831e <_printf_i+0x136>
 8008218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800821c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008220:	e032      	b.n	8008288 <_printf_i+0xa0>
 8008222:	2964      	cmp	r1, #100	; 0x64
 8008224:	d001      	beq.n	800822a <_printf_i+0x42>
 8008226:	2969      	cmp	r1, #105	; 0x69
 8008228:	d1f6      	bne.n	8008218 <_printf_i+0x30>
 800822a:	6820      	ldr	r0, [r4, #0]
 800822c:	6813      	ldr	r3, [r2, #0]
 800822e:	0605      	lsls	r5, r0, #24
 8008230:	f103 0104 	add.w	r1, r3, #4
 8008234:	d52a      	bpl.n	800828c <_printf_i+0xa4>
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	6011      	str	r1, [r2, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	da03      	bge.n	8008246 <_printf_i+0x5e>
 800823e:	222d      	movs	r2, #45	; 0x2d
 8008240:	425b      	negs	r3, r3
 8008242:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008246:	486f      	ldr	r0, [pc, #444]	; (8008404 <_printf_i+0x21c>)
 8008248:	220a      	movs	r2, #10
 800824a:	e039      	b.n	80082c0 <_printf_i+0xd8>
 800824c:	2973      	cmp	r1, #115	; 0x73
 800824e:	f000 809d 	beq.w	800838c <_printf_i+0x1a4>
 8008252:	d808      	bhi.n	8008266 <_printf_i+0x7e>
 8008254:	296f      	cmp	r1, #111	; 0x6f
 8008256:	d020      	beq.n	800829a <_printf_i+0xb2>
 8008258:	2970      	cmp	r1, #112	; 0x70
 800825a:	d1dd      	bne.n	8008218 <_printf_i+0x30>
 800825c:	6823      	ldr	r3, [r4, #0]
 800825e:	f043 0320 	orr.w	r3, r3, #32
 8008262:	6023      	str	r3, [r4, #0]
 8008264:	e003      	b.n	800826e <_printf_i+0x86>
 8008266:	2975      	cmp	r1, #117	; 0x75
 8008268:	d017      	beq.n	800829a <_printf_i+0xb2>
 800826a:	2978      	cmp	r1, #120	; 0x78
 800826c:	d1d4      	bne.n	8008218 <_printf_i+0x30>
 800826e:	2378      	movs	r3, #120	; 0x78
 8008270:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008274:	4864      	ldr	r0, [pc, #400]	; (8008408 <_printf_i+0x220>)
 8008276:	e055      	b.n	8008324 <_printf_i+0x13c>
 8008278:	6813      	ldr	r3, [r2, #0]
 800827a:	1d19      	adds	r1, r3, #4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6011      	str	r1, [r2, #0]
 8008280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008288:	2301      	movs	r3, #1
 800828a:	e08c      	b.n	80083a6 <_printf_i+0x1be>
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6011      	str	r1, [r2, #0]
 8008290:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008294:	bf18      	it	ne
 8008296:	b21b      	sxthne	r3, r3
 8008298:	e7cf      	b.n	800823a <_printf_i+0x52>
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	6825      	ldr	r5, [r4, #0]
 800829e:	1d18      	adds	r0, r3, #4
 80082a0:	6010      	str	r0, [r2, #0]
 80082a2:	0628      	lsls	r0, r5, #24
 80082a4:	d501      	bpl.n	80082aa <_printf_i+0xc2>
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	e002      	b.n	80082b0 <_printf_i+0xc8>
 80082aa:	0668      	lsls	r0, r5, #25
 80082ac:	d5fb      	bpl.n	80082a6 <_printf_i+0xbe>
 80082ae:	881b      	ldrh	r3, [r3, #0]
 80082b0:	4854      	ldr	r0, [pc, #336]	; (8008404 <_printf_i+0x21c>)
 80082b2:	296f      	cmp	r1, #111	; 0x6f
 80082b4:	bf14      	ite	ne
 80082b6:	220a      	movne	r2, #10
 80082b8:	2208      	moveq	r2, #8
 80082ba:	2100      	movs	r1, #0
 80082bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082c0:	6865      	ldr	r5, [r4, #4]
 80082c2:	60a5      	str	r5, [r4, #8]
 80082c4:	2d00      	cmp	r5, #0
 80082c6:	f2c0 8095 	blt.w	80083f4 <_printf_i+0x20c>
 80082ca:	6821      	ldr	r1, [r4, #0]
 80082cc:	f021 0104 	bic.w	r1, r1, #4
 80082d0:	6021      	str	r1, [r4, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d13d      	bne.n	8008352 <_printf_i+0x16a>
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	f040 808e 	bne.w	80083f8 <_printf_i+0x210>
 80082dc:	4665      	mov	r5, ip
 80082de:	2a08      	cmp	r2, #8
 80082e0:	d10b      	bne.n	80082fa <_printf_i+0x112>
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	07db      	lsls	r3, r3, #31
 80082e6:	d508      	bpl.n	80082fa <_printf_i+0x112>
 80082e8:	6923      	ldr	r3, [r4, #16]
 80082ea:	6862      	ldr	r2, [r4, #4]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	bfde      	ittt	le
 80082f0:	2330      	movle	r3, #48	; 0x30
 80082f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80082fa:	ebac 0305 	sub.w	r3, ip, r5
 80082fe:	6123      	str	r3, [r4, #16]
 8008300:	f8cd 8000 	str.w	r8, [sp]
 8008304:	463b      	mov	r3, r7
 8008306:	aa03      	add	r2, sp, #12
 8008308:	4621      	mov	r1, r4
 800830a:	4630      	mov	r0, r6
 800830c:	f7ff fef6 	bl	80080fc <_printf_common>
 8008310:	3001      	adds	r0, #1
 8008312:	d14d      	bne.n	80083b0 <_printf_i+0x1c8>
 8008314:	f04f 30ff 	mov.w	r0, #4294967295
 8008318:	b005      	add	sp, #20
 800831a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800831e:	4839      	ldr	r0, [pc, #228]	; (8008404 <_printf_i+0x21c>)
 8008320:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008324:	6813      	ldr	r3, [r2, #0]
 8008326:	6821      	ldr	r1, [r4, #0]
 8008328:	1d1d      	adds	r5, r3, #4
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	6015      	str	r5, [r2, #0]
 800832e:	060a      	lsls	r2, r1, #24
 8008330:	d50b      	bpl.n	800834a <_printf_i+0x162>
 8008332:	07ca      	lsls	r2, r1, #31
 8008334:	bf44      	itt	mi
 8008336:	f041 0120 	orrmi.w	r1, r1, #32
 800833a:	6021      	strmi	r1, [r4, #0]
 800833c:	b91b      	cbnz	r3, 8008346 <_printf_i+0x15e>
 800833e:	6822      	ldr	r2, [r4, #0]
 8008340:	f022 0220 	bic.w	r2, r2, #32
 8008344:	6022      	str	r2, [r4, #0]
 8008346:	2210      	movs	r2, #16
 8008348:	e7b7      	b.n	80082ba <_printf_i+0xd2>
 800834a:	064d      	lsls	r5, r1, #25
 800834c:	bf48      	it	mi
 800834e:	b29b      	uxthmi	r3, r3
 8008350:	e7ef      	b.n	8008332 <_printf_i+0x14a>
 8008352:	4665      	mov	r5, ip
 8008354:	fbb3 f1f2 	udiv	r1, r3, r2
 8008358:	fb02 3311 	mls	r3, r2, r1, r3
 800835c:	5cc3      	ldrb	r3, [r0, r3]
 800835e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008362:	460b      	mov	r3, r1
 8008364:	2900      	cmp	r1, #0
 8008366:	d1f5      	bne.n	8008354 <_printf_i+0x16c>
 8008368:	e7b9      	b.n	80082de <_printf_i+0xf6>
 800836a:	6813      	ldr	r3, [r2, #0]
 800836c:	6825      	ldr	r5, [r4, #0]
 800836e:	6961      	ldr	r1, [r4, #20]
 8008370:	1d18      	adds	r0, r3, #4
 8008372:	6010      	str	r0, [r2, #0]
 8008374:	0628      	lsls	r0, r5, #24
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	d501      	bpl.n	800837e <_printf_i+0x196>
 800837a:	6019      	str	r1, [r3, #0]
 800837c:	e002      	b.n	8008384 <_printf_i+0x19c>
 800837e:	066a      	lsls	r2, r5, #25
 8008380:	d5fb      	bpl.n	800837a <_printf_i+0x192>
 8008382:	8019      	strh	r1, [r3, #0]
 8008384:	2300      	movs	r3, #0
 8008386:	6123      	str	r3, [r4, #16]
 8008388:	4665      	mov	r5, ip
 800838a:	e7b9      	b.n	8008300 <_printf_i+0x118>
 800838c:	6813      	ldr	r3, [r2, #0]
 800838e:	1d19      	adds	r1, r3, #4
 8008390:	6011      	str	r1, [r2, #0]
 8008392:	681d      	ldr	r5, [r3, #0]
 8008394:	6862      	ldr	r2, [r4, #4]
 8008396:	2100      	movs	r1, #0
 8008398:	4628      	mov	r0, r5
 800839a:	f7f7 ff21 	bl	80001e0 <memchr>
 800839e:	b108      	cbz	r0, 80083a4 <_printf_i+0x1bc>
 80083a0:	1b40      	subs	r0, r0, r5
 80083a2:	6060      	str	r0, [r4, #4]
 80083a4:	6863      	ldr	r3, [r4, #4]
 80083a6:	6123      	str	r3, [r4, #16]
 80083a8:	2300      	movs	r3, #0
 80083aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083ae:	e7a7      	b.n	8008300 <_printf_i+0x118>
 80083b0:	6923      	ldr	r3, [r4, #16]
 80083b2:	462a      	mov	r2, r5
 80083b4:	4639      	mov	r1, r7
 80083b6:	4630      	mov	r0, r6
 80083b8:	47c0      	blx	r8
 80083ba:	3001      	adds	r0, #1
 80083bc:	d0aa      	beq.n	8008314 <_printf_i+0x12c>
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	079b      	lsls	r3, r3, #30
 80083c2:	d413      	bmi.n	80083ec <_printf_i+0x204>
 80083c4:	68e0      	ldr	r0, [r4, #12]
 80083c6:	9b03      	ldr	r3, [sp, #12]
 80083c8:	4298      	cmp	r0, r3
 80083ca:	bfb8      	it	lt
 80083cc:	4618      	movlt	r0, r3
 80083ce:	e7a3      	b.n	8008318 <_printf_i+0x130>
 80083d0:	2301      	movs	r3, #1
 80083d2:	464a      	mov	r2, r9
 80083d4:	4639      	mov	r1, r7
 80083d6:	4630      	mov	r0, r6
 80083d8:	47c0      	blx	r8
 80083da:	3001      	adds	r0, #1
 80083dc:	d09a      	beq.n	8008314 <_printf_i+0x12c>
 80083de:	3501      	adds	r5, #1
 80083e0:	68e3      	ldr	r3, [r4, #12]
 80083e2:	9a03      	ldr	r2, [sp, #12]
 80083e4:	1a9b      	subs	r3, r3, r2
 80083e6:	42ab      	cmp	r3, r5
 80083e8:	dcf2      	bgt.n	80083d0 <_printf_i+0x1e8>
 80083ea:	e7eb      	b.n	80083c4 <_printf_i+0x1dc>
 80083ec:	2500      	movs	r5, #0
 80083ee:	f104 0919 	add.w	r9, r4, #25
 80083f2:	e7f5      	b.n	80083e0 <_printf_i+0x1f8>
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1ac      	bne.n	8008352 <_printf_i+0x16a>
 80083f8:	7803      	ldrb	r3, [r0, #0]
 80083fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008402:	e76c      	b.n	80082de <_printf_i+0xf6>
 8008404:	0800bc3e 	.word	0x0800bc3e
 8008408:	0800bc4f 	.word	0x0800bc4f

0800840c <_scanf_float>:
 800840c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008410:	469a      	mov	sl, r3
 8008412:	688b      	ldr	r3, [r1, #8]
 8008414:	4616      	mov	r6, r2
 8008416:	1e5a      	subs	r2, r3, #1
 8008418:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800841c:	b087      	sub	sp, #28
 800841e:	bf83      	ittte	hi
 8008420:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8008424:	189b      	addhi	r3, r3, r2
 8008426:	9301      	strhi	r3, [sp, #4]
 8008428:	2300      	movls	r3, #0
 800842a:	bf86      	itte	hi
 800842c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008430:	608b      	strhi	r3, [r1, #8]
 8008432:	9301      	strls	r3, [sp, #4]
 8008434:	680b      	ldr	r3, [r1, #0]
 8008436:	4688      	mov	r8, r1
 8008438:	f04f 0b00 	mov.w	fp, #0
 800843c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008440:	f848 3b1c 	str.w	r3, [r8], #28
 8008444:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8008448:	4607      	mov	r7, r0
 800844a:	460c      	mov	r4, r1
 800844c:	4645      	mov	r5, r8
 800844e:	465a      	mov	r2, fp
 8008450:	46d9      	mov	r9, fp
 8008452:	f8cd b008 	str.w	fp, [sp, #8]
 8008456:	68a1      	ldr	r1, [r4, #8]
 8008458:	b181      	cbz	r1, 800847c <_scanf_float+0x70>
 800845a:	6833      	ldr	r3, [r6, #0]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	2b49      	cmp	r3, #73	; 0x49
 8008460:	d071      	beq.n	8008546 <_scanf_float+0x13a>
 8008462:	d84d      	bhi.n	8008500 <_scanf_float+0xf4>
 8008464:	2b39      	cmp	r3, #57	; 0x39
 8008466:	d840      	bhi.n	80084ea <_scanf_float+0xde>
 8008468:	2b31      	cmp	r3, #49	; 0x31
 800846a:	f080 8088 	bcs.w	800857e <_scanf_float+0x172>
 800846e:	2b2d      	cmp	r3, #45	; 0x2d
 8008470:	f000 8090 	beq.w	8008594 <_scanf_float+0x188>
 8008474:	d815      	bhi.n	80084a2 <_scanf_float+0x96>
 8008476:	2b2b      	cmp	r3, #43	; 0x2b
 8008478:	f000 808c 	beq.w	8008594 <_scanf_float+0x188>
 800847c:	f1b9 0f00 	cmp.w	r9, #0
 8008480:	d003      	beq.n	800848a <_scanf_float+0x7e>
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	3a01      	subs	r2, #1
 800848c:	2a01      	cmp	r2, #1
 800848e:	f200 80ea 	bhi.w	8008666 <_scanf_float+0x25a>
 8008492:	4545      	cmp	r5, r8
 8008494:	f200 80dc 	bhi.w	8008650 <_scanf_float+0x244>
 8008498:	2601      	movs	r6, #1
 800849a:	4630      	mov	r0, r6
 800849c:	b007      	add	sp, #28
 800849e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a2:	2b2e      	cmp	r3, #46	; 0x2e
 80084a4:	f000 809f 	beq.w	80085e6 <_scanf_float+0x1da>
 80084a8:	2b30      	cmp	r3, #48	; 0x30
 80084aa:	d1e7      	bne.n	800847c <_scanf_float+0x70>
 80084ac:	6820      	ldr	r0, [r4, #0]
 80084ae:	f410 7f80 	tst.w	r0, #256	; 0x100
 80084b2:	d064      	beq.n	800857e <_scanf_float+0x172>
 80084b4:	9b01      	ldr	r3, [sp, #4]
 80084b6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80084ba:	6020      	str	r0, [r4, #0]
 80084bc:	f109 0901 	add.w	r9, r9, #1
 80084c0:	b11b      	cbz	r3, 80084ca <_scanf_float+0xbe>
 80084c2:	3b01      	subs	r3, #1
 80084c4:	3101      	adds	r1, #1
 80084c6:	9301      	str	r3, [sp, #4]
 80084c8:	60a1      	str	r1, [r4, #8]
 80084ca:	68a3      	ldr	r3, [r4, #8]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	60a3      	str	r3, [r4, #8]
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	3301      	adds	r3, #1
 80084d4:	6123      	str	r3, [r4, #16]
 80084d6:	6873      	ldr	r3, [r6, #4]
 80084d8:	3b01      	subs	r3, #1
 80084da:	2b00      	cmp	r3, #0
 80084dc:	6073      	str	r3, [r6, #4]
 80084de:	f340 80ac 	ble.w	800863a <_scanf_float+0x22e>
 80084e2:	6833      	ldr	r3, [r6, #0]
 80084e4:	3301      	adds	r3, #1
 80084e6:	6033      	str	r3, [r6, #0]
 80084e8:	e7b5      	b.n	8008456 <_scanf_float+0x4a>
 80084ea:	2b45      	cmp	r3, #69	; 0x45
 80084ec:	f000 8085 	beq.w	80085fa <_scanf_float+0x1ee>
 80084f0:	2b46      	cmp	r3, #70	; 0x46
 80084f2:	d06a      	beq.n	80085ca <_scanf_float+0x1be>
 80084f4:	2b41      	cmp	r3, #65	; 0x41
 80084f6:	d1c1      	bne.n	800847c <_scanf_float+0x70>
 80084f8:	2a01      	cmp	r2, #1
 80084fa:	d1bf      	bne.n	800847c <_scanf_float+0x70>
 80084fc:	2202      	movs	r2, #2
 80084fe:	e046      	b.n	800858e <_scanf_float+0x182>
 8008500:	2b65      	cmp	r3, #101	; 0x65
 8008502:	d07a      	beq.n	80085fa <_scanf_float+0x1ee>
 8008504:	d818      	bhi.n	8008538 <_scanf_float+0x12c>
 8008506:	2b54      	cmp	r3, #84	; 0x54
 8008508:	d066      	beq.n	80085d8 <_scanf_float+0x1cc>
 800850a:	d811      	bhi.n	8008530 <_scanf_float+0x124>
 800850c:	2b4e      	cmp	r3, #78	; 0x4e
 800850e:	d1b5      	bne.n	800847c <_scanf_float+0x70>
 8008510:	2a00      	cmp	r2, #0
 8008512:	d146      	bne.n	80085a2 <_scanf_float+0x196>
 8008514:	f1b9 0f00 	cmp.w	r9, #0
 8008518:	d145      	bne.n	80085a6 <_scanf_float+0x19a>
 800851a:	6821      	ldr	r1, [r4, #0]
 800851c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008520:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008524:	d13f      	bne.n	80085a6 <_scanf_float+0x19a>
 8008526:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800852a:	6021      	str	r1, [r4, #0]
 800852c:	2201      	movs	r2, #1
 800852e:	e02e      	b.n	800858e <_scanf_float+0x182>
 8008530:	2b59      	cmp	r3, #89	; 0x59
 8008532:	d01e      	beq.n	8008572 <_scanf_float+0x166>
 8008534:	2b61      	cmp	r3, #97	; 0x61
 8008536:	e7de      	b.n	80084f6 <_scanf_float+0xea>
 8008538:	2b6e      	cmp	r3, #110	; 0x6e
 800853a:	d0e9      	beq.n	8008510 <_scanf_float+0x104>
 800853c:	d815      	bhi.n	800856a <_scanf_float+0x15e>
 800853e:	2b66      	cmp	r3, #102	; 0x66
 8008540:	d043      	beq.n	80085ca <_scanf_float+0x1be>
 8008542:	2b69      	cmp	r3, #105	; 0x69
 8008544:	d19a      	bne.n	800847c <_scanf_float+0x70>
 8008546:	f1bb 0f00 	cmp.w	fp, #0
 800854a:	d138      	bne.n	80085be <_scanf_float+0x1b2>
 800854c:	f1b9 0f00 	cmp.w	r9, #0
 8008550:	d197      	bne.n	8008482 <_scanf_float+0x76>
 8008552:	6821      	ldr	r1, [r4, #0]
 8008554:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008558:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800855c:	d195      	bne.n	800848a <_scanf_float+0x7e>
 800855e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008562:	6021      	str	r1, [r4, #0]
 8008564:	f04f 0b01 	mov.w	fp, #1
 8008568:	e011      	b.n	800858e <_scanf_float+0x182>
 800856a:	2b74      	cmp	r3, #116	; 0x74
 800856c:	d034      	beq.n	80085d8 <_scanf_float+0x1cc>
 800856e:	2b79      	cmp	r3, #121	; 0x79
 8008570:	d184      	bne.n	800847c <_scanf_float+0x70>
 8008572:	f1bb 0f07 	cmp.w	fp, #7
 8008576:	d181      	bne.n	800847c <_scanf_float+0x70>
 8008578:	f04f 0b08 	mov.w	fp, #8
 800857c:	e007      	b.n	800858e <_scanf_float+0x182>
 800857e:	eb12 0f0b 	cmn.w	r2, fp
 8008582:	f47f af7b 	bne.w	800847c <_scanf_float+0x70>
 8008586:	6821      	ldr	r1, [r4, #0]
 8008588:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800858c:	6021      	str	r1, [r4, #0]
 800858e:	702b      	strb	r3, [r5, #0]
 8008590:	3501      	adds	r5, #1
 8008592:	e79a      	b.n	80084ca <_scanf_float+0xbe>
 8008594:	6821      	ldr	r1, [r4, #0]
 8008596:	0608      	lsls	r0, r1, #24
 8008598:	f57f af70 	bpl.w	800847c <_scanf_float+0x70>
 800859c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80085a0:	e7f4      	b.n	800858c <_scanf_float+0x180>
 80085a2:	2a02      	cmp	r2, #2
 80085a4:	d047      	beq.n	8008636 <_scanf_float+0x22a>
 80085a6:	f1bb 0f01 	cmp.w	fp, #1
 80085aa:	d003      	beq.n	80085b4 <_scanf_float+0x1a8>
 80085ac:	f1bb 0f04 	cmp.w	fp, #4
 80085b0:	f47f af64 	bne.w	800847c <_scanf_float+0x70>
 80085b4:	f10b 0b01 	add.w	fp, fp, #1
 80085b8:	fa5f fb8b 	uxtb.w	fp, fp
 80085bc:	e7e7      	b.n	800858e <_scanf_float+0x182>
 80085be:	f1bb 0f03 	cmp.w	fp, #3
 80085c2:	d0f7      	beq.n	80085b4 <_scanf_float+0x1a8>
 80085c4:	f1bb 0f05 	cmp.w	fp, #5
 80085c8:	e7f2      	b.n	80085b0 <_scanf_float+0x1a4>
 80085ca:	f1bb 0f02 	cmp.w	fp, #2
 80085ce:	f47f af55 	bne.w	800847c <_scanf_float+0x70>
 80085d2:	f04f 0b03 	mov.w	fp, #3
 80085d6:	e7da      	b.n	800858e <_scanf_float+0x182>
 80085d8:	f1bb 0f06 	cmp.w	fp, #6
 80085dc:	f47f af4e 	bne.w	800847c <_scanf_float+0x70>
 80085e0:	f04f 0b07 	mov.w	fp, #7
 80085e4:	e7d3      	b.n	800858e <_scanf_float+0x182>
 80085e6:	6821      	ldr	r1, [r4, #0]
 80085e8:	0588      	lsls	r0, r1, #22
 80085ea:	f57f af47 	bpl.w	800847c <_scanf_float+0x70>
 80085ee:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80085f2:	6021      	str	r1, [r4, #0]
 80085f4:	f8cd 9008 	str.w	r9, [sp, #8]
 80085f8:	e7c9      	b.n	800858e <_scanf_float+0x182>
 80085fa:	6821      	ldr	r1, [r4, #0]
 80085fc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8008600:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008604:	d006      	beq.n	8008614 <_scanf_float+0x208>
 8008606:	0548      	lsls	r0, r1, #21
 8008608:	f57f af38 	bpl.w	800847c <_scanf_float+0x70>
 800860c:	f1b9 0f00 	cmp.w	r9, #0
 8008610:	f43f af3b 	beq.w	800848a <_scanf_float+0x7e>
 8008614:	0588      	lsls	r0, r1, #22
 8008616:	bf58      	it	pl
 8008618:	9802      	ldrpl	r0, [sp, #8]
 800861a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800861e:	bf58      	it	pl
 8008620:	eba9 0000 	subpl.w	r0, r9, r0
 8008624:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8008628:	bf58      	it	pl
 800862a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800862e:	6021      	str	r1, [r4, #0]
 8008630:	f04f 0900 	mov.w	r9, #0
 8008634:	e7ab      	b.n	800858e <_scanf_float+0x182>
 8008636:	2203      	movs	r2, #3
 8008638:	e7a9      	b.n	800858e <_scanf_float+0x182>
 800863a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800863e:	9205      	str	r2, [sp, #20]
 8008640:	4631      	mov	r1, r6
 8008642:	4638      	mov	r0, r7
 8008644:	4798      	blx	r3
 8008646:	9a05      	ldr	r2, [sp, #20]
 8008648:	2800      	cmp	r0, #0
 800864a:	f43f af04 	beq.w	8008456 <_scanf_float+0x4a>
 800864e:	e715      	b.n	800847c <_scanf_float+0x70>
 8008650:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008654:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008658:	4632      	mov	r2, r6
 800865a:	4638      	mov	r0, r7
 800865c:	4798      	blx	r3
 800865e:	6923      	ldr	r3, [r4, #16]
 8008660:	3b01      	subs	r3, #1
 8008662:	6123      	str	r3, [r4, #16]
 8008664:	e715      	b.n	8008492 <_scanf_float+0x86>
 8008666:	f10b 33ff 	add.w	r3, fp, #4294967295
 800866a:	2b06      	cmp	r3, #6
 800866c:	d80a      	bhi.n	8008684 <_scanf_float+0x278>
 800866e:	f1bb 0f02 	cmp.w	fp, #2
 8008672:	d968      	bls.n	8008746 <_scanf_float+0x33a>
 8008674:	f1ab 0b03 	sub.w	fp, fp, #3
 8008678:	fa5f fb8b 	uxtb.w	fp, fp
 800867c:	eba5 0b0b 	sub.w	fp, r5, fp
 8008680:	455d      	cmp	r5, fp
 8008682:	d14b      	bne.n	800871c <_scanf_float+0x310>
 8008684:	6823      	ldr	r3, [r4, #0]
 8008686:	05da      	lsls	r2, r3, #23
 8008688:	d51f      	bpl.n	80086ca <_scanf_float+0x2be>
 800868a:	055b      	lsls	r3, r3, #21
 800868c:	d468      	bmi.n	8008760 <_scanf_float+0x354>
 800868e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008692:	6923      	ldr	r3, [r4, #16]
 8008694:	2965      	cmp	r1, #101	; 0x65
 8008696:	f103 33ff 	add.w	r3, r3, #4294967295
 800869a:	f105 3bff 	add.w	fp, r5, #4294967295
 800869e:	6123      	str	r3, [r4, #16]
 80086a0:	d00d      	beq.n	80086be <_scanf_float+0x2b2>
 80086a2:	2945      	cmp	r1, #69	; 0x45
 80086a4:	d00b      	beq.n	80086be <_scanf_float+0x2b2>
 80086a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086aa:	4632      	mov	r2, r6
 80086ac:	4638      	mov	r0, r7
 80086ae:	4798      	blx	r3
 80086b0:	6923      	ldr	r3, [r4, #16]
 80086b2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80086b6:	3b01      	subs	r3, #1
 80086b8:	f1a5 0b02 	sub.w	fp, r5, #2
 80086bc:	6123      	str	r3, [r4, #16]
 80086be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086c2:	4632      	mov	r2, r6
 80086c4:	4638      	mov	r0, r7
 80086c6:	4798      	blx	r3
 80086c8:	465d      	mov	r5, fp
 80086ca:	6826      	ldr	r6, [r4, #0]
 80086cc:	f016 0610 	ands.w	r6, r6, #16
 80086d0:	d17a      	bne.n	80087c8 <_scanf_float+0x3bc>
 80086d2:	702e      	strb	r6, [r5, #0]
 80086d4:	6823      	ldr	r3, [r4, #0]
 80086d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80086da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086de:	d142      	bne.n	8008766 <_scanf_float+0x35a>
 80086e0:	9b02      	ldr	r3, [sp, #8]
 80086e2:	eba9 0303 	sub.w	r3, r9, r3
 80086e6:	425a      	negs	r2, r3
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d149      	bne.n	8008780 <_scanf_float+0x374>
 80086ec:	2200      	movs	r2, #0
 80086ee:	4641      	mov	r1, r8
 80086f0:	4638      	mov	r0, r7
 80086f2:	f000 fea5 	bl	8009440 <_strtod_r>
 80086f6:	6825      	ldr	r5, [r4, #0]
 80086f8:	f8da 3000 	ldr.w	r3, [sl]
 80086fc:	f015 0f02 	tst.w	r5, #2
 8008700:	f103 0204 	add.w	r2, r3, #4
 8008704:	ec59 8b10 	vmov	r8, r9, d0
 8008708:	f8ca 2000 	str.w	r2, [sl]
 800870c:	d043      	beq.n	8008796 <_scanf_float+0x38a>
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	e9c3 8900 	strd	r8, r9, [r3]
 8008714:	68e3      	ldr	r3, [r4, #12]
 8008716:	3301      	adds	r3, #1
 8008718:	60e3      	str	r3, [r4, #12]
 800871a:	e6be      	b.n	800849a <_scanf_float+0x8e>
 800871c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008720:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008724:	4632      	mov	r2, r6
 8008726:	4638      	mov	r0, r7
 8008728:	4798      	blx	r3
 800872a:	6923      	ldr	r3, [r4, #16]
 800872c:	3b01      	subs	r3, #1
 800872e:	6123      	str	r3, [r4, #16]
 8008730:	e7a6      	b.n	8008680 <_scanf_float+0x274>
 8008732:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008736:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800873a:	4632      	mov	r2, r6
 800873c:	4638      	mov	r0, r7
 800873e:	4798      	blx	r3
 8008740:	6923      	ldr	r3, [r4, #16]
 8008742:	3b01      	subs	r3, #1
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	4545      	cmp	r5, r8
 8008748:	d8f3      	bhi.n	8008732 <_scanf_float+0x326>
 800874a:	e6a5      	b.n	8008498 <_scanf_float+0x8c>
 800874c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008750:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008754:	4632      	mov	r2, r6
 8008756:	4638      	mov	r0, r7
 8008758:	4798      	blx	r3
 800875a:	6923      	ldr	r3, [r4, #16]
 800875c:	3b01      	subs	r3, #1
 800875e:	6123      	str	r3, [r4, #16]
 8008760:	4545      	cmp	r5, r8
 8008762:	d8f3      	bhi.n	800874c <_scanf_float+0x340>
 8008764:	e698      	b.n	8008498 <_scanf_float+0x8c>
 8008766:	9b03      	ldr	r3, [sp, #12]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d0bf      	beq.n	80086ec <_scanf_float+0x2e0>
 800876c:	9904      	ldr	r1, [sp, #16]
 800876e:	230a      	movs	r3, #10
 8008770:	4632      	mov	r2, r6
 8008772:	3101      	adds	r1, #1
 8008774:	4638      	mov	r0, r7
 8008776:	f000 ff03 	bl	8009580 <_strtol_r>
 800877a:	9b03      	ldr	r3, [sp, #12]
 800877c:	9d04      	ldr	r5, [sp, #16]
 800877e:	1ac2      	subs	r2, r0, r3
 8008780:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008784:	429d      	cmp	r5, r3
 8008786:	bf28      	it	cs
 8008788:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800878c:	490f      	ldr	r1, [pc, #60]	; (80087cc <_scanf_float+0x3c0>)
 800878e:	4628      	mov	r0, r5
 8008790:	f000 f824 	bl	80087dc <siprintf>
 8008794:	e7aa      	b.n	80086ec <_scanf_float+0x2e0>
 8008796:	f015 0504 	ands.w	r5, r5, #4
 800879a:	d1b8      	bne.n	800870e <_scanf_float+0x302>
 800879c:	681f      	ldr	r7, [r3, #0]
 800879e:	ee10 2a10 	vmov	r2, s0
 80087a2:	464b      	mov	r3, r9
 80087a4:	ee10 0a10 	vmov	r0, s0
 80087a8:	4649      	mov	r1, r9
 80087aa:	f7f8 f9bf 	bl	8000b2c <__aeabi_dcmpun>
 80087ae:	b128      	cbz	r0, 80087bc <_scanf_float+0x3b0>
 80087b0:	4628      	mov	r0, r5
 80087b2:	f000 f80d 	bl	80087d0 <nanf>
 80087b6:	ed87 0a00 	vstr	s0, [r7]
 80087ba:	e7ab      	b.n	8008714 <_scanf_float+0x308>
 80087bc:	4640      	mov	r0, r8
 80087be:	4649      	mov	r1, r9
 80087c0:	f7f8 fa12 	bl	8000be8 <__aeabi_d2f>
 80087c4:	6038      	str	r0, [r7, #0]
 80087c6:	e7a5      	b.n	8008714 <_scanf_float+0x308>
 80087c8:	2600      	movs	r6, #0
 80087ca:	e666      	b.n	800849a <_scanf_float+0x8e>
 80087cc:	0800bc60 	.word	0x0800bc60

080087d0 <nanf>:
 80087d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80087d8 <nanf+0x8>
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	7fc00000 	.word	0x7fc00000

080087dc <siprintf>:
 80087dc:	b40e      	push	{r1, r2, r3}
 80087de:	b500      	push	{lr}
 80087e0:	b09c      	sub	sp, #112	; 0x70
 80087e2:	ab1d      	add	r3, sp, #116	; 0x74
 80087e4:	9002      	str	r0, [sp, #8]
 80087e6:	9006      	str	r0, [sp, #24]
 80087e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087ec:	4809      	ldr	r0, [pc, #36]	; (8008814 <siprintf+0x38>)
 80087ee:	9107      	str	r1, [sp, #28]
 80087f0:	9104      	str	r1, [sp, #16]
 80087f2:	4909      	ldr	r1, [pc, #36]	; (8008818 <siprintf+0x3c>)
 80087f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80087f8:	9105      	str	r1, [sp, #20]
 80087fa:	6800      	ldr	r0, [r0, #0]
 80087fc:	9301      	str	r3, [sp, #4]
 80087fe:	a902      	add	r1, sp, #8
 8008800:	f002 fd84 	bl	800b30c <_svfiprintf_r>
 8008804:	9b02      	ldr	r3, [sp, #8]
 8008806:	2200      	movs	r2, #0
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	b01c      	add	sp, #112	; 0x70
 800880c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008810:	b003      	add	sp, #12
 8008812:	4770      	bx	lr
 8008814:	20000020 	.word	0x20000020
 8008818:	ffff0208 	.word	0xffff0208

0800881c <sulp>:
 800881c:	b570      	push	{r4, r5, r6, lr}
 800881e:	4604      	mov	r4, r0
 8008820:	460d      	mov	r5, r1
 8008822:	ec45 4b10 	vmov	d0, r4, r5
 8008826:	4616      	mov	r6, r2
 8008828:	f002 fb2c 	bl	800ae84 <__ulp>
 800882c:	ec51 0b10 	vmov	r0, r1, d0
 8008830:	b17e      	cbz	r6, 8008852 <sulp+0x36>
 8008832:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008836:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800883a:	2b00      	cmp	r3, #0
 800883c:	dd09      	ble.n	8008852 <sulp+0x36>
 800883e:	051b      	lsls	r3, r3, #20
 8008840:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008844:	2400      	movs	r4, #0
 8008846:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800884a:	4622      	mov	r2, r4
 800884c:	462b      	mov	r3, r5
 800884e:	f7f7 fed3 	bl	80005f8 <__aeabi_dmul>
 8008852:	bd70      	pop	{r4, r5, r6, pc}
 8008854:	0000      	movs	r0, r0
	...

08008858 <_strtod_l>:
 8008858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	461f      	mov	r7, r3
 800885e:	b0a1      	sub	sp, #132	; 0x84
 8008860:	2300      	movs	r3, #0
 8008862:	4681      	mov	r9, r0
 8008864:	4638      	mov	r0, r7
 8008866:	460e      	mov	r6, r1
 8008868:	9217      	str	r2, [sp, #92]	; 0x5c
 800886a:	931c      	str	r3, [sp, #112]	; 0x70
 800886c:	f002 f809 	bl	800a882 <__localeconv_l>
 8008870:	4680      	mov	r8, r0
 8008872:	6800      	ldr	r0, [r0, #0]
 8008874:	f7f7 fcac 	bl	80001d0 <strlen>
 8008878:	f04f 0a00 	mov.w	sl, #0
 800887c:	4604      	mov	r4, r0
 800887e:	f04f 0b00 	mov.w	fp, #0
 8008882:	961b      	str	r6, [sp, #108]	; 0x6c
 8008884:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008886:	781a      	ldrb	r2, [r3, #0]
 8008888:	2a0d      	cmp	r2, #13
 800888a:	d832      	bhi.n	80088f2 <_strtod_l+0x9a>
 800888c:	2a09      	cmp	r2, #9
 800888e:	d236      	bcs.n	80088fe <_strtod_l+0xa6>
 8008890:	2a00      	cmp	r2, #0
 8008892:	d03e      	beq.n	8008912 <_strtod_l+0xba>
 8008894:	2300      	movs	r3, #0
 8008896:	930d      	str	r3, [sp, #52]	; 0x34
 8008898:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800889a:	782b      	ldrb	r3, [r5, #0]
 800889c:	2b30      	cmp	r3, #48	; 0x30
 800889e:	f040 80ac 	bne.w	80089fa <_strtod_l+0x1a2>
 80088a2:	786b      	ldrb	r3, [r5, #1]
 80088a4:	2b58      	cmp	r3, #88	; 0x58
 80088a6:	d001      	beq.n	80088ac <_strtod_l+0x54>
 80088a8:	2b78      	cmp	r3, #120	; 0x78
 80088aa:	d167      	bne.n	800897c <_strtod_l+0x124>
 80088ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088ae:	9301      	str	r3, [sp, #4]
 80088b0:	ab1c      	add	r3, sp, #112	; 0x70
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	9702      	str	r7, [sp, #8]
 80088b6:	ab1d      	add	r3, sp, #116	; 0x74
 80088b8:	4a88      	ldr	r2, [pc, #544]	; (8008adc <_strtod_l+0x284>)
 80088ba:	a91b      	add	r1, sp, #108	; 0x6c
 80088bc:	4648      	mov	r0, r9
 80088be:	f001 fd06 	bl	800a2ce <__gethex>
 80088c2:	f010 0407 	ands.w	r4, r0, #7
 80088c6:	4606      	mov	r6, r0
 80088c8:	d005      	beq.n	80088d6 <_strtod_l+0x7e>
 80088ca:	2c06      	cmp	r4, #6
 80088cc:	d12b      	bne.n	8008926 <_strtod_l+0xce>
 80088ce:	3501      	adds	r5, #1
 80088d0:	2300      	movs	r3, #0
 80088d2:	951b      	str	r5, [sp, #108]	; 0x6c
 80088d4:	930d      	str	r3, [sp, #52]	; 0x34
 80088d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088d8:	2b00      	cmp	r3, #0
 80088da:	f040 859a 	bne.w	8009412 <_strtod_l+0xbba>
 80088de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088e0:	b1e3      	cbz	r3, 800891c <_strtod_l+0xc4>
 80088e2:	4652      	mov	r2, sl
 80088e4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80088e8:	ec43 2b10 	vmov	d0, r2, r3
 80088ec:	b021      	add	sp, #132	; 0x84
 80088ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f2:	2a2b      	cmp	r2, #43	; 0x2b
 80088f4:	d015      	beq.n	8008922 <_strtod_l+0xca>
 80088f6:	2a2d      	cmp	r2, #45	; 0x2d
 80088f8:	d004      	beq.n	8008904 <_strtod_l+0xac>
 80088fa:	2a20      	cmp	r2, #32
 80088fc:	d1ca      	bne.n	8008894 <_strtod_l+0x3c>
 80088fe:	3301      	adds	r3, #1
 8008900:	931b      	str	r3, [sp, #108]	; 0x6c
 8008902:	e7bf      	b.n	8008884 <_strtod_l+0x2c>
 8008904:	2201      	movs	r2, #1
 8008906:	920d      	str	r2, [sp, #52]	; 0x34
 8008908:	1c5a      	adds	r2, r3, #1
 800890a:	921b      	str	r2, [sp, #108]	; 0x6c
 800890c:	785b      	ldrb	r3, [r3, #1]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1c2      	bne.n	8008898 <_strtod_l+0x40>
 8008912:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008914:	961b      	str	r6, [sp, #108]	; 0x6c
 8008916:	2b00      	cmp	r3, #0
 8008918:	f040 8579 	bne.w	800940e <_strtod_l+0xbb6>
 800891c:	4652      	mov	r2, sl
 800891e:	465b      	mov	r3, fp
 8008920:	e7e2      	b.n	80088e8 <_strtod_l+0x90>
 8008922:	2200      	movs	r2, #0
 8008924:	e7ef      	b.n	8008906 <_strtod_l+0xae>
 8008926:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008928:	b13a      	cbz	r2, 800893a <_strtod_l+0xe2>
 800892a:	2135      	movs	r1, #53	; 0x35
 800892c:	a81e      	add	r0, sp, #120	; 0x78
 800892e:	f002 fba1 	bl	800b074 <__copybits>
 8008932:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008934:	4648      	mov	r0, r9
 8008936:	f002 f80e 	bl	800a956 <_Bfree>
 800893a:	3c01      	subs	r4, #1
 800893c:	2c04      	cmp	r4, #4
 800893e:	d806      	bhi.n	800894e <_strtod_l+0xf6>
 8008940:	e8df f004 	tbb	[pc, r4]
 8008944:	1714030a 	.word	0x1714030a
 8008948:	0a          	.byte	0x0a
 8008949:	00          	.byte	0x00
 800894a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800894e:	0730      	lsls	r0, r6, #28
 8008950:	d5c1      	bpl.n	80088d6 <_strtod_l+0x7e>
 8008952:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008956:	e7be      	b.n	80088d6 <_strtod_l+0x7e>
 8008958:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800895c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800895e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008962:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008966:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800896a:	e7f0      	b.n	800894e <_strtod_l+0xf6>
 800896c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8008ae0 <_strtod_l+0x288>
 8008970:	e7ed      	b.n	800894e <_strtod_l+0xf6>
 8008972:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008976:	f04f 3aff 	mov.w	sl, #4294967295
 800897a:	e7e8      	b.n	800894e <_strtod_l+0xf6>
 800897c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800897e:	1c5a      	adds	r2, r3, #1
 8008980:	921b      	str	r2, [sp, #108]	; 0x6c
 8008982:	785b      	ldrb	r3, [r3, #1]
 8008984:	2b30      	cmp	r3, #48	; 0x30
 8008986:	d0f9      	beq.n	800897c <_strtod_l+0x124>
 8008988:	2b00      	cmp	r3, #0
 800898a:	d0a4      	beq.n	80088d6 <_strtod_l+0x7e>
 800898c:	2301      	movs	r3, #1
 800898e:	2500      	movs	r5, #0
 8008990:	9306      	str	r3, [sp, #24]
 8008992:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008994:	9308      	str	r3, [sp, #32]
 8008996:	9507      	str	r5, [sp, #28]
 8008998:	9505      	str	r5, [sp, #20]
 800899a:	220a      	movs	r2, #10
 800899c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800899e:	7807      	ldrb	r7, [r0, #0]
 80089a0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80089a4:	b2d9      	uxtb	r1, r3
 80089a6:	2909      	cmp	r1, #9
 80089a8:	d929      	bls.n	80089fe <_strtod_l+0x1a6>
 80089aa:	4622      	mov	r2, r4
 80089ac:	f8d8 1000 	ldr.w	r1, [r8]
 80089b0:	f002 fdb4 	bl	800b51c <strncmp>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	d031      	beq.n	8008a1c <_strtod_l+0x1c4>
 80089b8:	2000      	movs	r0, #0
 80089ba:	9c05      	ldr	r4, [sp, #20]
 80089bc:	9004      	str	r0, [sp, #16]
 80089be:	463b      	mov	r3, r7
 80089c0:	4602      	mov	r2, r0
 80089c2:	2b65      	cmp	r3, #101	; 0x65
 80089c4:	d001      	beq.n	80089ca <_strtod_l+0x172>
 80089c6:	2b45      	cmp	r3, #69	; 0x45
 80089c8:	d114      	bne.n	80089f4 <_strtod_l+0x19c>
 80089ca:	b924      	cbnz	r4, 80089d6 <_strtod_l+0x17e>
 80089cc:	b910      	cbnz	r0, 80089d4 <_strtod_l+0x17c>
 80089ce:	9b06      	ldr	r3, [sp, #24]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d09e      	beq.n	8008912 <_strtod_l+0xba>
 80089d4:	2400      	movs	r4, #0
 80089d6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80089d8:	1c73      	adds	r3, r6, #1
 80089da:	931b      	str	r3, [sp, #108]	; 0x6c
 80089dc:	7873      	ldrb	r3, [r6, #1]
 80089de:	2b2b      	cmp	r3, #43	; 0x2b
 80089e0:	d078      	beq.n	8008ad4 <_strtod_l+0x27c>
 80089e2:	2b2d      	cmp	r3, #45	; 0x2d
 80089e4:	d070      	beq.n	8008ac8 <_strtod_l+0x270>
 80089e6:	f04f 0c00 	mov.w	ip, #0
 80089ea:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80089ee:	2f09      	cmp	r7, #9
 80089f0:	d97c      	bls.n	8008aec <_strtod_l+0x294>
 80089f2:	961b      	str	r6, [sp, #108]	; 0x6c
 80089f4:	f04f 0e00 	mov.w	lr, #0
 80089f8:	e09a      	b.n	8008b30 <_strtod_l+0x2d8>
 80089fa:	2300      	movs	r3, #0
 80089fc:	e7c7      	b.n	800898e <_strtod_l+0x136>
 80089fe:	9905      	ldr	r1, [sp, #20]
 8008a00:	2908      	cmp	r1, #8
 8008a02:	bfdd      	ittte	le
 8008a04:	9907      	ldrle	r1, [sp, #28]
 8008a06:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a0a:	9307      	strle	r3, [sp, #28]
 8008a0c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008a10:	9b05      	ldr	r3, [sp, #20]
 8008a12:	3001      	adds	r0, #1
 8008a14:	3301      	adds	r3, #1
 8008a16:	9305      	str	r3, [sp, #20]
 8008a18:	901b      	str	r0, [sp, #108]	; 0x6c
 8008a1a:	e7bf      	b.n	800899c <_strtod_l+0x144>
 8008a1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a1e:	191a      	adds	r2, r3, r4
 8008a20:	921b      	str	r2, [sp, #108]	; 0x6c
 8008a22:	9a05      	ldr	r2, [sp, #20]
 8008a24:	5d1b      	ldrb	r3, [r3, r4]
 8008a26:	2a00      	cmp	r2, #0
 8008a28:	d037      	beq.n	8008a9a <_strtod_l+0x242>
 8008a2a:	9c05      	ldr	r4, [sp, #20]
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008a32:	2909      	cmp	r1, #9
 8008a34:	d913      	bls.n	8008a5e <_strtod_l+0x206>
 8008a36:	2101      	movs	r1, #1
 8008a38:	9104      	str	r1, [sp, #16]
 8008a3a:	e7c2      	b.n	80089c2 <_strtod_l+0x16a>
 8008a3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a3e:	1c5a      	adds	r2, r3, #1
 8008a40:	921b      	str	r2, [sp, #108]	; 0x6c
 8008a42:	785b      	ldrb	r3, [r3, #1]
 8008a44:	3001      	adds	r0, #1
 8008a46:	2b30      	cmp	r3, #48	; 0x30
 8008a48:	d0f8      	beq.n	8008a3c <_strtod_l+0x1e4>
 8008a4a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008a4e:	2a08      	cmp	r2, #8
 8008a50:	f200 84e4 	bhi.w	800941c <_strtod_l+0xbc4>
 8008a54:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a56:	9208      	str	r2, [sp, #32]
 8008a58:	4602      	mov	r2, r0
 8008a5a:	2000      	movs	r0, #0
 8008a5c:	4604      	mov	r4, r0
 8008a5e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8008a62:	f100 0101 	add.w	r1, r0, #1
 8008a66:	d012      	beq.n	8008a8e <_strtod_l+0x236>
 8008a68:	440a      	add	r2, r1
 8008a6a:	eb00 0c04 	add.w	ip, r0, r4
 8008a6e:	4621      	mov	r1, r4
 8008a70:	270a      	movs	r7, #10
 8008a72:	458c      	cmp	ip, r1
 8008a74:	d113      	bne.n	8008a9e <_strtod_l+0x246>
 8008a76:	1821      	adds	r1, r4, r0
 8008a78:	2908      	cmp	r1, #8
 8008a7a:	f104 0401 	add.w	r4, r4, #1
 8008a7e:	4404      	add	r4, r0
 8008a80:	dc19      	bgt.n	8008ab6 <_strtod_l+0x25e>
 8008a82:	9b07      	ldr	r3, [sp, #28]
 8008a84:	210a      	movs	r1, #10
 8008a86:	fb01 e303 	mla	r3, r1, r3, lr
 8008a8a:	9307      	str	r3, [sp, #28]
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a90:	1c58      	adds	r0, r3, #1
 8008a92:	901b      	str	r0, [sp, #108]	; 0x6c
 8008a94:	785b      	ldrb	r3, [r3, #1]
 8008a96:	4608      	mov	r0, r1
 8008a98:	e7c9      	b.n	8008a2e <_strtod_l+0x1d6>
 8008a9a:	9805      	ldr	r0, [sp, #20]
 8008a9c:	e7d3      	b.n	8008a46 <_strtod_l+0x1ee>
 8008a9e:	2908      	cmp	r1, #8
 8008aa0:	f101 0101 	add.w	r1, r1, #1
 8008aa4:	dc03      	bgt.n	8008aae <_strtod_l+0x256>
 8008aa6:	9b07      	ldr	r3, [sp, #28]
 8008aa8:	437b      	muls	r3, r7
 8008aaa:	9307      	str	r3, [sp, #28]
 8008aac:	e7e1      	b.n	8008a72 <_strtod_l+0x21a>
 8008aae:	2910      	cmp	r1, #16
 8008ab0:	bfd8      	it	le
 8008ab2:	437d      	mulle	r5, r7
 8008ab4:	e7dd      	b.n	8008a72 <_strtod_l+0x21a>
 8008ab6:	2c10      	cmp	r4, #16
 8008ab8:	bfdc      	itt	le
 8008aba:	210a      	movle	r1, #10
 8008abc:	fb01 e505 	mlale	r5, r1, r5, lr
 8008ac0:	e7e4      	b.n	8008a8c <_strtod_l+0x234>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	9304      	str	r3, [sp, #16]
 8008ac6:	e781      	b.n	80089cc <_strtod_l+0x174>
 8008ac8:	f04f 0c01 	mov.w	ip, #1
 8008acc:	1cb3      	adds	r3, r6, #2
 8008ace:	931b      	str	r3, [sp, #108]	; 0x6c
 8008ad0:	78b3      	ldrb	r3, [r6, #2]
 8008ad2:	e78a      	b.n	80089ea <_strtod_l+0x192>
 8008ad4:	f04f 0c00 	mov.w	ip, #0
 8008ad8:	e7f8      	b.n	8008acc <_strtod_l+0x274>
 8008ada:	bf00      	nop
 8008adc:	0800bc68 	.word	0x0800bc68
 8008ae0:	7ff00000 	.word	0x7ff00000
 8008ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ae6:	1c5f      	adds	r7, r3, #1
 8008ae8:	971b      	str	r7, [sp, #108]	; 0x6c
 8008aea:	785b      	ldrb	r3, [r3, #1]
 8008aec:	2b30      	cmp	r3, #48	; 0x30
 8008aee:	d0f9      	beq.n	8008ae4 <_strtod_l+0x28c>
 8008af0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8008af4:	2f08      	cmp	r7, #8
 8008af6:	f63f af7d 	bhi.w	80089f4 <_strtod_l+0x19c>
 8008afa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008afe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b00:	930a      	str	r3, [sp, #40]	; 0x28
 8008b02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b04:	1c5f      	adds	r7, r3, #1
 8008b06:	971b      	str	r7, [sp, #108]	; 0x6c
 8008b08:	785b      	ldrb	r3, [r3, #1]
 8008b0a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8008b0e:	f1b8 0f09 	cmp.w	r8, #9
 8008b12:	d937      	bls.n	8008b84 <_strtod_l+0x32c>
 8008b14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b16:	1a7f      	subs	r7, r7, r1
 8008b18:	2f08      	cmp	r7, #8
 8008b1a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008b1e:	dc37      	bgt.n	8008b90 <_strtod_l+0x338>
 8008b20:	45be      	cmp	lr, r7
 8008b22:	bfa8      	it	ge
 8008b24:	46be      	movge	lr, r7
 8008b26:	f1bc 0f00 	cmp.w	ip, #0
 8008b2a:	d001      	beq.n	8008b30 <_strtod_l+0x2d8>
 8008b2c:	f1ce 0e00 	rsb	lr, lr, #0
 8008b30:	2c00      	cmp	r4, #0
 8008b32:	d151      	bne.n	8008bd8 <_strtod_l+0x380>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	f47f aece 	bne.w	80088d6 <_strtod_l+0x7e>
 8008b3a:	9a06      	ldr	r2, [sp, #24]
 8008b3c:	2a00      	cmp	r2, #0
 8008b3e:	f47f aeca 	bne.w	80088d6 <_strtod_l+0x7e>
 8008b42:	9a04      	ldr	r2, [sp, #16]
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	f47f aee4 	bne.w	8008912 <_strtod_l+0xba>
 8008b4a:	2b4e      	cmp	r3, #78	; 0x4e
 8008b4c:	d027      	beq.n	8008b9e <_strtod_l+0x346>
 8008b4e:	dc21      	bgt.n	8008b94 <_strtod_l+0x33c>
 8008b50:	2b49      	cmp	r3, #73	; 0x49
 8008b52:	f47f aede 	bne.w	8008912 <_strtod_l+0xba>
 8008b56:	49a0      	ldr	r1, [pc, #640]	; (8008dd8 <_strtod_l+0x580>)
 8008b58:	a81b      	add	r0, sp, #108	; 0x6c
 8008b5a:	f001 fdeb 	bl	800a734 <__match>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	f43f aed7 	beq.w	8008912 <_strtod_l+0xba>
 8008b64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b66:	499d      	ldr	r1, [pc, #628]	; (8008ddc <_strtod_l+0x584>)
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	a81b      	add	r0, sp, #108	; 0x6c
 8008b6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8008b6e:	f001 fde1 	bl	800a734 <__match>
 8008b72:	b910      	cbnz	r0, 8008b7a <_strtod_l+0x322>
 8008b74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b76:	3301      	adds	r3, #1
 8008b78:	931b      	str	r3, [sp, #108]	; 0x6c
 8008b7a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8008df0 <_strtod_l+0x598>
 8008b7e:	f04f 0a00 	mov.w	sl, #0
 8008b82:	e6a8      	b.n	80088d6 <_strtod_l+0x7e>
 8008b84:	210a      	movs	r1, #10
 8008b86:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008b8a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008b8e:	e7b8      	b.n	8008b02 <_strtod_l+0x2aa>
 8008b90:	46be      	mov	lr, r7
 8008b92:	e7c8      	b.n	8008b26 <_strtod_l+0x2ce>
 8008b94:	2b69      	cmp	r3, #105	; 0x69
 8008b96:	d0de      	beq.n	8008b56 <_strtod_l+0x2fe>
 8008b98:	2b6e      	cmp	r3, #110	; 0x6e
 8008b9a:	f47f aeba 	bne.w	8008912 <_strtod_l+0xba>
 8008b9e:	4990      	ldr	r1, [pc, #576]	; (8008de0 <_strtod_l+0x588>)
 8008ba0:	a81b      	add	r0, sp, #108	; 0x6c
 8008ba2:	f001 fdc7 	bl	800a734 <__match>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f43f aeb3 	beq.w	8008912 <_strtod_l+0xba>
 8008bac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	2b28      	cmp	r3, #40	; 0x28
 8008bb2:	d10e      	bne.n	8008bd2 <_strtod_l+0x37a>
 8008bb4:	aa1e      	add	r2, sp, #120	; 0x78
 8008bb6:	498b      	ldr	r1, [pc, #556]	; (8008de4 <_strtod_l+0x58c>)
 8008bb8:	a81b      	add	r0, sp, #108	; 0x6c
 8008bba:	f001 fdcf 	bl	800a75c <__hexnan>
 8008bbe:	2805      	cmp	r0, #5
 8008bc0:	d107      	bne.n	8008bd2 <_strtod_l+0x37a>
 8008bc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008bc4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008bc8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008bcc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008bd0:	e681      	b.n	80088d6 <_strtod_l+0x7e>
 8008bd2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8008df8 <_strtod_l+0x5a0>
 8008bd6:	e7d2      	b.n	8008b7e <_strtod_l+0x326>
 8008bd8:	ebae 0302 	sub.w	r3, lr, r2
 8008bdc:	9306      	str	r3, [sp, #24]
 8008bde:	9b05      	ldr	r3, [sp, #20]
 8008be0:	9807      	ldr	r0, [sp, #28]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	bf08      	it	eq
 8008be6:	4623      	moveq	r3, r4
 8008be8:	2c10      	cmp	r4, #16
 8008bea:	9305      	str	r3, [sp, #20]
 8008bec:	46a0      	mov	r8, r4
 8008bee:	bfa8      	it	ge
 8008bf0:	f04f 0810 	movge.w	r8, #16
 8008bf4:	f7f7 fc86 	bl	8000504 <__aeabi_ui2d>
 8008bf8:	2c09      	cmp	r4, #9
 8008bfa:	4682      	mov	sl, r0
 8008bfc:	468b      	mov	fp, r1
 8008bfe:	dc13      	bgt.n	8008c28 <_strtod_l+0x3d0>
 8008c00:	9b06      	ldr	r3, [sp, #24]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f43f ae67 	beq.w	80088d6 <_strtod_l+0x7e>
 8008c08:	9b06      	ldr	r3, [sp, #24]
 8008c0a:	dd7a      	ble.n	8008d02 <_strtod_l+0x4aa>
 8008c0c:	2b16      	cmp	r3, #22
 8008c0e:	dc61      	bgt.n	8008cd4 <_strtod_l+0x47c>
 8008c10:	4a75      	ldr	r2, [pc, #468]	; (8008de8 <_strtod_l+0x590>)
 8008c12:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8008c16:	e9de 0100 	ldrd	r0, r1, [lr]
 8008c1a:	4652      	mov	r2, sl
 8008c1c:	465b      	mov	r3, fp
 8008c1e:	f7f7 fceb 	bl	80005f8 <__aeabi_dmul>
 8008c22:	4682      	mov	sl, r0
 8008c24:	468b      	mov	fp, r1
 8008c26:	e656      	b.n	80088d6 <_strtod_l+0x7e>
 8008c28:	4b6f      	ldr	r3, [pc, #444]	; (8008de8 <_strtod_l+0x590>)
 8008c2a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008c2e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008c32:	f7f7 fce1 	bl	80005f8 <__aeabi_dmul>
 8008c36:	4606      	mov	r6, r0
 8008c38:	4628      	mov	r0, r5
 8008c3a:	460f      	mov	r7, r1
 8008c3c:	f7f7 fc62 	bl	8000504 <__aeabi_ui2d>
 8008c40:	4602      	mov	r2, r0
 8008c42:	460b      	mov	r3, r1
 8008c44:	4630      	mov	r0, r6
 8008c46:	4639      	mov	r1, r7
 8008c48:	f7f7 fb20 	bl	800028c <__adddf3>
 8008c4c:	2c0f      	cmp	r4, #15
 8008c4e:	4682      	mov	sl, r0
 8008c50:	468b      	mov	fp, r1
 8008c52:	ddd5      	ble.n	8008c00 <_strtod_l+0x3a8>
 8008c54:	9b06      	ldr	r3, [sp, #24]
 8008c56:	eba4 0808 	sub.w	r8, r4, r8
 8008c5a:	4498      	add	r8, r3
 8008c5c:	f1b8 0f00 	cmp.w	r8, #0
 8008c60:	f340 8096 	ble.w	8008d90 <_strtod_l+0x538>
 8008c64:	f018 030f 	ands.w	r3, r8, #15
 8008c68:	d00a      	beq.n	8008c80 <_strtod_l+0x428>
 8008c6a:	495f      	ldr	r1, [pc, #380]	; (8008de8 <_strtod_l+0x590>)
 8008c6c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c70:	4652      	mov	r2, sl
 8008c72:	465b      	mov	r3, fp
 8008c74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c78:	f7f7 fcbe 	bl	80005f8 <__aeabi_dmul>
 8008c7c:	4682      	mov	sl, r0
 8008c7e:	468b      	mov	fp, r1
 8008c80:	f038 080f 	bics.w	r8, r8, #15
 8008c84:	d073      	beq.n	8008d6e <_strtod_l+0x516>
 8008c86:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008c8a:	dd47      	ble.n	8008d1c <_strtod_l+0x4c4>
 8008c8c:	2400      	movs	r4, #0
 8008c8e:	46a0      	mov	r8, r4
 8008c90:	9407      	str	r4, [sp, #28]
 8008c92:	9405      	str	r4, [sp, #20]
 8008c94:	2322      	movs	r3, #34	; 0x22
 8008c96:	f8df b158 	ldr.w	fp, [pc, #344]	; 8008df0 <_strtod_l+0x598>
 8008c9a:	f8c9 3000 	str.w	r3, [r9]
 8008c9e:	f04f 0a00 	mov.w	sl, #0
 8008ca2:	9b07      	ldr	r3, [sp, #28]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f43f ae16 	beq.w	80088d6 <_strtod_l+0x7e>
 8008caa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008cac:	4648      	mov	r0, r9
 8008cae:	f001 fe52 	bl	800a956 <_Bfree>
 8008cb2:	9905      	ldr	r1, [sp, #20]
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	f001 fe4e 	bl	800a956 <_Bfree>
 8008cba:	4641      	mov	r1, r8
 8008cbc:	4648      	mov	r0, r9
 8008cbe:	f001 fe4a 	bl	800a956 <_Bfree>
 8008cc2:	9907      	ldr	r1, [sp, #28]
 8008cc4:	4648      	mov	r0, r9
 8008cc6:	f001 fe46 	bl	800a956 <_Bfree>
 8008cca:	4621      	mov	r1, r4
 8008ccc:	4648      	mov	r0, r9
 8008cce:	f001 fe42 	bl	800a956 <_Bfree>
 8008cd2:	e600      	b.n	80088d6 <_strtod_l+0x7e>
 8008cd4:	9a06      	ldr	r2, [sp, #24]
 8008cd6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	dbba      	blt.n	8008c54 <_strtod_l+0x3fc>
 8008cde:	4d42      	ldr	r5, [pc, #264]	; (8008de8 <_strtod_l+0x590>)
 8008ce0:	f1c4 040f 	rsb	r4, r4, #15
 8008ce4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008ce8:	4652      	mov	r2, sl
 8008cea:	465b      	mov	r3, fp
 8008cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cf0:	f7f7 fc82 	bl	80005f8 <__aeabi_dmul>
 8008cf4:	9b06      	ldr	r3, [sp, #24]
 8008cf6:	1b1c      	subs	r4, r3, r4
 8008cf8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008cfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d00:	e78d      	b.n	8008c1e <_strtod_l+0x3c6>
 8008d02:	f113 0f16 	cmn.w	r3, #22
 8008d06:	dba5      	blt.n	8008c54 <_strtod_l+0x3fc>
 8008d08:	4a37      	ldr	r2, [pc, #220]	; (8008de8 <_strtod_l+0x590>)
 8008d0a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008d0e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8008d12:	4650      	mov	r0, sl
 8008d14:	4659      	mov	r1, fp
 8008d16:	f7f7 fd99 	bl	800084c <__aeabi_ddiv>
 8008d1a:	e782      	b.n	8008c22 <_strtod_l+0x3ca>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4e33      	ldr	r6, [pc, #204]	; (8008dec <_strtod_l+0x594>)
 8008d20:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008d24:	4650      	mov	r0, sl
 8008d26:	4659      	mov	r1, fp
 8008d28:	461d      	mov	r5, r3
 8008d2a:	f1b8 0f01 	cmp.w	r8, #1
 8008d2e:	dc21      	bgt.n	8008d74 <_strtod_l+0x51c>
 8008d30:	b10b      	cbz	r3, 8008d36 <_strtod_l+0x4de>
 8008d32:	4682      	mov	sl, r0
 8008d34:	468b      	mov	fp, r1
 8008d36:	4b2d      	ldr	r3, [pc, #180]	; (8008dec <_strtod_l+0x594>)
 8008d38:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008d3c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008d40:	4652      	mov	r2, sl
 8008d42:	465b      	mov	r3, fp
 8008d44:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008d48:	f7f7 fc56 	bl	80005f8 <__aeabi_dmul>
 8008d4c:	4b28      	ldr	r3, [pc, #160]	; (8008df0 <_strtod_l+0x598>)
 8008d4e:	460a      	mov	r2, r1
 8008d50:	400b      	ands	r3, r1
 8008d52:	4928      	ldr	r1, [pc, #160]	; (8008df4 <_strtod_l+0x59c>)
 8008d54:	428b      	cmp	r3, r1
 8008d56:	4682      	mov	sl, r0
 8008d58:	d898      	bhi.n	8008c8c <_strtod_l+0x434>
 8008d5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	bf86      	itte	hi
 8008d62:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008dfc <_strtod_l+0x5a4>
 8008d66:	f04f 3aff 	movhi.w	sl, #4294967295
 8008d6a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9304      	str	r3, [sp, #16]
 8008d72:	e077      	b.n	8008e64 <_strtod_l+0x60c>
 8008d74:	f018 0f01 	tst.w	r8, #1
 8008d78:	d006      	beq.n	8008d88 <_strtod_l+0x530>
 8008d7a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8008d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d82:	f7f7 fc39 	bl	80005f8 <__aeabi_dmul>
 8008d86:	2301      	movs	r3, #1
 8008d88:	3501      	adds	r5, #1
 8008d8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008d8e:	e7cc      	b.n	8008d2a <_strtod_l+0x4d2>
 8008d90:	d0ed      	beq.n	8008d6e <_strtod_l+0x516>
 8008d92:	f1c8 0800 	rsb	r8, r8, #0
 8008d96:	f018 020f 	ands.w	r2, r8, #15
 8008d9a:	d00a      	beq.n	8008db2 <_strtod_l+0x55a>
 8008d9c:	4b12      	ldr	r3, [pc, #72]	; (8008de8 <_strtod_l+0x590>)
 8008d9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008da2:	4650      	mov	r0, sl
 8008da4:	4659      	mov	r1, fp
 8008da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008daa:	f7f7 fd4f 	bl	800084c <__aeabi_ddiv>
 8008dae:	4682      	mov	sl, r0
 8008db0:	468b      	mov	fp, r1
 8008db2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008db6:	d0da      	beq.n	8008d6e <_strtod_l+0x516>
 8008db8:	f1b8 0f1f 	cmp.w	r8, #31
 8008dbc:	dd20      	ble.n	8008e00 <_strtod_l+0x5a8>
 8008dbe:	2400      	movs	r4, #0
 8008dc0:	46a0      	mov	r8, r4
 8008dc2:	9407      	str	r4, [sp, #28]
 8008dc4:	9405      	str	r4, [sp, #20]
 8008dc6:	2322      	movs	r3, #34	; 0x22
 8008dc8:	f04f 0a00 	mov.w	sl, #0
 8008dcc:	f04f 0b00 	mov.w	fp, #0
 8008dd0:	f8c9 3000 	str.w	r3, [r9]
 8008dd4:	e765      	b.n	8008ca2 <_strtod_l+0x44a>
 8008dd6:	bf00      	nop
 8008dd8:	0800bc31 	.word	0x0800bc31
 8008ddc:	0800bcbb 	.word	0x0800bcbb
 8008de0:	0800bc39 	.word	0x0800bc39
 8008de4:	0800bc7c 	.word	0x0800bc7c
 8008de8:	0800bcf8 	.word	0x0800bcf8
 8008dec:	0800bcd0 	.word	0x0800bcd0
 8008df0:	7ff00000 	.word	0x7ff00000
 8008df4:	7ca00000 	.word	0x7ca00000
 8008df8:	fff80000 	.word	0xfff80000
 8008dfc:	7fefffff 	.word	0x7fefffff
 8008e00:	f018 0310 	ands.w	r3, r8, #16
 8008e04:	bf18      	it	ne
 8008e06:	236a      	movne	r3, #106	; 0x6a
 8008e08:	4da0      	ldr	r5, [pc, #640]	; (800908c <_strtod_l+0x834>)
 8008e0a:	9304      	str	r3, [sp, #16]
 8008e0c:	4650      	mov	r0, sl
 8008e0e:	4659      	mov	r1, fp
 8008e10:	2300      	movs	r3, #0
 8008e12:	f1b8 0f00 	cmp.w	r8, #0
 8008e16:	f300 810a 	bgt.w	800902e <_strtod_l+0x7d6>
 8008e1a:	b10b      	cbz	r3, 8008e20 <_strtod_l+0x5c8>
 8008e1c:	4682      	mov	sl, r0
 8008e1e:	468b      	mov	fp, r1
 8008e20:	9b04      	ldr	r3, [sp, #16]
 8008e22:	b1bb      	cbz	r3, 8008e54 <_strtod_l+0x5fc>
 8008e24:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008e28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	4659      	mov	r1, fp
 8008e30:	dd10      	ble.n	8008e54 <_strtod_l+0x5fc>
 8008e32:	2b1f      	cmp	r3, #31
 8008e34:	f340 8107 	ble.w	8009046 <_strtod_l+0x7ee>
 8008e38:	2b34      	cmp	r3, #52	; 0x34
 8008e3a:	bfde      	ittt	le
 8008e3c:	3b20      	suble	r3, #32
 8008e3e:	f04f 32ff 	movle.w	r2, #4294967295
 8008e42:	fa02 f303 	lslle.w	r3, r2, r3
 8008e46:	f04f 0a00 	mov.w	sl, #0
 8008e4a:	bfcc      	ite	gt
 8008e4c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008e50:	ea03 0b01 	andle.w	fp, r3, r1
 8008e54:	2200      	movs	r2, #0
 8008e56:	2300      	movs	r3, #0
 8008e58:	4650      	mov	r0, sl
 8008e5a:	4659      	mov	r1, fp
 8008e5c:	f7f7 fe34 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d1ac      	bne.n	8008dbe <_strtod_l+0x566>
 8008e64:	9b07      	ldr	r3, [sp, #28]
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	9a05      	ldr	r2, [sp, #20]
 8008e6a:	9908      	ldr	r1, [sp, #32]
 8008e6c:	4623      	mov	r3, r4
 8008e6e:	4648      	mov	r0, r9
 8008e70:	f001 fdc3 	bl	800a9fa <__s2b>
 8008e74:	9007      	str	r0, [sp, #28]
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f43f af08 	beq.w	8008c8c <_strtod_l+0x434>
 8008e7c:	9a06      	ldr	r2, [sp, #24]
 8008e7e:	9b06      	ldr	r3, [sp, #24]
 8008e80:	2a00      	cmp	r2, #0
 8008e82:	f1c3 0300 	rsb	r3, r3, #0
 8008e86:	bfa8      	it	ge
 8008e88:	2300      	movge	r3, #0
 8008e8a:	930e      	str	r3, [sp, #56]	; 0x38
 8008e8c:	2400      	movs	r4, #0
 8008e8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e92:	9316      	str	r3, [sp, #88]	; 0x58
 8008e94:	46a0      	mov	r8, r4
 8008e96:	9b07      	ldr	r3, [sp, #28]
 8008e98:	4648      	mov	r0, r9
 8008e9a:	6859      	ldr	r1, [r3, #4]
 8008e9c:	f001 fd27 	bl	800a8ee <_Balloc>
 8008ea0:	9005      	str	r0, [sp, #20]
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	f43f aef6 	beq.w	8008c94 <_strtod_l+0x43c>
 8008ea8:	9b07      	ldr	r3, [sp, #28]
 8008eaa:	691a      	ldr	r2, [r3, #16]
 8008eac:	3202      	adds	r2, #2
 8008eae:	f103 010c 	add.w	r1, r3, #12
 8008eb2:	0092      	lsls	r2, r2, #2
 8008eb4:	300c      	adds	r0, #12
 8008eb6:	f001 fd0f 	bl	800a8d8 <memcpy>
 8008eba:	aa1e      	add	r2, sp, #120	; 0x78
 8008ebc:	a91d      	add	r1, sp, #116	; 0x74
 8008ebe:	ec4b ab10 	vmov	d0, sl, fp
 8008ec2:	4648      	mov	r0, r9
 8008ec4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008ec8:	f002 f852 	bl	800af70 <__d2b>
 8008ecc:	901c      	str	r0, [sp, #112]	; 0x70
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	f43f aee0 	beq.w	8008c94 <_strtod_l+0x43c>
 8008ed4:	2101      	movs	r1, #1
 8008ed6:	4648      	mov	r0, r9
 8008ed8:	f001 fe1b 	bl	800ab12 <__i2b>
 8008edc:	4680      	mov	r8, r0
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f43f aed8 	beq.w	8008c94 <_strtod_l+0x43c>
 8008ee4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008ee6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008ee8:	2e00      	cmp	r6, #0
 8008eea:	bfab      	itete	ge
 8008eec:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008eee:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008ef0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008ef2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8008ef4:	bfac      	ite	ge
 8008ef6:	18f7      	addge	r7, r6, r3
 8008ef8:	1b9d      	sublt	r5, r3, r6
 8008efa:	9b04      	ldr	r3, [sp, #16]
 8008efc:	1af6      	subs	r6, r6, r3
 8008efe:	4416      	add	r6, r2
 8008f00:	4b63      	ldr	r3, [pc, #396]	; (8009090 <_strtod_l+0x838>)
 8008f02:	3e01      	subs	r6, #1
 8008f04:	429e      	cmp	r6, r3
 8008f06:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008f0a:	f280 80af 	bge.w	800906c <_strtod_l+0x814>
 8008f0e:	1b9b      	subs	r3, r3, r6
 8008f10:	2b1f      	cmp	r3, #31
 8008f12:	eba2 0203 	sub.w	r2, r2, r3
 8008f16:	f04f 0101 	mov.w	r1, #1
 8008f1a:	f300 809b 	bgt.w	8009054 <_strtod_l+0x7fc>
 8008f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f22:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f24:	2300      	movs	r3, #0
 8008f26:	930a      	str	r3, [sp, #40]	; 0x28
 8008f28:	18be      	adds	r6, r7, r2
 8008f2a:	9b04      	ldr	r3, [sp, #16]
 8008f2c:	42b7      	cmp	r7, r6
 8008f2e:	4415      	add	r5, r2
 8008f30:	441d      	add	r5, r3
 8008f32:	463b      	mov	r3, r7
 8008f34:	bfa8      	it	ge
 8008f36:	4633      	movge	r3, r6
 8008f38:	42ab      	cmp	r3, r5
 8008f3a:	bfa8      	it	ge
 8008f3c:	462b      	movge	r3, r5
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	bfc2      	ittt	gt
 8008f42:	1af6      	subgt	r6, r6, r3
 8008f44:	1aed      	subgt	r5, r5, r3
 8008f46:	1aff      	subgt	r7, r7, r3
 8008f48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f4a:	b1bb      	cbz	r3, 8008f7c <_strtod_l+0x724>
 8008f4c:	4641      	mov	r1, r8
 8008f4e:	461a      	mov	r2, r3
 8008f50:	4648      	mov	r0, r9
 8008f52:	f001 fe7d 	bl	800ac50 <__pow5mult>
 8008f56:	4680      	mov	r8, r0
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	f43f ae9b 	beq.w	8008c94 <_strtod_l+0x43c>
 8008f5e:	4601      	mov	r1, r0
 8008f60:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008f62:	4648      	mov	r0, r9
 8008f64:	f001 fdde 	bl	800ab24 <__multiply>
 8008f68:	900c      	str	r0, [sp, #48]	; 0x30
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	f43f ae92 	beq.w	8008c94 <_strtod_l+0x43c>
 8008f70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008f72:	4648      	mov	r0, r9
 8008f74:	f001 fcef 	bl	800a956 <_Bfree>
 8008f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f7a:	931c      	str	r3, [sp, #112]	; 0x70
 8008f7c:	2e00      	cmp	r6, #0
 8008f7e:	dc7a      	bgt.n	8009076 <_strtod_l+0x81e>
 8008f80:	9b06      	ldr	r3, [sp, #24]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	dd08      	ble.n	8008f98 <_strtod_l+0x740>
 8008f86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f88:	9905      	ldr	r1, [sp, #20]
 8008f8a:	4648      	mov	r0, r9
 8008f8c:	f001 fe60 	bl	800ac50 <__pow5mult>
 8008f90:	9005      	str	r0, [sp, #20]
 8008f92:	2800      	cmp	r0, #0
 8008f94:	f43f ae7e 	beq.w	8008c94 <_strtod_l+0x43c>
 8008f98:	2d00      	cmp	r5, #0
 8008f9a:	dd08      	ble.n	8008fae <_strtod_l+0x756>
 8008f9c:	462a      	mov	r2, r5
 8008f9e:	9905      	ldr	r1, [sp, #20]
 8008fa0:	4648      	mov	r0, r9
 8008fa2:	f001 fea3 	bl	800acec <__lshift>
 8008fa6:	9005      	str	r0, [sp, #20]
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	f43f ae73 	beq.w	8008c94 <_strtod_l+0x43c>
 8008fae:	2f00      	cmp	r7, #0
 8008fb0:	dd08      	ble.n	8008fc4 <_strtod_l+0x76c>
 8008fb2:	4641      	mov	r1, r8
 8008fb4:	463a      	mov	r2, r7
 8008fb6:	4648      	mov	r0, r9
 8008fb8:	f001 fe98 	bl	800acec <__lshift>
 8008fbc:	4680      	mov	r8, r0
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f43f ae68 	beq.w	8008c94 <_strtod_l+0x43c>
 8008fc4:	9a05      	ldr	r2, [sp, #20]
 8008fc6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008fc8:	4648      	mov	r0, r9
 8008fca:	f001 fefd 	bl	800adc8 <__mdiff>
 8008fce:	4604      	mov	r4, r0
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	f43f ae5f 	beq.w	8008c94 <_strtod_l+0x43c>
 8008fd6:	68c3      	ldr	r3, [r0, #12]
 8008fd8:	930c      	str	r3, [sp, #48]	; 0x30
 8008fda:	2300      	movs	r3, #0
 8008fdc:	60c3      	str	r3, [r0, #12]
 8008fde:	4641      	mov	r1, r8
 8008fe0:	f001 fed8 	bl	800ad94 <__mcmp>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	da55      	bge.n	8009094 <_strtod_l+0x83c>
 8008fe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fea:	b9e3      	cbnz	r3, 8009026 <_strtod_l+0x7ce>
 8008fec:	f1ba 0f00 	cmp.w	sl, #0
 8008ff0:	d119      	bne.n	8009026 <_strtod_l+0x7ce>
 8008ff2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ff6:	b9b3      	cbnz	r3, 8009026 <_strtod_l+0x7ce>
 8008ff8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ffc:	0d1b      	lsrs	r3, r3, #20
 8008ffe:	051b      	lsls	r3, r3, #20
 8009000:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009004:	d90f      	bls.n	8009026 <_strtod_l+0x7ce>
 8009006:	6963      	ldr	r3, [r4, #20]
 8009008:	b913      	cbnz	r3, 8009010 <_strtod_l+0x7b8>
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	2b01      	cmp	r3, #1
 800900e:	dd0a      	ble.n	8009026 <_strtod_l+0x7ce>
 8009010:	4621      	mov	r1, r4
 8009012:	2201      	movs	r2, #1
 8009014:	4648      	mov	r0, r9
 8009016:	f001 fe69 	bl	800acec <__lshift>
 800901a:	4641      	mov	r1, r8
 800901c:	4604      	mov	r4, r0
 800901e:	f001 feb9 	bl	800ad94 <__mcmp>
 8009022:	2800      	cmp	r0, #0
 8009024:	dc67      	bgt.n	80090f6 <_strtod_l+0x89e>
 8009026:	9b04      	ldr	r3, [sp, #16]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d171      	bne.n	8009110 <_strtod_l+0x8b8>
 800902c:	e63d      	b.n	8008caa <_strtod_l+0x452>
 800902e:	f018 0f01 	tst.w	r8, #1
 8009032:	d004      	beq.n	800903e <_strtod_l+0x7e6>
 8009034:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009038:	f7f7 fade 	bl	80005f8 <__aeabi_dmul>
 800903c:	2301      	movs	r3, #1
 800903e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009042:	3508      	adds	r5, #8
 8009044:	e6e5      	b.n	8008e12 <_strtod_l+0x5ba>
 8009046:	f04f 32ff 	mov.w	r2, #4294967295
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
 800904e:	ea03 0a0a 	and.w	sl, r3, sl
 8009052:	e6ff      	b.n	8008e54 <_strtod_l+0x5fc>
 8009054:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009058:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800905c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009060:	36e2      	adds	r6, #226	; 0xe2
 8009062:	fa01 f306 	lsl.w	r3, r1, r6
 8009066:	930a      	str	r3, [sp, #40]	; 0x28
 8009068:	910f      	str	r1, [sp, #60]	; 0x3c
 800906a:	e75d      	b.n	8008f28 <_strtod_l+0x6d0>
 800906c:	2300      	movs	r3, #0
 800906e:	930a      	str	r3, [sp, #40]	; 0x28
 8009070:	2301      	movs	r3, #1
 8009072:	930f      	str	r3, [sp, #60]	; 0x3c
 8009074:	e758      	b.n	8008f28 <_strtod_l+0x6d0>
 8009076:	4632      	mov	r2, r6
 8009078:	991c      	ldr	r1, [sp, #112]	; 0x70
 800907a:	4648      	mov	r0, r9
 800907c:	f001 fe36 	bl	800acec <__lshift>
 8009080:	901c      	str	r0, [sp, #112]	; 0x70
 8009082:	2800      	cmp	r0, #0
 8009084:	f47f af7c 	bne.w	8008f80 <_strtod_l+0x728>
 8009088:	e604      	b.n	8008c94 <_strtod_l+0x43c>
 800908a:	bf00      	nop
 800908c:	0800bc90 	.word	0x0800bc90
 8009090:	fffffc02 	.word	0xfffffc02
 8009094:	465d      	mov	r5, fp
 8009096:	f040 8086 	bne.w	80091a6 <_strtod_l+0x94e>
 800909a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800909c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090a0:	b32a      	cbz	r2, 80090ee <_strtod_l+0x896>
 80090a2:	4aaf      	ldr	r2, [pc, #700]	; (8009360 <_strtod_l+0xb08>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d153      	bne.n	8009150 <_strtod_l+0x8f8>
 80090a8:	9b04      	ldr	r3, [sp, #16]
 80090aa:	4650      	mov	r0, sl
 80090ac:	b1d3      	cbz	r3, 80090e4 <_strtod_l+0x88c>
 80090ae:	4aad      	ldr	r2, [pc, #692]	; (8009364 <_strtod_l+0xb0c>)
 80090b0:	402a      	ands	r2, r5
 80090b2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80090b6:	f04f 31ff 	mov.w	r1, #4294967295
 80090ba:	d816      	bhi.n	80090ea <_strtod_l+0x892>
 80090bc:	0d12      	lsrs	r2, r2, #20
 80090be:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80090c2:	fa01 f303 	lsl.w	r3, r1, r3
 80090c6:	4298      	cmp	r0, r3
 80090c8:	d142      	bne.n	8009150 <_strtod_l+0x8f8>
 80090ca:	4ba7      	ldr	r3, [pc, #668]	; (8009368 <_strtod_l+0xb10>)
 80090cc:	429d      	cmp	r5, r3
 80090ce:	d102      	bne.n	80090d6 <_strtod_l+0x87e>
 80090d0:	3001      	adds	r0, #1
 80090d2:	f43f addf 	beq.w	8008c94 <_strtod_l+0x43c>
 80090d6:	4ba3      	ldr	r3, [pc, #652]	; (8009364 <_strtod_l+0xb0c>)
 80090d8:	402b      	ands	r3, r5
 80090da:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80090de:	f04f 0a00 	mov.w	sl, #0
 80090e2:	e7a0      	b.n	8009026 <_strtod_l+0x7ce>
 80090e4:	f04f 33ff 	mov.w	r3, #4294967295
 80090e8:	e7ed      	b.n	80090c6 <_strtod_l+0x86e>
 80090ea:	460b      	mov	r3, r1
 80090ec:	e7eb      	b.n	80090c6 <_strtod_l+0x86e>
 80090ee:	bb7b      	cbnz	r3, 8009150 <_strtod_l+0x8f8>
 80090f0:	f1ba 0f00 	cmp.w	sl, #0
 80090f4:	d12c      	bne.n	8009150 <_strtod_l+0x8f8>
 80090f6:	9904      	ldr	r1, [sp, #16]
 80090f8:	4a9a      	ldr	r2, [pc, #616]	; (8009364 <_strtod_l+0xb0c>)
 80090fa:	465b      	mov	r3, fp
 80090fc:	b1f1      	cbz	r1, 800913c <_strtod_l+0x8e4>
 80090fe:	ea02 010b 	and.w	r1, r2, fp
 8009102:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009106:	dc19      	bgt.n	800913c <_strtod_l+0x8e4>
 8009108:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800910c:	f77f ae5b 	ble.w	8008dc6 <_strtod_l+0x56e>
 8009110:	4a96      	ldr	r2, [pc, #600]	; (800936c <_strtod_l+0xb14>)
 8009112:	2300      	movs	r3, #0
 8009114:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009118:	4650      	mov	r0, sl
 800911a:	4659      	mov	r1, fp
 800911c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009120:	f7f7 fa6a 	bl	80005f8 <__aeabi_dmul>
 8009124:	4682      	mov	sl, r0
 8009126:	468b      	mov	fp, r1
 8009128:	2900      	cmp	r1, #0
 800912a:	f47f adbe 	bne.w	8008caa <_strtod_l+0x452>
 800912e:	2800      	cmp	r0, #0
 8009130:	f47f adbb 	bne.w	8008caa <_strtod_l+0x452>
 8009134:	2322      	movs	r3, #34	; 0x22
 8009136:	f8c9 3000 	str.w	r3, [r9]
 800913a:	e5b6      	b.n	8008caa <_strtod_l+0x452>
 800913c:	4013      	ands	r3, r2
 800913e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009142:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009146:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800914a:	f04f 3aff 	mov.w	sl, #4294967295
 800914e:	e76a      	b.n	8009026 <_strtod_l+0x7ce>
 8009150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009152:	b193      	cbz	r3, 800917a <_strtod_l+0x922>
 8009154:	422b      	tst	r3, r5
 8009156:	f43f af66 	beq.w	8009026 <_strtod_l+0x7ce>
 800915a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800915c:	9a04      	ldr	r2, [sp, #16]
 800915e:	4650      	mov	r0, sl
 8009160:	4659      	mov	r1, fp
 8009162:	b173      	cbz	r3, 8009182 <_strtod_l+0x92a>
 8009164:	f7ff fb5a 	bl	800881c <sulp>
 8009168:	4602      	mov	r2, r0
 800916a:	460b      	mov	r3, r1
 800916c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009170:	f7f7 f88c 	bl	800028c <__adddf3>
 8009174:	4682      	mov	sl, r0
 8009176:	468b      	mov	fp, r1
 8009178:	e755      	b.n	8009026 <_strtod_l+0x7ce>
 800917a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800917c:	ea13 0f0a 	tst.w	r3, sl
 8009180:	e7e9      	b.n	8009156 <_strtod_l+0x8fe>
 8009182:	f7ff fb4b 	bl	800881c <sulp>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800918e:	f7f7 f87b 	bl	8000288 <__aeabi_dsub>
 8009192:	2200      	movs	r2, #0
 8009194:	2300      	movs	r3, #0
 8009196:	4682      	mov	sl, r0
 8009198:	468b      	mov	fp, r1
 800919a:	f7f7 fc95 	bl	8000ac8 <__aeabi_dcmpeq>
 800919e:	2800      	cmp	r0, #0
 80091a0:	f47f ae11 	bne.w	8008dc6 <_strtod_l+0x56e>
 80091a4:	e73f      	b.n	8009026 <_strtod_l+0x7ce>
 80091a6:	4641      	mov	r1, r8
 80091a8:	4620      	mov	r0, r4
 80091aa:	f001 ff30 	bl	800b00e <__ratio>
 80091ae:	ec57 6b10 	vmov	r6, r7, d0
 80091b2:	2200      	movs	r2, #0
 80091b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80091b8:	ee10 0a10 	vmov	r0, s0
 80091bc:	4639      	mov	r1, r7
 80091be:	f7f7 fc97 	bl	8000af0 <__aeabi_dcmple>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	d077      	beq.n	80092b6 <_strtod_l+0xa5e>
 80091c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d04a      	beq.n	8009262 <_strtod_l+0xa0a>
 80091cc:	4b68      	ldr	r3, [pc, #416]	; (8009370 <_strtod_l+0xb18>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80091d4:	4f66      	ldr	r7, [pc, #408]	; (8009370 <_strtod_l+0xb18>)
 80091d6:	2600      	movs	r6, #0
 80091d8:	4b62      	ldr	r3, [pc, #392]	; (8009364 <_strtod_l+0xb0c>)
 80091da:	402b      	ands	r3, r5
 80091dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80091de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80091e0:	4b64      	ldr	r3, [pc, #400]	; (8009374 <_strtod_l+0xb1c>)
 80091e2:	429a      	cmp	r2, r3
 80091e4:	f040 80ce 	bne.w	8009384 <_strtod_l+0xb2c>
 80091e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80091ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091f0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80091f4:	ec4b ab10 	vmov	d0, sl, fp
 80091f8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80091fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009200:	f001 fe40 	bl	800ae84 <__ulp>
 8009204:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009208:	ec53 2b10 	vmov	r2, r3, d0
 800920c:	f7f7 f9f4 	bl	80005f8 <__aeabi_dmul>
 8009210:	4652      	mov	r2, sl
 8009212:	465b      	mov	r3, fp
 8009214:	f7f7 f83a 	bl	800028c <__adddf3>
 8009218:	460b      	mov	r3, r1
 800921a:	4952      	ldr	r1, [pc, #328]	; (8009364 <_strtod_l+0xb0c>)
 800921c:	4a56      	ldr	r2, [pc, #344]	; (8009378 <_strtod_l+0xb20>)
 800921e:	4019      	ands	r1, r3
 8009220:	4291      	cmp	r1, r2
 8009222:	4682      	mov	sl, r0
 8009224:	d95b      	bls.n	80092de <_strtod_l+0xa86>
 8009226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009228:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800922c:	4293      	cmp	r3, r2
 800922e:	d103      	bne.n	8009238 <_strtod_l+0x9e0>
 8009230:	9b08      	ldr	r3, [sp, #32]
 8009232:	3301      	adds	r3, #1
 8009234:	f43f ad2e 	beq.w	8008c94 <_strtod_l+0x43c>
 8009238:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009368 <_strtod_l+0xb10>
 800923c:	f04f 3aff 	mov.w	sl, #4294967295
 8009240:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009242:	4648      	mov	r0, r9
 8009244:	f001 fb87 	bl	800a956 <_Bfree>
 8009248:	9905      	ldr	r1, [sp, #20]
 800924a:	4648      	mov	r0, r9
 800924c:	f001 fb83 	bl	800a956 <_Bfree>
 8009250:	4641      	mov	r1, r8
 8009252:	4648      	mov	r0, r9
 8009254:	f001 fb7f 	bl	800a956 <_Bfree>
 8009258:	4621      	mov	r1, r4
 800925a:	4648      	mov	r0, r9
 800925c:	f001 fb7b 	bl	800a956 <_Bfree>
 8009260:	e619      	b.n	8008e96 <_strtod_l+0x63e>
 8009262:	f1ba 0f00 	cmp.w	sl, #0
 8009266:	d11a      	bne.n	800929e <_strtod_l+0xa46>
 8009268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800926c:	b9eb      	cbnz	r3, 80092aa <_strtod_l+0xa52>
 800926e:	2200      	movs	r2, #0
 8009270:	4b3f      	ldr	r3, [pc, #252]	; (8009370 <_strtod_l+0xb18>)
 8009272:	4630      	mov	r0, r6
 8009274:	4639      	mov	r1, r7
 8009276:	f7f7 fc31 	bl	8000adc <__aeabi_dcmplt>
 800927a:	b9c8      	cbnz	r0, 80092b0 <_strtod_l+0xa58>
 800927c:	4630      	mov	r0, r6
 800927e:	4639      	mov	r1, r7
 8009280:	2200      	movs	r2, #0
 8009282:	4b3e      	ldr	r3, [pc, #248]	; (800937c <_strtod_l+0xb24>)
 8009284:	f7f7 f9b8 	bl	80005f8 <__aeabi_dmul>
 8009288:	4606      	mov	r6, r0
 800928a:	460f      	mov	r7, r1
 800928c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009290:	9618      	str	r6, [sp, #96]	; 0x60
 8009292:	9319      	str	r3, [sp, #100]	; 0x64
 8009294:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8009298:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800929c:	e79c      	b.n	80091d8 <_strtod_l+0x980>
 800929e:	f1ba 0f01 	cmp.w	sl, #1
 80092a2:	d102      	bne.n	80092aa <_strtod_l+0xa52>
 80092a4:	2d00      	cmp	r5, #0
 80092a6:	f43f ad8e 	beq.w	8008dc6 <_strtod_l+0x56e>
 80092aa:	2200      	movs	r2, #0
 80092ac:	4b34      	ldr	r3, [pc, #208]	; (8009380 <_strtod_l+0xb28>)
 80092ae:	e78f      	b.n	80091d0 <_strtod_l+0x978>
 80092b0:	2600      	movs	r6, #0
 80092b2:	4f32      	ldr	r7, [pc, #200]	; (800937c <_strtod_l+0xb24>)
 80092b4:	e7ea      	b.n	800928c <_strtod_l+0xa34>
 80092b6:	4b31      	ldr	r3, [pc, #196]	; (800937c <_strtod_l+0xb24>)
 80092b8:	4630      	mov	r0, r6
 80092ba:	4639      	mov	r1, r7
 80092bc:	2200      	movs	r2, #0
 80092be:	f7f7 f99b 	bl	80005f8 <__aeabi_dmul>
 80092c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092c4:	4606      	mov	r6, r0
 80092c6:	460f      	mov	r7, r1
 80092c8:	b933      	cbnz	r3, 80092d8 <_strtod_l+0xa80>
 80092ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80092ce:	9010      	str	r0, [sp, #64]	; 0x40
 80092d0:	9311      	str	r3, [sp, #68]	; 0x44
 80092d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092d6:	e7df      	b.n	8009298 <_strtod_l+0xa40>
 80092d8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80092dc:	e7f9      	b.n	80092d2 <_strtod_l+0xa7a>
 80092de:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80092e2:	9b04      	ldr	r3, [sp, #16]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1ab      	bne.n	8009240 <_strtod_l+0x9e8>
 80092e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80092ec:	0d1b      	lsrs	r3, r3, #20
 80092ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092f0:	051b      	lsls	r3, r3, #20
 80092f2:	429a      	cmp	r2, r3
 80092f4:	465d      	mov	r5, fp
 80092f6:	d1a3      	bne.n	8009240 <_strtod_l+0x9e8>
 80092f8:	4639      	mov	r1, r7
 80092fa:	4630      	mov	r0, r6
 80092fc:	f7f7 fc2c 	bl	8000b58 <__aeabi_d2iz>
 8009300:	f7f7 f910 	bl	8000524 <__aeabi_i2d>
 8009304:	460b      	mov	r3, r1
 8009306:	4602      	mov	r2, r0
 8009308:	4639      	mov	r1, r7
 800930a:	4630      	mov	r0, r6
 800930c:	f7f6 ffbc 	bl	8000288 <__aeabi_dsub>
 8009310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009312:	4606      	mov	r6, r0
 8009314:	460f      	mov	r7, r1
 8009316:	b933      	cbnz	r3, 8009326 <_strtod_l+0xace>
 8009318:	f1ba 0f00 	cmp.w	sl, #0
 800931c:	d103      	bne.n	8009326 <_strtod_l+0xace>
 800931e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8009322:	2d00      	cmp	r5, #0
 8009324:	d06d      	beq.n	8009402 <_strtod_l+0xbaa>
 8009326:	a30a      	add	r3, pc, #40	; (adr r3, 8009350 <_strtod_l+0xaf8>)
 8009328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932c:	4630      	mov	r0, r6
 800932e:	4639      	mov	r1, r7
 8009330:	f7f7 fbd4 	bl	8000adc <__aeabi_dcmplt>
 8009334:	2800      	cmp	r0, #0
 8009336:	f47f acb8 	bne.w	8008caa <_strtod_l+0x452>
 800933a:	a307      	add	r3, pc, #28	; (adr r3, 8009358 <_strtod_l+0xb00>)
 800933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009340:	4630      	mov	r0, r6
 8009342:	4639      	mov	r1, r7
 8009344:	f7f7 fbe8 	bl	8000b18 <__aeabi_dcmpgt>
 8009348:	2800      	cmp	r0, #0
 800934a:	f43f af79 	beq.w	8009240 <_strtod_l+0x9e8>
 800934e:	e4ac      	b.n	8008caa <_strtod_l+0x452>
 8009350:	94a03595 	.word	0x94a03595
 8009354:	3fdfffff 	.word	0x3fdfffff
 8009358:	35afe535 	.word	0x35afe535
 800935c:	3fe00000 	.word	0x3fe00000
 8009360:	000fffff 	.word	0x000fffff
 8009364:	7ff00000 	.word	0x7ff00000
 8009368:	7fefffff 	.word	0x7fefffff
 800936c:	39500000 	.word	0x39500000
 8009370:	3ff00000 	.word	0x3ff00000
 8009374:	7fe00000 	.word	0x7fe00000
 8009378:	7c9fffff 	.word	0x7c9fffff
 800937c:	3fe00000 	.word	0x3fe00000
 8009380:	bff00000 	.word	0xbff00000
 8009384:	9b04      	ldr	r3, [sp, #16]
 8009386:	b333      	cbz	r3, 80093d6 <_strtod_l+0xb7e>
 8009388:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800938a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800938e:	d822      	bhi.n	80093d6 <_strtod_l+0xb7e>
 8009390:	a327      	add	r3, pc, #156	; (adr r3, 8009430 <_strtod_l+0xbd8>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	4630      	mov	r0, r6
 8009398:	4639      	mov	r1, r7
 800939a:	f7f7 fba9 	bl	8000af0 <__aeabi_dcmple>
 800939e:	b1a0      	cbz	r0, 80093ca <_strtod_l+0xb72>
 80093a0:	4639      	mov	r1, r7
 80093a2:	4630      	mov	r0, r6
 80093a4:	f7f7 fc00 	bl	8000ba8 <__aeabi_d2uiz>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	bf08      	it	eq
 80093ac:	2001      	moveq	r0, #1
 80093ae:	f7f7 f8a9 	bl	8000504 <__aeabi_ui2d>
 80093b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093b4:	4606      	mov	r6, r0
 80093b6:	460f      	mov	r7, r1
 80093b8:	bb03      	cbnz	r3, 80093fc <_strtod_l+0xba4>
 80093ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80093be:	9012      	str	r0, [sp, #72]	; 0x48
 80093c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80093c2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80093c6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80093ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093ce:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80093d2:	1a9b      	subs	r3, r3, r2
 80093d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80093d6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80093da:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80093de:	f001 fd51 	bl	800ae84 <__ulp>
 80093e2:	4650      	mov	r0, sl
 80093e4:	ec53 2b10 	vmov	r2, r3, d0
 80093e8:	4659      	mov	r1, fp
 80093ea:	f7f7 f905 	bl	80005f8 <__aeabi_dmul>
 80093ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80093f2:	f7f6 ff4b 	bl	800028c <__adddf3>
 80093f6:	4682      	mov	sl, r0
 80093f8:	468b      	mov	fp, r1
 80093fa:	e772      	b.n	80092e2 <_strtod_l+0xa8a>
 80093fc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009400:	e7df      	b.n	80093c2 <_strtod_l+0xb6a>
 8009402:	a30d      	add	r3, pc, #52	; (adr r3, 8009438 <_strtod_l+0xbe0>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	f7f7 fb68 	bl	8000adc <__aeabi_dcmplt>
 800940c:	e79c      	b.n	8009348 <_strtod_l+0xaf0>
 800940e:	2300      	movs	r3, #0
 8009410:	930d      	str	r3, [sp, #52]	; 0x34
 8009412:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009414:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009416:	6013      	str	r3, [r2, #0]
 8009418:	f7ff ba61 	b.w	80088de <_strtod_l+0x86>
 800941c:	2b65      	cmp	r3, #101	; 0x65
 800941e:	f04f 0200 	mov.w	r2, #0
 8009422:	f43f ab4e 	beq.w	8008ac2 <_strtod_l+0x26a>
 8009426:	2101      	movs	r1, #1
 8009428:	4614      	mov	r4, r2
 800942a:	9104      	str	r1, [sp, #16]
 800942c:	f7ff bacb 	b.w	80089c6 <_strtod_l+0x16e>
 8009430:	ffc00000 	.word	0xffc00000
 8009434:	41dfffff 	.word	0x41dfffff
 8009438:	94a03595 	.word	0x94a03595
 800943c:	3fcfffff 	.word	0x3fcfffff

08009440 <_strtod_r>:
 8009440:	4b05      	ldr	r3, [pc, #20]	; (8009458 <_strtod_r+0x18>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	b410      	push	{r4}
 8009446:	6a1b      	ldr	r3, [r3, #32]
 8009448:	4c04      	ldr	r4, [pc, #16]	; (800945c <_strtod_r+0x1c>)
 800944a:	2b00      	cmp	r3, #0
 800944c:	bf08      	it	eq
 800944e:	4623      	moveq	r3, r4
 8009450:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009454:	f7ff ba00 	b.w	8008858 <_strtod_l>
 8009458:	20000020 	.word	0x20000020
 800945c:	20000084 	.word	0x20000084

08009460 <strtod>:
 8009460:	4b07      	ldr	r3, [pc, #28]	; (8009480 <strtod+0x20>)
 8009462:	4a08      	ldr	r2, [pc, #32]	; (8009484 <strtod+0x24>)
 8009464:	b410      	push	{r4}
 8009466:	681c      	ldr	r4, [r3, #0]
 8009468:	6a23      	ldr	r3, [r4, #32]
 800946a:	2b00      	cmp	r3, #0
 800946c:	bf08      	it	eq
 800946e:	4613      	moveq	r3, r2
 8009470:	460a      	mov	r2, r1
 8009472:	4601      	mov	r1, r0
 8009474:	4620      	mov	r0, r4
 8009476:	f85d 4b04 	ldr.w	r4, [sp], #4
 800947a:	f7ff b9ed 	b.w	8008858 <_strtod_l>
 800947e:	bf00      	nop
 8009480:	20000020 	.word	0x20000020
 8009484:	20000084 	.word	0x20000084

08009488 <_strtol_l.isra.0>:
 8009488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800948c:	4680      	mov	r8, r0
 800948e:	4689      	mov	r9, r1
 8009490:	4692      	mov	sl, r2
 8009492:	461e      	mov	r6, r3
 8009494:	460f      	mov	r7, r1
 8009496:	463d      	mov	r5, r7
 8009498:	9808      	ldr	r0, [sp, #32]
 800949a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800949e:	f001 f9ed 	bl	800a87c <__locale_ctype_ptr_l>
 80094a2:	4420      	add	r0, r4
 80094a4:	7843      	ldrb	r3, [r0, #1]
 80094a6:	f013 0308 	ands.w	r3, r3, #8
 80094aa:	d132      	bne.n	8009512 <_strtol_l.isra.0+0x8a>
 80094ac:	2c2d      	cmp	r4, #45	; 0x2d
 80094ae:	d132      	bne.n	8009516 <_strtol_l.isra.0+0x8e>
 80094b0:	787c      	ldrb	r4, [r7, #1]
 80094b2:	1cbd      	adds	r5, r7, #2
 80094b4:	2201      	movs	r2, #1
 80094b6:	2e00      	cmp	r6, #0
 80094b8:	d05d      	beq.n	8009576 <_strtol_l.isra.0+0xee>
 80094ba:	2e10      	cmp	r6, #16
 80094bc:	d109      	bne.n	80094d2 <_strtol_l.isra.0+0x4a>
 80094be:	2c30      	cmp	r4, #48	; 0x30
 80094c0:	d107      	bne.n	80094d2 <_strtol_l.isra.0+0x4a>
 80094c2:	782b      	ldrb	r3, [r5, #0]
 80094c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80094c8:	2b58      	cmp	r3, #88	; 0x58
 80094ca:	d14f      	bne.n	800956c <_strtol_l.isra.0+0xe4>
 80094cc:	786c      	ldrb	r4, [r5, #1]
 80094ce:	2610      	movs	r6, #16
 80094d0:	3502      	adds	r5, #2
 80094d2:	2a00      	cmp	r2, #0
 80094d4:	bf14      	ite	ne
 80094d6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80094da:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80094de:	2700      	movs	r7, #0
 80094e0:	fbb1 fcf6 	udiv	ip, r1, r6
 80094e4:	4638      	mov	r0, r7
 80094e6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80094ea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80094ee:	2b09      	cmp	r3, #9
 80094f0:	d817      	bhi.n	8009522 <_strtol_l.isra.0+0x9a>
 80094f2:	461c      	mov	r4, r3
 80094f4:	42a6      	cmp	r6, r4
 80094f6:	dd23      	ble.n	8009540 <_strtol_l.isra.0+0xb8>
 80094f8:	1c7b      	adds	r3, r7, #1
 80094fa:	d007      	beq.n	800950c <_strtol_l.isra.0+0x84>
 80094fc:	4584      	cmp	ip, r0
 80094fe:	d31c      	bcc.n	800953a <_strtol_l.isra.0+0xb2>
 8009500:	d101      	bne.n	8009506 <_strtol_l.isra.0+0x7e>
 8009502:	45a6      	cmp	lr, r4
 8009504:	db19      	blt.n	800953a <_strtol_l.isra.0+0xb2>
 8009506:	fb00 4006 	mla	r0, r0, r6, r4
 800950a:	2701      	movs	r7, #1
 800950c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009510:	e7eb      	b.n	80094ea <_strtol_l.isra.0+0x62>
 8009512:	462f      	mov	r7, r5
 8009514:	e7bf      	b.n	8009496 <_strtol_l.isra.0+0xe>
 8009516:	2c2b      	cmp	r4, #43	; 0x2b
 8009518:	bf04      	itt	eq
 800951a:	1cbd      	addeq	r5, r7, #2
 800951c:	787c      	ldrbeq	r4, [r7, #1]
 800951e:	461a      	mov	r2, r3
 8009520:	e7c9      	b.n	80094b6 <_strtol_l.isra.0+0x2e>
 8009522:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009526:	2b19      	cmp	r3, #25
 8009528:	d801      	bhi.n	800952e <_strtol_l.isra.0+0xa6>
 800952a:	3c37      	subs	r4, #55	; 0x37
 800952c:	e7e2      	b.n	80094f4 <_strtol_l.isra.0+0x6c>
 800952e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009532:	2b19      	cmp	r3, #25
 8009534:	d804      	bhi.n	8009540 <_strtol_l.isra.0+0xb8>
 8009536:	3c57      	subs	r4, #87	; 0x57
 8009538:	e7dc      	b.n	80094f4 <_strtol_l.isra.0+0x6c>
 800953a:	f04f 37ff 	mov.w	r7, #4294967295
 800953e:	e7e5      	b.n	800950c <_strtol_l.isra.0+0x84>
 8009540:	1c7b      	adds	r3, r7, #1
 8009542:	d108      	bne.n	8009556 <_strtol_l.isra.0+0xce>
 8009544:	2322      	movs	r3, #34	; 0x22
 8009546:	f8c8 3000 	str.w	r3, [r8]
 800954a:	4608      	mov	r0, r1
 800954c:	f1ba 0f00 	cmp.w	sl, #0
 8009550:	d107      	bne.n	8009562 <_strtol_l.isra.0+0xda>
 8009552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009556:	b102      	cbz	r2, 800955a <_strtol_l.isra.0+0xd2>
 8009558:	4240      	negs	r0, r0
 800955a:	f1ba 0f00 	cmp.w	sl, #0
 800955e:	d0f8      	beq.n	8009552 <_strtol_l.isra.0+0xca>
 8009560:	b10f      	cbz	r7, 8009566 <_strtol_l.isra.0+0xde>
 8009562:	f105 39ff 	add.w	r9, r5, #4294967295
 8009566:	f8ca 9000 	str.w	r9, [sl]
 800956a:	e7f2      	b.n	8009552 <_strtol_l.isra.0+0xca>
 800956c:	2430      	movs	r4, #48	; 0x30
 800956e:	2e00      	cmp	r6, #0
 8009570:	d1af      	bne.n	80094d2 <_strtol_l.isra.0+0x4a>
 8009572:	2608      	movs	r6, #8
 8009574:	e7ad      	b.n	80094d2 <_strtol_l.isra.0+0x4a>
 8009576:	2c30      	cmp	r4, #48	; 0x30
 8009578:	d0a3      	beq.n	80094c2 <_strtol_l.isra.0+0x3a>
 800957a:	260a      	movs	r6, #10
 800957c:	e7a9      	b.n	80094d2 <_strtol_l.isra.0+0x4a>
	...

08009580 <_strtol_r>:
 8009580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009582:	4c06      	ldr	r4, [pc, #24]	; (800959c <_strtol_r+0x1c>)
 8009584:	4d06      	ldr	r5, [pc, #24]	; (80095a0 <_strtol_r+0x20>)
 8009586:	6824      	ldr	r4, [r4, #0]
 8009588:	6a24      	ldr	r4, [r4, #32]
 800958a:	2c00      	cmp	r4, #0
 800958c:	bf08      	it	eq
 800958e:	462c      	moveq	r4, r5
 8009590:	9400      	str	r4, [sp, #0]
 8009592:	f7ff ff79 	bl	8009488 <_strtol_l.isra.0>
 8009596:	b003      	add	sp, #12
 8009598:	bd30      	pop	{r4, r5, pc}
 800959a:	bf00      	nop
 800959c:	20000020 	.word	0x20000020
 80095a0:	20000084 	.word	0x20000084

080095a4 <quorem>:
 80095a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a8:	6903      	ldr	r3, [r0, #16]
 80095aa:	690c      	ldr	r4, [r1, #16]
 80095ac:	42a3      	cmp	r3, r4
 80095ae:	4680      	mov	r8, r0
 80095b0:	f2c0 8082 	blt.w	80096b8 <quorem+0x114>
 80095b4:	3c01      	subs	r4, #1
 80095b6:	f101 0714 	add.w	r7, r1, #20
 80095ba:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80095be:	f100 0614 	add.w	r6, r0, #20
 80095c2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80095c6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80095ca:	eb06 030c 	add.w	r3, r6, ip
 80095ce:	3501      	adds	r5, #1
 80095d0:	eb07 090c 	add.w	r9, r7, ip
 80095d4:	9301      	str	r3, [sp, #4]
 80095d6:	fbb0 f5f5 	udiv	r5, r0, r5
 80095da:	b395      	cbz	r5, 8009642 <quorem+0x9e>
 80095dc:	f04f 0a00 	mov.w	sl, #0
 80095e0:	4638      	mov	r0, r7
 80095e2:	46b6      	mov	lr, r6
 80095e4:	46d3      	mov	fp, sl
 80095e6:	f850 2b04 	ldr.w	r2, [r0], #4
 80095ea:	b293      	uxth	r3, r2
 80095ec:	fb05 a303 	mla	r3, r5, r3, sl
 80095f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	ebab 0303 	sub.w	r3, fp, r3
 80095fa:	0c12      	lsrs	r2, r2, #16
 80095fc:	f8de b000 	ldr.w	fp, [lr]
 8009600:	fb05 a202 	mla	r2, r5, r2, sl
 8009604:	fa13 f38b 	uxtah	r3, r3, fp
 8009608:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800960c:	fa1f fb82 	uxth.w	fp, r2
 8009610:	f8de 2000 	ldr.w	r2, [lr]
 8009614:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009618:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800961c:	b29b      	uxth	r3, r3
 800961e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009622:	4581      	cmp	r9, r0
 8009624:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009628:	f84e 3b04 	str.w	r3, [lr], #4
 800962c:	d2db      	bcs.n	80095e6 <quorem+0x42>
 800962e:	f856 300c 	ldr.w	r3, [r6, ip]
 8009632:	b933      	cbnz	r3, 8009642 <quorem+0x9e>
 8009634:	9b01      	ldr	r3, [sp, #4]
 8009636:	3b04      	subs	r3, #4
 8009638:	429e      	cmp	r6, r3
 800963a:	461a      	mov	r2, r3
 800963c:	d330      	bcc.n	80096a0 <quorem+0xfc>
 800963e:	f8c8 4010 	str.w	r4, [r8, #16]
 8009642:	4640      	mov	r0, r8
 8009644:	f001 fba6 	bl	800ad94 <__mcmp>
 8009648:	2800      	cmp	r0, #0
 800964a:	db25      	blt.n	8009698 <quorem+0xf4>
 800964c:	3501      	adds	r5, #1
 800964e:	4630      	mov	r0, r6
 8009650:	f04f 0c00 	mov.w	ip, #0
 8009654:	f857 2b04 	ldr.w	r2, [r7], #4
 8009658:	f8d0 e000 	ldr.w	lr, [r0]
 800965c:	b293      	uxth	r3, r2
 800965e:	ebac 0303 	sub.w	r3, ip, r3
 8009662:	0c12      	lsrs	r2, r2, #16
 8009664:	fa13 f38e 	uxtah	r3, r3, lr
 8009668:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800966c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009670:	b29b      	uxth	r3, r3
 8009672:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009676:	45b9      	cmp	r9, r7
 8009678:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800967c:	f840 3b04 	str.w	r3, [r0], #4
 8009680:	d2e8      	bcs.n	8009654 <quorem+0xb0>
 8009682:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009686:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800968a:	b92a      	cbnz	r2, 8009698 <quorem+0xf4>
 800968c:	3b04      	subs	r3, #4
 800968e:	429e      	cmp	r6, r3
 8009690:	461a      	mov	r2, r3
 8009692:	d30b      	bcc.n	80096ac <quorem+0x108>
 8009694:	f8c8 4010 	str.w	r4, [r8, #16]
 8009698:	4628      	mov	r0, r5
 800969a:	b003      	add	sp, #12
 800969c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a0:	6812      	ldr	r2, [r2, #0]
 80096a2:	3b04      	subs	r3, #4
 80096a4:	2a00      	cmp	r2, #0
 80096a6:	d1ca      	bne.n	800963e <quorem+0x9a>
 80096a8:	3c01      	subs	r4, #1
 80096aa:	e7c5      	b.n	8009638 <quorem+0x94>
 80096ac:	6812      	ldr	r2, [r2, #0]
 80096ae:	3b04      	subs	r3, #4
 80096b0:	2a00      	cmp	r2, #0
 80096b2:	d1ef      	bne.n	8009694 <quorem+0xf0>
 80096b4:	3c01      	subs	r4, #1
 80096b6:	e7ea      	b.n	800968e <quorem+0xea>
 80096b8:	2000      	movs	r0, #0
 80096ba:	e7ee      	b.n	800969a <quorem+0xf6>
 80096bc:	0000      	movs	r0, r0
	...

080096c0 <_dtoa_r>:
 80096c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c4:	ec57 6b10 	vmov	r6, r7, d0
 80096c8:	b097      	sub	sp, #92	; 0x5c
 80096ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096cc:	9106      	str	r1, [sp, #24]
 80096ce:	4604      	mov	r4, r0
 80096d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80096d2:	9312      	str	r3, [sp, #72]	; 0x48
 80096d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096d8:	e9cd 6700 	strd	r6, r7, [sp]
 80096dc:	b93d      	cbnz	r5, 80096ee <_dtoa_r+0x2e>
 80096de:	2010      	movs	r0, #16
 80096e0:	f001 f8e0 	bl	800a8a4 <malloc>
 80096e4:	6260      	str	r0, [r4, #36]	; 0x24
 80096e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80096ea:	6005      	str	r5, [r0, #0]
 80096ec:	60c5      	str	r5, [r0, #12]
 80096ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096f0:	6819      	ldr	r1, [r3, #0]
 80096f2:	b151      	cbz	r1, 800970a <_dtoa_r+0x4a>
 80096f4:	685a      	ldr	r2, [r3, #4]
 80096f6:	604a      	str	r2, [r1, #4]
 80096f8:	2301      	movs	r3, #1
 80096fa:	4093      	lsls	r3, r2
 80096fc:	608b      	str	r3, [r1, #8]
 80096fe:	4620      	mov	r0, r4
 8009700:	f001 f929 	bl	800a956 <_Bfree>
 8009704:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009706:	2200      	movs	r2, #0
 8009708:	601a      	str	r2, [r3, #0]
 800970a:	1e3b      	subs	r3, r7, #0
 800970c:	bfbb      	ittet	lt
 800970e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009712:	9301      	strlt	r3, [sp, #4]
 8009714:	2300      	movge	r3, #0
 8009716:	2201      	movlt	r2, #1
 8009718:	bfac      	ite	ge
 800971a:	f8c8 3000 	strge.w	r3, [r8]
 800971e:	f8c8 2000 	strlt.w	r2, [r8]
 8009722:	4baf      	ldr	r3, [pc, #700]	; (80099e0 <_dtoa_r+0x320>)
 8009724:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009728:	ea33 0308 	bics.w	r3, r3, r8
 800972c:	d114      	bne.n	8009758 <_dtoa_r+0x98>
 800972e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009730:	f242 730f 	movw	r3, #9999	; 0x270f
 8009734:	6013      	str	r3, [r2, #0]
 8009736:	9b00      	ldr	r3, [sp, #0]
 8009738:	b923      	cbnz	r3, 8009744 <_dtoa_r+0x84>
 800973a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800973e:	2800      	cmp	r0, #0
 8009740:	f000 8542 	beq.w	800a1c8 <_dtoa_r+0xb08>
 8009744:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009746:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80099f4 <_dtoa_r+0x334>
 800974a:	2b00      	cmp	r3, #0
 800974c:	f000 8544 	beq.w	800a1d8 <_dtoa_r+0xb18>
 8009750:	f10b 0303 	add.w	r3, fp, #3
 8009754:	f000 bd3e 	b.w	800a1d4 <_dtoa_r+0xb14>
 8009758:	e9dd 6700 	ldrd	r6, r7, [sp]
 800975c:	2200      	movs	r2, #0
 800975e:	2300      	movs	r3, #0
 8009760:	4630      	mov	r0, r6
 8009762:	4639      	mov	r1, r7
 8009764:	f7f7 f9b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009768:	4681      	mov	r9, r0
 800976a:	b168      	cbz	r0, 8009788 <_dtoa_r+0xc8>
 800976c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800976e:	2301      	movs	r3, #1
 8009770:	6013      	str	r3, [r2, #0]
 8009772:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009774:	2b00      	cmp	r3, #0
 8009776:	f000 8524 	beq.w	800a1c2 <_dtoa_r+0xb02>
 800977a:	4b9a      	ldr	r3, [pc, #616]	; (80099e4 <_dtoa_r+0x324>)
 800977c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800977e:	f103 3bff 	add.w	fp, r3, #4294967295
 8009782:	6013      	str	r3, [r2, #0]
 8009784:	f000 bd28 	b.w	800a1d8 <_dtoa_r+0xb18>
 8009788:	aa14      	add	r2, sp, #80	; 0x50
 800978a:	a915      	add	r1, sp, #84	; 0x54
 800978c:	ec47 6b10 	vmov	d0, r6, r7
 8009790:	4620      	mov	r0, r4
 8009792:	f001 fbed 	bl	800af70 <__d2b>
 8009796:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800979a:	9004      	str	r0, [sp, #16]
 800979c:	2d00      	cmp	r5, #0
 800979e:	d07c      	beq.n	800989a <_dtoa_r+0x1da>
 80097a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097a4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80097a8:	46b2      	mov	sl, r6
 80097aa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80097ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097b2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80097b6:	2200      	movs	r2, #0
 80097b8:	4b8b      	ldr	r3, [pc, #556]	; (80099e8 <_dtoa_r+0x328>)
 80097ba:	4650      	mov	r0, sl
 80097bc:	4659      	mov	r1, fp
 80097be:	f7f6 fd63 	bl	8000288 <__aeabi_dsub>
 80097c2:	a381      	add	r3, pc, #516	; (adr r3, 80099c8 <_dtoa_r+0x308>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	a380      	add	r3, pc, #512	; (adr r3, 80099d0 <_dtoa_r+0x310>)
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	f7f6 fd5b 	bl	800028c <__adddf3>
 80097d6:	4606      	mov	r6, r0
 80097d8:	4628      	mov	r0, r5
 80097da:	460f      	mov	r7, r1
 80097dc:	f7f6 fea2 	bl	8000524 <__aeabi_i2d>
 80097e0:	a37d      	add	r3, pc, #500	; (adr r3, 80099d8 <_dtoa_r+0x318>)
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	f7f6 ff07 	bl	80005f8 <__aeabi_dmul>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4630      	mov	r0, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	f7f6 fd4b 	bl	800028c <__adddf3>
 80097f6:	4606      	mov	r6, r0
 80097f8:	460f      	mov	r7, r1
 80097fa:	f7f7 f9ad 	bl	8000b58 <__aeabi_d2iz>
 80097fe:	2200      	movs	r2, #0
 8009800:	4682      	mov	sl, r0
 8009802:	2300      	movs	r3, #0
 8009804:	4630      	mov	r0, r6
 8009806:	4639      	mov	r1, r7
 8009808:	f7f7 f968 	bl	8000adc <__aeabi_dcmplt>
 800980c:	b148      	cbz	r0, 8009822 <_dtoa_r+0x162>
 800980e:	4650      	mov	r0, sl
 8009810:	f7f6 fe88 	bl	8000524 <__aeabi_i2d>
 8009814:	4632      	mov	r2, r6
 8009816:	463b      	mov	r3, r7
 8009818:	f7f7 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 800981c:	b908      	cbnz	r0, 8009822 <_dtoa_r+0x162>
 800981e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009822:	f1ba 0f16 	cmp.w	sl, #22
 8009826:	d859      	bhi.n	80098dc <_dtoa_r+0x21c>
 8009828:	4970      	ldr	r1, [pc, #448]	; (80099ec <_dtoa_r+0x32c>)
 800982a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800982e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009832:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009836:	f7f7 f96f 	bl	8000b18 <__aeabi_dcmpgt>
 800983a:	2800      	cmp	r0, #0
 800983c:	d050      	beq.n	80098e0 <_dtoa_r+0x220>
 800983e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009842:	2300      	movs	r3, #0
 8009844:	930f      	str	r3, [sp, #60]	; 0x3c
 8009846:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009848:	1b5d      	subs	r5, r3, r5
 800984a:	f1b5 0801 	subs.w	r8, r5, #1
 800984e:	bf49      	itett	mi
 8009850:	f1c5 0301 	rsbmi	r3, r5, #1
 8009854:	2300      	movpl	r3, #0
 8009856:	9305      	strmi	r3, [sp, #20]
 8009858:	f04f 0800 	movmi.w	r8, #0
 800985c:	bf58      	it	pl
 800985e:	9305      	strpl	r3, [sp, #20]
 8009860:	f1ba 0f00 	cmp.w	sl, #0
 8009864:	db3e      	blt.n	80098e4 <_dtoa_r+0x224>
 8009866:	2300      	movs	r3, #0
 8009868:	44d0      	add	r8, sl
 800986a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800986e:	9307      	str	r3, [sp, #28]
 8009870:	9b06      	ldr	r3, [sp, #24]
 8009872:	2b09      	cmp	r3, #9
 8009874:	f200 8090 	bhi.w	8009998 <_dtoa_r+0x2d8>
 8009878:	2b05      	cmp	r3, #5
 800987a:	bfc4      	itt	gt
 800987c:	3b04      	subgt	r3, #4
 800987e:	9306      	strgt	r3, [sp, #24]
 8009880:	9b06      	ldr	r3, [sp, #24]
 8009882:	f1a3 0302 	sub.w	r3, r3, #2
 8009886:	bfcc      	ite	gt
 8009888:	2500      	movgt	r5, #0
 800988a:	2501      	movle	r5, #1
 800988c:	2b03      	cmp	r3, #3
 800988e:	f200 808f 	bhi.w	80099b0 <_dtoa_r+0x2f0>
 8009892:	e8df f003 	tbb	[pc, r3]
 8009896:	7f7d      	.short	0x7f7d
 8009898:	7131      	.short	0x7131
 800989a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800989e:	441d      	add	r5, r3
 80098a0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80098a4:	2820      	cmp	r0, #32
 80098a6:	dd13      	ble.n	80098d0 <_dtoa_r+0x210>
 80098a8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80098ac:	9b00      	ldr	r3, [sp, #0]
 80098ae:	fa08 f800 	lsl.w	r8, r8, r0
 80098b2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80098b6:	fa23 f000 	lsr.w	r0, r3, r0
 80098ba:	ea48 0000 	orr.w	r0, r8, r0
 80098be:	f7f6 fe21 	bl	8000504 <__aeabi_ui2d>
 80098c2:	2301      	movs	r3, #1
 80098c4:	4682      	mov	sl, r0
 80098c6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80098ca:	3d01      	subs	r5, #1
 80098cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80098ce:	e772      	b.n	80097b6 <_dtoa_r+0xf6>
 80098d0:	9b00      	ldr	r3, [sp, #0]
 80098d2:	f1c0 0020 	rsb	r0, r0, #32
 80098d6:	fa03 f000 	lsl.w	r0, r3, r0
 80098da:	e7f0      	b.n	80098be <_dtoa_r+0x1fe>
 80098dc:	2301      	movs	r3, #1
 80098de:	e7b1      	b.n	8009844 <_dtoa_r+0x184>
 80098e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80098e2:	e7b0      	b.n	8009846 <_dtoa_r+0x186>
 80098e4:	9b05      	ldr	r3, [sp, #20]
 80098e6:	eba3 030a 	sub.w	r3, r3, sl
 80098ea:	9305      	str	r3, [sp, #20]
 80098ec:	f1ca 0300 	rsb	r3, sl, #0
 80098f0:	9307      	str	r3, [sp, #28]
 80098f2:	2300      	movs	r3, #0
 80098f4:	930e      	str	r3, [sp, #56]	; 0x38
 80098f6:	e7bb      	b.n	8009870 <_dtoa_r+0x1b0>
 80098f8:	2301      	movs	r3, #1
 80098fa:	930a      	str	r3, [sp, #40]	; 0x28
 80098fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098fe:	2b00      	cmp	r3, #0
 8009900:	dd59      	ble.n	80099b6 <_dtoa_r+0x2f6>
 8009902:	9302      	str	r3, [sp, #8]
 8009904:	4699      	mov	r9, r3
 8009906:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009908:	2200      	movs	r2, #0
 800990a:	6072      	str	r2, [r6, #4]
 800990c:	2204      	movs	r2, #4
 800990e:	f102 0014 	add.w	r0, r2, #20
 8009912:	4298      	cmp	r0, r3
 8009914:	6871      	ldr	r1, [r6, #4]
 8009916:	d953      	bls.n	80099c0 <_dtoa_r+0x300>
 8009918:	4620      	mov	r0, r4
 800991a:	f000 ffe8 	bl	800a8ee <_Balloc>
 800991e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009920:	6030      	str	r0, [r6, #0]
 8009922:	f1b9 0f0e 	cmp.w	r9, #14
 8009926:	f8d3 b000 	ldr.w	fp, [r3]
 800992a:	f200 80e6 	bhi.w	8009afa <_dtoa_r+0x43a>
 800992e:	2d00      	cmp	r5, #0
 8009930:	f000 80e3 	beq.w	8009afa <_dtoa_r+0x43a>
 8009934:	ed9d 7b00 	vldr	d7, [sp]
 8009938:	f1ba 0f00 	cmp.w	sl, #0
 800993c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009940:	dd74      	ble.n	8009a2c <_dtoa_r+0x36c>
 8009942:	4a2a      	ldr	r2, [pc, #168]	; (80099ec <_dtoa_r+0x32c>)
 8009944:	f00a 030f 	and.w	r3, sl, #15
 8009948:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800994c:	ed93 7b00 	vldr	d7, [r3]
 8009950:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009954:	06f0      	lsls	r0, r6, #27
 8009956:	ed8d 7b08 	vstr	d7, [sp, #32]
 800995a:	d565      	bpl.n	8009a28 <_dtoa_r+0x368>
 800995c:	4b24      	ldr	r3, [pc, #144]	; (80099f0 <_dtoa_r+0x330>)
 800995e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009962:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009966:	f7f6 ff71 	bl	800084c <__aeabi_ddiv>
 800996a:	e9cd 0100 	strd	r0, r1, [sp]
 800996e:	f006 060f 	and.w	r6, r6, #15
 8009972:	2503      	movs	r5, #3
 8009974:	4f1e      	ldr	r7, [pc, #120]	; (80099f0 <_dtoa_r+0x330>)
 8009976:	e04c      	b.n	8009a12 <_dtoa_r+0x352>
 8009978:	2301      	movs	r3, #1
 800997a:	930a      	str	r3, [sp, #40]	; 0x28
 800997c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800997e:	4453      	add	r3, sl
 8009980:	f103 0901 	add.w	r9, r3, #1
 8009984:	9302      	str	r3, [sp, #8]
 8009986:	464b      	mov	r3, r9
 8009988:	2b01      	cmp	r3, #1
 800998a:	bfb8      	it	lt
 800998c:	2301      	movlt	r3, #1
 800998e:	e7ba      	b.n	8009906 <_dtoa_r+0x246>
 8009990:	2300      	movs	r3, #0
 8009992:	e7b2      	b.n	80098fa <_dtoa_r+0x23a>
 8009994:	2300      	movs	r3, #0
 8009996:	e7f0      	b.n	800997a <_dtoa_r+0x2ba>
 8009998:	2501      	movs	r5, #1
 800999a:	2300      	movs	r3, #0
 800999c:	9306      	str	r3, [sp, #24]
 800999e:	950a      	str	r5, [sp, #40]	; 0x28
 80099a0:	f04f 33ff 	mov.w	r3, #4294967295
 80099a4:	9302      	str	r3, [sp, #8]
 80099a6:	4699      	mov	r9, r3
 80099a8:	2200      	movs	r2, #0
 80099aa:	2312      	movs	r3, #18
 80099ac:	920b      	str	r2, [sp, #44]	; 0x2c
 80099ae:	e7aa      	b.n	8009906 <_dtoa_r+0x246>
 80099b0:	2301      	movs	r3, #1
 80099b2:	930a      	str	r3, [sp, #40]	; 0x28
 80099b4:	e7f4      	b.n	80099a0 <_dtoa_r+0x2e0>
 80099b6:	2301      	movs	r3, #1
 80099b8:	9302      	str	r3, [sp, #8]
 80099ba:	4699      	mov	r9, r3
 80099bc:	461a      	mov	r2, r3
 80099be:	e7f5      	b.n	80099ac <_dtoa_r+0x2ec>
 80099c0:	3101      	adds	r1, #1
 80099c2:	6071      	str	r1, [r6, #4]
 80099c4:	0052      	lsls	r2, r2, #1
 80099c6:	e7a2      	b.n	800990e <_dtoa_r+0x24e>
 80099c8:	636f4361 	.word	0x636f4361
 80099cc:	3fd287a7 	.word	0x3fd287a7
 80099d0:	8b60c8b3 	.word	0x8b60c8b3
 80099d4:	3fc68a28 	.word	0x3fc68a28
 80099d8:	509f79fb 	.word	0x509f79fb
 80099dc:	3fd34413 	.word	0x3fd34413
 80099e0:	7ff00000 	.word	0x7ff00000
 80099e4:	0800bc3d 	.word	0x0800bc3d
 80099e8:	3ff80000 	.word	0x3ff80000
 80099ec:	0800bcf8 	.word	0x0800bcf8
 80099f0:	0800bcd0 	.word	0x0800bcd0
 80099f4:	0800bcc1 	.word	0x0800bcc1
 80099f8:	07f1      	lsls	r1, r6, #31
 80099fa:	d508      	bpl.n	8009a0e <_dtoa_r+0x34e>
 80099fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a04:	f7f6 fdf8 	bl	80005f8 <__aeabi_dmul>
 8009a08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009a0c:	3501      	adds	r5, #1
 8009a0e:	1076      	asrs	r6, r6, #1
 8009a10:	3708      	adds	r7, #8
 8009a12:	2e00      	cmp	r6, #0
 8009a14:	d1f0      	bne.n	80099f8 <_dtoa_r+0x338>
 8009a16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009a1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a1e:	f7f6 ff15 	bl	800084c <__aeabi_ddiv>
 8009a22:	e9cd 0100 	strd	r0, r1, [sp]
 8009a26:	e01a      	b.n	8009a5e <_dtoa_r+0x39e>
 8009a28:	2502      	movs	r5, #2
 8009a2a:	e7a3      	b.n	8009974 <_dtoa_r+0x2b4>
 8009a2c:	f000 80a0 	beq.w	8009b70 <_dtoa_r+0x4b0>
 8009a30:	f1ca 0600 	rsb	r6, sl, #0
 8009a34:	4b9f      	ldr	r3, [pc, #636]	; (8009cb4 <_dtoa_r+0x5f4>)
 8009a36:	4fa0      	ldr	r7, [pc, #640]	; (8009cb8 <_dtoa_r+0x5f8>)
 8009a38:	f006 020f 	and.w	r2, r6, #15
 8009a3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009a48:	f7f6 fdd6 	bl	80005f8 <__aeabi_dmul>
 8009a4c:	e9cd 0100 	strd	r0, r1, [sp]
 8009a50:	1136      	asrs	r6, r6, #4
 8009a52:	2300      	movs	r3, #0
 8009a54:	2502      	movs	r5, #2
 8009a56:	2e00      	cmp	r6, #0
 8009a58:	d17f      	bne.n	8009b5a <_dtoa_r+0x49a>
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1e1      	bne.n	8009a22 <_dtoa_r+0x362>
 8009a5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 8087 	beq.w	8009b74 <_dtoa_r+0x4b4>
 8009a66:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	4b93      	ldr	r3, [pc, #588]	; (8009cbc <_dtoa_r+0x5fc>)
 8009a6e:	4630      	mov	r0, r6
 8009a70:	4639      	mov	r1, r7
 8009a72:	f7f7 f833 	bl	8000adc <__aeabi_dcmplt>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d07c      	beq.n	8009b74 <_dtoa_r+0x4b4>
 8009a7a:	f1b9 0f00 	cmp.w	r9, #0
 8009a7e:	d079      	beq.n	8009b74 <_dtoa_r+0x4b4>
 8009a80:	9b02      	ldr	r3, [sp, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd35      	ble.n	8009af2 <_dtoa_r+0x432>
 8009a86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009a8a:	9308      	str	r3, [sp, #32]
 8009a8c:	4639      	mov	r1, r7
 8009a8e:	2200      	movs	r2, #0
 8009a90:	4b8b      	ldr	r3, [pc, #556]	; (8009cc0 <_dtoa_r+0x600>)
 8009a92:	4630      	mov	r0, r6
 8009a94:	f7f6 fdb0 	bl	80005f8 <__aeabi_dmul>
 8009a98:	e9cd 0100 	strd	r0, r1, [sp]
 8009a9c:	9f02      	ldr	r7, [sp, #8]
 8009a9e:	3501      	adds	r5, #1
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	f7f6 fd3f 	bl	8000524 <__aeabi_i2d>
 8009aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009aaa:	f7f6 fda5 	bl	80005f8 <__aeabi_dmul>
 8009aae:	2200      	movs	r2, #0
 8009ab0:	4b84      	ldr	r3, [pc, #528]	; (8009cc4 <_dtoa_r+0x604>)
 8009ab2:	f7f6 fbeb 	bl	800028c <__adddf3>
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009abc:	2f00      	cmp	r7, #0
 8009abe:	d15d      	bne.n	8009b7c <_dtoa_r+0x4bc>
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	4b81      	ldr	r3, [pc, #516]	; (8009cc8 <_dtoa_r+0x608>)
 8009ac4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ac8:	f7f6 fbde 	bl	8000288 <__aeabi_dsub>
 8009acc:	462a      	mov	r2, r5
 8009ace:	4633      	mov	r3, r6
 8009ad0:	e9cd 0100 	strd	r0, r1, [sp]
 8009ad4:	f7f7 f820 	bl	8000b18 <__aeabi_dcmpgt>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	f040 8288 	bne.w	8009fee <_dtoa_r+0x92e>
 8009ade:	462a      	mov	r2, r5
 8009ae0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009ae4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ae8:	f7f6 fff8 	bl	8000adc <__aeabi_dcmplt>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	f040 827c 	bne.w	8009fea <_dtoa_r+0x92a>
 8009af2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009af6:	e9cd 2300 	strd	r2, r3, [sp]
 8009afa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	f2c0 8150 	blt.w	8009da2 <_dtoa_r+0x6e2>
 8009b02:	f1ba 0f0e 	cmp.w	sl, #14
 8009b06:	f300 814c 	bgt.w	8009da2 <_dtoa_r+0x6e2>
 8009b0a:	4b6a      	ldr	r3, [pc, #424]	; (8009cb4 <_dtoa_r+0x5f4>)
 8009b0c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009b10:	ed93 7b00 	vldr	d7, [r3]
 8009b14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009b1c:	f280 80d8 	bge.w	8009cd0 <_dtoa_r+0x610>
 8009b20:	f1b9 0f00 	cmp.w	r9, #0
 8009b24:	f300 80d4 	bgt.w	8009cd0 <_dtoa_r+0x610>
 8009b28:	f040 825e 	bne.w	8009fe8 <_dtoa_r+0x928>
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	4b66      	ldr	r3, [pc, #408]	; (8009cc8 <_dtoa_r+0x608>)
 8009b30:	ec51 0b17 	vmov	r0, r1, d7
 8009b34:	f7f6 fd60 	bl	80005f8 <__aeabi_dmul>
 8009b38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b3c:	f7f6 ffe2 	bl	8000b04 <__aeabi_dcmpge>
 8009b40:	464f      	mov	r7, r9
 8009b42:	464e      	mov	r6, r9
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f040 8234 	bne.w	8009fb2 <_dtoa_r+0x8f2>
 8009b4a:	2331      	movs	r3, #49	; 0x31
 8009b4c:	f10b 0501 	add.w	r5, fp, #1
 8009b50:	f88b 3000 	strb.w	r3, [fp]
 8009b54:	f10a 0a01 	add.w	sl, sl, #1
 8009b58:	e22f      	b.n	8009fba <_dtoa_r+0x8fa>
 8009b5a:	07f2      	lsls	r2, r6, #31
 8009b5c:	d505      	bpl.n	8009b6a <_dtoa_r+0x4aa>
 8009b5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b62:	f7f6 fd49 	bl	80005f8 <__aeabi_dmul>
 8009b66:	3501      	adds	r5, #1
 8009b68:	2301      	movs	r3, #1
 8009b6a:	1076      	asrs	r6, r6, #1
 8009b6c:	3708      	adds	r7, #8
 8009b6e:	e772      	b.n	8009a56 <_dtoa_r+0x396>
 8009b70:	2502      	movs	r5, #2
 8009b72:	e774      	b.n	8009a5e <_dtoa_r+0x39e>
 8009b74:	f8cd a020 	str.w	sl, [sp, #32]
 8009b78:	464f      	mov	r7, r9
 8009b7a:	e791      	b.n	8009aa0 <_dtoa_r+0x3e0>
 8009b7c:	4b4d      	ldr	r3, [pc, #308]	; (8009cb4 <_dtoa_r+0x5f4>)
 8009b7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b82:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d047      	beq.n	8009c1c <_dtoa_r+0x55c>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	2000      	movs	r0, #0
 8009b92:	494e      	ldr	r1, [pc, #312]	; (8009ccc <_dtoa_r+0x60c>)
 8009b94:	f7f6 fe5a 	bl	800084c <__aeabi_ddiv>
 8009b98:	462a      	mov	r2, r5
 8009b9a:	4633      	mov	r3, r6
 8009b9c:	f7f6 fb74 	bl	8000288 <__aeabi_dsub>
 8009ba0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009ba4:	465d      	mov	r5, fp
 8009ba6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009baa:	f7f6 ffd5 	bl	8000b58 <__aeabi_d2iz>
 8009bae:	4606      	mov	r6, r0
 8009bb0:	f7f6 fcb8 	bl	8000524 <__aeabi_i2d>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bbc:	f7f6 fb64 	bl	8000288 <__aeabi_dsub>
 8009bc0:	3630      	adds	r6, #48	; 0x30
 8009bc2:	f805 6b01 	strb.w	r6, [r5], #1
 8009bc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009bca:	e9cd 0100 	strd	r0, r1, [sp]
 8009bce:	f7f6 ff85 	bl	8000adc <__aeabi_dcmplt>
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	d163      	bne.n	8009c9e <_dtoa_r+0x5de>
 8009bd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bda:	2000      	movs	r0, #0
 8009bdc:	4937      	ldr	r1, [pc, #220]	; (8009cbc <_dtoa_r+0x5fc>)
 8009bde:	f7f6 fb53 	bl	8000288 <__aeabi_dsub>
 8009be2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009be6:	f7f6 ff79 	bl	8000adc <__aeabi_dcmplt>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	f040 80b7 	bne.w	8009d5e <_dtoa_r+0x69e>
 8009bf0:	eba5 030b 	sub.w	r3, r5, fp
 8009bf4:	429f      	cmp	r7, r3
 8009bf6:	f77f af7c 	ble.w	8009af2 <_dtoa_r+0x432>
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	4b30      	ldr	r3, [pc, #192]	; (8009cc0 <_dtoa_r+0x600>)
 8009bfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009c02:	f7f6 fcf9 	bl	80005f8 <__aeabi_dmul>
 8009c06:	2200      	movs	r2, #0
 8009c08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009c0c:	4b2c      	ldr	r3, [pc, #176]	; (8009cc0 <_dtoa_r+0x600>)
 8009c0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c12:	f7f6 fcf1 	bl	80005f8 <__aeabi_dmul>
 8009c16:	e9cd 0100 	strd	r0, r1, [sp]
 8009c1a:	e7c4      	b.n	8009ba6 <_dtoa_r+0x4e6>
 8009c1c:	462a      	mov	r2, r5
 8009c1e:	4633      	mov	r3, r6
 8009c20:	f7f6 fcea 	bl	80005f8 <__aeabi_dmul>
 8009c24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009c28:	eb0b 0507 	add.w	r5, fp, r7
 8009c2c:	465e      	mov	r6, fp
 8009c2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c32:	f7f6 ff91 	bl	8000b58 <__aeabi_d2iz>
 8009c36:	4607      	mov	r7, r0
 8009c38:	f7f6 fc74 	bl	8000524 <__aeabi_i2d>
 8009c3c:	3730      	adds	r7, #48	; 0x30
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c46:	f7f6 fb1f 	bl	8000288 <__aeabi_dsub>
 8009c4a:	f806 7b01 	strb.w	r7, [r6], #1
 8009c4e:	42ae      	cmp	r6, r5
 8009c50:	e9cd 0100 	strd	r0, r1, [sp]
 8009c54:	f04f 0200 	mov.w	r2, #0
 8009c58:	d126      	bne.n	8009ca8 <_dtoa_r+0x5e8>
 8009c5a:	4b1c      	ldr	r3, [pc, #112]	; (8009ccc <_dtoa_r+0x60c>)
 8009c5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009c60:	f7f6 fb14 	bl	800028c <__adddf3>
 8009c64:	4602      	mov	r2, r0
 8009c66:	460b      	mov	r3, r1
 8009c68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c6c:	f7f6 ff54 	bl	8000b18 <__aeabi_dcmpgt>
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d174      	bne.n	8009d5e <_dtoa_r+0x69e>
 8009c74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009c78:	2000      	movs	r0, #0
 8009c7a:	4914      	ldr	r1, [pc, #80]	; (8009ccc <_dtoa_r+0x60c>)
 8009c7c:	f7f6 fb04 	bl	8000288 <__aeabi_dsub>
 8009c80:	4602      	mov	r2, r0
 8009c82:	460b      	mov	r3, r1
 8009c84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c88:	f7f6 ff28 	bl	8000adc <__aeabi_dcmplt>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	f43f af30 	beq.w	8009af2 <_dtoa_r+0x432>
 8009c92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c96:	2b30      	cmp	r3, #48	; 0x30
 8009c98:	f105 32ff 	add.w	r2, r5, #4294967295
 8009c9c:	d002      	beq.n	8009ca4 <_dtoa_r+0x5e4>
 8009c9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009ca2:	e04a      	b.n	8009d3a <_dtoa_r+0x67a>
 8009ca4:	4615      	mov	r5, r2
 8009ca6:	e7f4      	b.n	8009c92 <_dtoa_r+0x5d2>
 8009ca8:	4b05      	ldr	r3, [pc, #20]	; (8009cc0 <_dtoa_r+0x600>)
 8009caa:	f7f6 fca5 	bl	80005f8 <__aeabi_dmul>
 8009cae:	e9cd 0100 	strd	r0, r1, [sp]
 8009cb2:	e7bc      	b.n	8009c2e <_dtoa_r+0x56e>
 8009cb4:	0800bcf8 	.word	0x0800bcf8
 8009cb8:	0800bcd0 	.word	0x0800bcd0
 8009cbc:	3ff00000 	.word	0x3ff00000
 8009cc0:	40240000 	.word	0x40240000
 8009cc4:	401c0000 	.word	0x401c0000
 8009cc8:	40140000 	.word	0x40140000
 8009ccc:	3fe00000 	.word	0x3fe00000
 8009cd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009cd4:	465d      	mov	r5, fp
 8009cd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cda:	4630      	mov	r0, r6
 8009cdc:	4639      	mov	r1, r7
 8009cde:	f7f6 fdb5 	bl	800084c <__aeabi_ddiv>
 8009ce2:	f7f6 ff39 	bl	8000b58 <__aeabi_d2iz>
 8009ce6:	4680      	mov	r8, r0
 8009ce8:	f7f6 fc1c 	bl	8000524 <__aeabi_i2d>
 8009cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cf0:	f7f6 fc82 	bl	80005f8 <__aeabi_dmul>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	4639      	mov	r1, r7
 8009cfc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009d00:	f7f6 fac2 	bl	8000288 <__aeabi_dsub>
 8009d04:	f805 6b01 	strb.w	r6, [r5], #1
 8009d08:	eba5 060b 	sub.w	r6, r5, fp
 8009d0c:	45b1      	cmp	r9, r6
 8009d0e:	4602      	mov	r2, r0
 8009d10:	460b      	mov	r3, r1
 8009d12:	d139      	bne.n	8009d88 <_dtoa_r+0x6c8>
 8009d14:	f7f6 faba 	bl	800028c <__adddf3>
 8009d18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	460f      	mov	r7, r1
 8009d20:	f7f6 fefa 	bl	8000b18 <__aeabi_dcmpgt>
 8009d24:	b9c8      	cbnz	r0, 8009d5a <_dtoa_r+0x69a>
 8009d26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	4639      	mov	r1, r7
 8009d2e:	f7f6 fecb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d32:	b110      	cbz	r0, 8009d3a <_dtoa_r+0x67a>
 8009d34:	f018 0f01 	tst.w	r8, #1
 8009d38:	d10f      	bne.n	8009d5a <_dtoa_r+0x69a>
 8009d3a:	9904      	ldr	r1, [sp, #16]
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f000 fe0a 	bl	800a956 <_Bfree>
 8009d42:	2300      	movs	r3, #0
 8009d44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d46:	702b      	strb	r3, [r5, #0]
 8009d48:	f10a 0301 	add.w	r3, sl, #1
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 8241 	beq.w	800a1d8 <_dtoa_r+0xb18>
 8009d56:	601d      	str	r5, [r3, #0]
 8009d58:	e23e      	b.n	800a1d8 <_dtoa_r+0xb18>
 8009d5a:	f8cd a020 	str.w	sl, [sp, #32]
 8009d5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d62:	2a39      	cmp	r2, #57	; 0x39
 8009d64:	f105 33ff 	add.w	r3, r5, #4294967295
 8009d68:	d108      	bne.n	8009d7c <_dtoa_r+0x6bc>
 8009d6a:	459b      	cmp	fp, r3
 8009d6c:	d10a      	bne.n	8009d84 <_dtoa_r+0x6c4>
 8009d6e:	9b08      	ldr	r3, [sp, #32]
 8009d70:	3301      	adds	r3, #1
 8009d72:	9308      	str	r3, [sp, #32]
 8009d74:	2330      	movs	r3, #48	; 0x30
 8009d76:	f88b 3000 	strb.w	r3, [fp]
 8009d7a:	465b      	mov	r3, fp
 8009d7c:	781a      	ldrb	r2, [r3, #0]
 8009d7e:	3201      	adds	r2, #1
 8009d80:	701a      	strb	r2, [r3, #0]
 8009d82:	e78c      	b.n	8009c9e <_dtoa_r+0x5de>
 8009d84:	461d      	mov	r5, r3
 8009d86:	e7ea      	b.n	8009d5e <_dtoa_r+0x69e>
 8009d88:	2200      	movs	r2, #0
 8009d8a:	4b9b      	ldr	r3, [pc, #620]	; (8009ff8 <_dtoa_r+0x938>)
 8009d8c:	f7f6 fc34 	bl	80005f8 <__aeabi_dmul>
 8009d90:	2200      	movs	r2, #0
 8009d92:	2300      	movs	r3, #0
 8009d94:	4606      	mov	r6, r0
 8009d96:	460f      	mov	r7, r1
 8009d98:	f7f6 fe96 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	d09a      	beq.n	8009cd6 <_dtoa_r+0x616>
 8009da0:	e7cb      	b.n	8009d3a <_dtoa_r+0x67a>
 8009da2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009da4:	2a00      	cmp	r2, #0
 8009da6:	f000 808b 	beq.w	8009ec0 <_dtoa_r+0x800>
 8009daa:	9a06      	ldr	r2, [sp, #24]
 8009dac:	2a01      	cmp	r2, #1
 8009dae:	dc6e      	bgt.n	8009e8e <_dtoa_r+0x7ce>
 8009db0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009db2:	2a00      	cmp	r2, #0
 8009db4:	d067      	beq.n	8009e86 <_dtoa_r+0x7c6>
 8009db6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009dba:	9f07      	ldr	r7, [sp, #28]
 8009dbc:	9d05      	ldr	r5, [sp, #20]
 8009dbe:	9a05      	ldr	r2, [sp, #20]
 8009dc0:	2101      	movs	r1, #1
 8009dc2:	441a      	add	r2, r3
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	9205      	str	r2, [sp, #20]
 8009dc8:	4498      	add	r8, r3
 8009dca:	f000 fea2 	bl	800ab12 <__i2b>
 8009dce:	4606      	mov	r6, r0
 8009dd0:	2d00      	cmp	r5, #0
 8009dd2:	dd0c      	ble.n	8009dee <_dtoa_r+0x72e>
 8009dd4:	f1b8 0f00 	cmp.w	r8, #0
 8009dd8:	dd09      	ble.n	8009dee <_dtoa_r+0x72e>
 8009dda:	4545      	cmp	r5, r8
 8009ddc:	9a05      	ldr	r2, [sp, #20]
 8009dde:	462b      	mov	r3, r5
 8009de0:	bfa8      	it	ge
 8009de2:	4643      	movge	r3, r8
 8009de4:	1ad2      	subs	r2, r2, r3
 8009de6:	9205      	str	r2, [sp, #20]
 8009de8:	1aed      	subs	r5, r5, r3
 8009dea:	eba8 0803 	sub.w	r8, r8, r3
 8009dee:	9b07      	ldr	r3, [sp, #28]
 8009df0:	b1eb      	cbz	r3, 8009e2e <_dtoa_r+0x76e>
 8009df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d067      	beq.n	8009ec8 <_dtoa_r+0x808>
 8009df8:	b18f      	cbz	r7, 8009e1e <_dtoa_r+0x75e>
 8009dfa:	4631      	mov	r1, r6
 8009dfc:	463a      	mov	r2, r7
 8009dfe:	4620      	mov	r0, r4
 8009e00:	f000 ff26 	bl	800ac50 <__pow5mult>
 8009e04:	9a04      	ldr	r2, [sp, #16]
 8009e06:	4601      	mov	r1, r0
 8009e08:	4606      	mov	r6, r0
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 fe8a 	bl	800ab24 <__multiply>
 8009e10:	9904      	ldr	r1, [sp, #16]
 8009e12:	9008      	str	r0, [sp, #32]
 8009e14:	4620      	mov	r0, r4
 8009e16:	f000 fd9e 	bl	800a956 <_Bfree>
 8009e1a:	9b08      	ldr	r3, [sp, #32]
 8009e1c:	9304      	str	r3, [sp, #16]
 8009e1e:	9b07      	ldr	r3, [sp, #28]
 8009e20:	1bda      	subs	r2, r3, r7
 8009e22:	d004      	beq.n	8009e2e <_dtoa_r+0x76e>
 8009e24:	9904      	ldr	r1, [sp, #16]
 8009e26:	4620      	mov	r0, r4
 8009e28:	f000 ff12 	bl	800ac50 <__pow5mult>
 8009e2c:	9004      	str	r0, [sp, #16]
 8009e2e:	2101      	movs	r1, #1
 8009e30:	4620      	mov	r0, r4
 8009e32:	f000 fe6e 	bl	800ab12 <__i2b>
 8009e36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e38:	4607      	mov	r7, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f000 81d0 	beq.w	800a1e0 <_dtoa_r+0xb20>
 8009e40:	461a      	mov	r2, r3
 8009e42:	4601      	mov	r1, r0
 8009e44:	4620      	mov	r0, r4
 8009e46:	f000 ff03 	bl	800ac50 <__pow5mult>
 8009e4a:	9b06      	ldr	r3, [sp, #24]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	4607      	mov	r7, r0
 8009e50:	dc40      	bgt.n	8009ed4 <_dtoa_r+0x814>
 8009e52:	9b00      	ldr	r3, [sp, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d139      	bne.n	8009ecc <_dtoa_r+0x80c>
 8009e58:	9b01      	ldr	r3, [sp, #4]
 8009e5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d136      	bne.n	8009ed0 <_dtoa_r+0x810>
 8009e62:	9b01      	ldr	r3, [sp, #4]
 8009e64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e68:	0d1b      	lsrs	r3, r3, #20
 8009e6a:	051b      	lsls	r3, r3, #20
 8009e6c:	b12b      	cbz	r3, 8009e7a <_dtoa_r+0x7ba>
 8009e6e:	9b05      	ldr	r3, [sp, #20]
 8009e70:	3301      	adds	r3, #1
 8009e72:	9305      	str	r3, [sp, #20]
 8009e74:	f108 0801 	add.w	r8, r8, #1
 8009e78:	2301      	movs	r3, #1
 8009e7a:	9307      	str	r3, [sp, #28]
 8009e7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d12a      	bne.n	8009ed8 <_dtoa_r+0x818>
 8009e82:	2001      	movs	r0, #1
 8009e84:	e030      	b.n	8009ee8 <_dtoa_r+0x828>
 8009e86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e88:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e8c:	e795      	b.n	8009dba <_dtoa_r+0x6fa>
 8009e8e:	9b07      	ldr	r3, [sp, #28]
 8009e90:	f109 37ff 	add.w	r7, r9, #4294967295
 8009e94:	42bb      	cmp	r3, r7
 8009e96:	bfbf      	itttt	lt
 8009e98:	9b07      	ldrlt	r3, [sp, #28]
 8009e9a:	9707      	strlt	r7, [sp, #28]
 8009e9c:	1afa      	sublt	r2, r7, r3
 8009e9e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009ea0:	bfbb      	ittet	lt
 8009ea2:	189b      	addlt	r3, r3, r2
 8009ea4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009ea6:	1bdf      	subge	r7, r3, r7
 8009ea8:	2700      	movlt	r7, #0
 8009eaa:	f1b9 0f00 	cmp.w	r9, #0
 8009eae:	bfb5      	itete	lt
 8009eb0:	9b05      	ldrlt	r3, [sp, #20]
 8009eb2:	9d05      	ldrge	r5, [sp, #20]
 8009eb4:	eba3 0509 	sublt.w	r5, r3, r9
 8009eb8:	464b      	movge	r3, r9
 8009eba:	bfb8      	it	lt
 8009ebc:	2300      	movlt	r3, #0
 8009ebe:	e77e      	b.n	8009dbe <_dtoa_r+0x6fe>
 8009ec0:	9f07      	ldr	r7, [sp, #28]
 8009ec2:	9d05      	ldr	r5, [sp, #20]
 8009ec4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009ec6:	e783      	b.n	8009dd0 <_dtoa_r+0x710>
 8009ec8:	9a07      	ldr	r2, [sp, #28]
 8009eca:	e7ab      	b.n	8009e24 <_dtoa_r+0x764>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	e7d4      	b.n	8009e7a <_dtoa_r+0x7ba>
 8009ed0:	9b00      	ldr	r3, [sp, #0]
 8009ed2:	e7d2      	b.n	8009e7a <_dtoa_r+0x7ba>
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	9307      	str	r3, [sp, #28]
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009ede:	6918      	ldr	r0, [r3, #16]
 8009ee0:	f000 fdc9 	bl	800aa76 <__hi0bits>
 8009ee4:	f1c0 0020 	rsb	r0, r0, #32
 8009ee8:	4440      	add	r0, r8
 8009eea:	f010 001f 	ands.w	r0, r0, #31
 8009eee:	d047      	beq.n	8009f80 <_dtoa_r+0x8c0>
 8009ef0:	f1c0 0320 	rsb	r3, r0, #32
 8009ef4:	2b04      	cmp	r3, #4
 8009ef6:	dd3b      	ble.n	8009f70 <_dtoa_r+0x8b0>
 8009ef8:	9b05      	ldr	r3, [sp, #20]
 8009efa:	f1c0 001c 	rsb	r0, r0, #28
 8009efe:	4403      	add	r3, r0
 8009f00:	9305      	str	r3, [sp, #20]
 8009f02:	4405      	add	r5, r0
 8009f04:	4480      	add	r8, r0
 8009f06:	9b05      	ldr	r3, [sp, #20]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	dd05      	ble.n	8009f18 <_dtoa_r+0x858>
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	9904      	ldr	r1, [sp, #16]
 8009f10:	4620      	mov	r0, r4
 8009f12:	f000 feeb 	bl	800acec <__lshift>
 8009f16:	9004      	str	r0, [sp, #16]
 8009f18:	f1b8 0f00 	cmp.w	r8, #0
 8009f1c:	dd05      	ble.n	8009f2a <_dtoa_r+0x86a>
 8009f1e:	4639      	mov	r1, r7
 8009f20:	4642      	mov	r2, r8
 8009f22:	4620      	mov	r0, r4
 8009f24:	f000 fee2 	bl	800acec <__lshift>
 8009f28:	4607      	mov	r7, r0
 8009f2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f2c:	b353      	cbz	r3, 8009f84 <_dtoa_r+0x8c4>
 8009f2e:	4639      	mov	r1, r7
 8009f30:	9804      	ldr	r0, [sp, #16]
 8009f32:	f000 ff2f 	bl	800ad94 <__mcmp>
 8009f36:	2800      	cmp	r0, #0
 8009f38:	da24      	bge.n	8009f84 <_dtoa_r+0x8c4>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	220a      	movs	r2, #10
 8009f3e:	9904      	ldr	r1, [sp, #16]
 8009f40:	4620      	mov	r0, r4
 8009f42:	f000 fd1f 	bl	800a984 <__multadd>
 8009f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f48:	9004      	str	r0, [sp, #16]
 8009f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f000 814d 	beq.w	800a1ee <_dtoa_r+0xb2e>
 8009f54:	2300      	movs	r3, #0
 8009f56:	4631      	mov	r1, r6
 8009f58:	220a      	movs	r2, #10
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 fd12 	bl	800a984 <__multadd>
 8009f60:	9b02      	ldr	r3, [sp, #8]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	4606      	mov	r6, r0
 8009f66:	dc4f      	bgt.n	800a008 <_dtoa_r+0x948>
 8009f68:	9b06      	ldr	r3, [sp, #24]
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	dd4c      	ble.n	800a008 <_dtoa_r+0x948>
 8009f6e:	e011      	b.n	8009f94 <_dtoa_r+0x8d4>
 8009f70:	d0c9      	beq.n	8009f06 <_dtoa_r+0x846>
 8009f72:	9a05      	ldr	r2, [sp, #20]
 8009f74:	331c      	adds	r3, #28
 8009f76:	441a      	add	r2, r3
 8009f78:	9205      	str	r2, [sp, #20]
 8009f7a:	441d      	add	r5, r3
 8009f7c:	4498      	add	r8, r3
 8009f7e:	e7c2      	b.n	8009f06 <_dtoa_r+0x846>
 8009f80:	4603      	mov	r3, r0
 8009f82:	e7f6      	b.n	8009f72 <_dtoa_r+0x8b2>
 8009f84:	f1b9 0f00 	cmp.w	r9, #0
 8009f88:	dc38      	bgt.n	8009ffc <_dtoa_r+0x93c>
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	dd35      	ble.n	8009ffc <_dtoa_r+0x93c>
 8009f90:	f8cd 9008 	str.w	r9, [sp, #8]
 8009f94:	9b02      	ldr	r3, [sp, #8]
 8009f96:	b963      	cbnz	r3, 8009fb2 <_dtoa_r+0x8f2>
 8009f98:	4639      	mov	r1, r7
 8009f9a:	2205      	movs	r2, #5
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f000 fcf1 	bl	800a984 <__multadd>
 8009fa2:	4601      	mov	r1, r0
 8009fa4:	4607      	mov	r7, r0
 8009fa6:	9804      	ldr	r0, [sp, #16]
 8009fa8:	f000 fef4 	bl	800ad94 <__mcmp>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	f73f adcc 	bgt.w	8009b4a <_dtoa_r+0x48a>
 8009fb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fb4:	465d      	mov	r5, fp
 8009fb6:	ea6f 0a03 	mvn.w	sl, r3
 8009fba:	f04f 0900 	mov.w	r9, #0
 8009fbe:	4639      	mov	r1, r7
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f000 fcc8 	bl	800a956 <_Bfree>
 8009fc6:	2e00      	cmp	r6, #0
 8009fc8:	f43f aeb7 	beq.w	8009d3a <_dtoa_r+0x67a>
 8009fcc:	f1b9 0f00 	cmp.w	r9, #0
 8009fd0:	d005      	beq.n	8009fde <_dtoa_r+0x91e>
 8009fd2:	45b1      	cmp	r9, r6
 8009fd4:	d003      	beq.n	8009fde <_dtoa_r+0x91e>
 8009fd6:	4649      	mov	r1, r9
 8009fd8:	4620      	mov	r0, r4
 8009fda:	f000 fcbc 	bl	800a956 <_Bfree>
 8009fde:	4631      	mov	r1, r6
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f000 fcb8 	bl	800a956 <_Bfree>
 8009fe6:	e6a8      	b.n	8009d3a <_dtoa_r+0x67a>
 8009fe8:	2700      	movs	r7, #0
 8009fea:	463e      	mov	r6, r7
 8009fec:	e7e1      	b.n	8009fb2 <_dtoa_r+0x8f2>
 8009fee:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009ff2:	463e      	mov	r6, r7
 8009ff4:	e5a9      	b.n	8009b4a <_dtoa_r+0x48a>
 8009ff6:	bf00      	nop
 8009ff8:	40240000 	.word	0x40240000
 8009ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ffe:	f8cd 9008 	str.w	r9, [sp, #8]
 800a002:	2b00      	cmp	r3, #0
 800a004:	f000 80fa 	beq.w	800a1fc <_dtoa_r+0xb3c>
 800a008:	2d00      	cmp	r5, #0
 800a00a:	dd05      	ble.n	800a018 <_dtoa_r+0x958>
 800a00c:	4631      	mov	r1, r6
 800a00e:	462a      	mov	r2, r5
 800a010:	4620      	mov	r0, r4
 800a012:	f000 fe6b 	bl	800acec <__lshift>
 800a016:	4606      	mov	r6, r0
 800a018:	9b07      	ldr	r3, [sp, #28]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d04c      	beq.n	800a0b8 <_dtoa_r+0x9f8>
 800a01e:	6871      	ldr	r1, [r6, #4]
 800a020:	4620      	mov	r0, r4
 800a022:	f000 fc64 	bl	800a8ee <_Balloc>
 800a026:	6932      	ldr	r2, [r6, #16]
 800a028:	3202      	adds	r2, #2
 800a02a:	4605      	mov	r5, r0
 800a02c:	0092      	lsls	r2, r2, #2
 800a02e:	f106 010c 	add.w	r1, r6, #12
 800a032:	300c      	adds	r0, #12
 800a034:	f000 fc50 	bl	800a8d8 <memcpy>
 800a038:	2201      	movs	r2, #1
 800a03a:	4629      	mov	r1, r5
 800a03c:	4620      	mov	r0, r4
 800a03e:	f000 fe55 	bl	800acec <__lshift>
 800a042:	9b00      	ldr	r3, [sp, #0]
 800a044:	f8cd b014 	str.w	fp, [sp, #20]
 800a048:	f003 0301 	and.w	r3, r3, #1
 800a04c:	46b1      	mov	r9, r6
 800a04e:	9307      	str	r3, [sp, #28]
 800a050:	4606      	mov	r6, r0
 800a052:	4639      	mov	r1, r7
 800a054:	9804      	ldr	r0, [sp, #16]
 800a056:	f7ff faa5 	bl	80095a4 <quorem>
 800a05a:	4649      	mov	r1, r9
 800a05c:	4605      	mov	r5, r0
 800a05e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a062:	9804      	ldr	r0, [sp, #16]
 800a064:	f000 fe96 	bl	800ad94 <__mcmp>
 800a068:	4632      	mov	r2, r6
 800a06a:	9000      	str	r0, [sp, #0]
 800a06c:	4639      	mov	r1, r7
 800a06e:	4620      	mov	r0, r4
 800a070:	f000 feaa 	bl	800adc8 <__mdiff>
 800a074:	68c3      	ldr	r3, [r0, #12]
 800a076:	4602      	mov	r2, r0
 800a078:	bb03      	cbnz	r3, 800a0bc <_dtoa_r+0x9fc>
 800a07a:	4601      	mov	r1, r0
 800a07c:	9008      	str	r0, [sp, #32]
 800a07e:	9804      	ldr	r0, [sp, #16]
 800a080:	f000 fe88 	bl	800ad94 <__mcmp>
 800a084:	9a08      	ldr	r2, [sp, #32]
 800a086:	4603      	mov	r3, r0
 800a088:	4611      	mov	r1, r2
 800a08a:	4620      	mov	r0, r4
 800a08c:	9308      	str	r3, [sp, #32]
 800a08e:	f000 fc62 	bl	800a956 <_Bfree>
 800a092:	9b08      	ldr	r3, [sp, #32]
 800a094:	b9a3      	cbnz	r3, 800a0c0 <_dtoa_r+0xa00>
 800a096:	9a06      	ldr	r2, [sp, #24]
 800a098:	b992      	cbnz	r2, 800a0c0 <_dtoa_r+0xa00>
 800a09a:	9a07      	ldr	r2, [sp, #28]
 800a09c:	b982      	cbnz	r2, 800a0c0 <_dtoa_r+0xa00>
 800a09e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a0a2:	d029      	beq.n	800a0f8 <_dtoa_r+0xa38>
 800a0a4:	9b00      	ldr	r3, [sp, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	dd01      	ble.n	800a0ae <_dtoa_r+0x9ee>
 800a0aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a0ae:	9b05      	ldr	r3, [sp, #20]
 800a0b0:	1c5d      	adds	r5, r3, #1
 800a0b2:	f883 8000 	strb.w	r8, [r3]
 800a0b6:	e782      	b.n	8009fbe <_dtoa_r+0x8fe>
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	e7c2      	b.n	800a042 <_dtoa_r+0x982>
 800a0bc:	2301      	movs	r3, #1
 800a0be:	e7e3      	b.n	800a088 <_dtoa_r+0x9c8>
 800a0c0:	9a00      	ldr	r2, [sp, #0]
 800a0c2:	2a00      	cmp	r2, #0
 800a0c4:	db04      	blt.n	800a0d0 <_dtoa_r+0xa10>
 800a0c6:	d125      	bne.n	800a114 <_dtoa_r+0xa54>
 800a0c8:	9a06      	ldr	r2, [sp, #24]
 800a0ca:	bb1a      	cbnz	r2, 800a114 <_dtoa_r+0xa54>
 800a0cc:	9a07      	ldr	r2, [sp, #28]
 800a0ce:	bb0a      	cbnz	r2, 800a114 <_dtoa_r+0xa54>
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	ddec      	ble.n	800a0ae <_dtoa_r+0x9ee>
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	9904      	ldr	r1, [sp, #16]
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 fe07 	bl	800acec <__lshift>
 800a0de:	4639      	mov	r1, r7
 800a0e0:	9004      	str	r0, [sp, #16]
 800a0e2:	f000 fe57 	bl	800ad94 <__mcmp>
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	dc03      	bgt.n	800a0f2 <_dtoa_r+0xa32>
 800a0ea:	d1e0      	bne.n	800a0ae <_dtoa_r+0x9ee>
 800a0ec:	f018 0f01 	tst.w	r8, #1
 800a0f0:	d0dd      	beq.n	800a0ae <_dtoa_r+0x9ee>
 800a0f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a0f6:	d1d8      	bne.n	800a0aa <_dtoa_r+0x9ea>
 800a0f8:	9b05      	ldr	r3, [sp, #20]
 800a0fa:	9a05      	ldr	r2, [sp, #20]
 800a0fc:	1c5d      	adds	r5, r3, #1
 800a0fe:	2339      	movs	r3, #57	; 0x39
 800a100:	7013      	strb	r3, [r2, #0]
 800a102:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a106:	2b39      	cmp	r3, #57	; 0x39
 800a108:	f105 32ff 	add.w	r2, r5, #4294967295
 800a10c:	d04f      	beq.n	800a1ae <_dtoa_r+0xaee>
 800a10e:	3301      	adds	r3, #1
 800a110:	7013      	strb	r3, [r2, #0]
 800a112:	e754      	b.n	8009fbe <_dtoa_r+0x8fe>
 800a114:	9a05      	ldr	r2, [sp, #20]
 800a116:	2b00      	cmp	r3, #0
 800a118:	f102 0501 	add.w	r5, r2, #1
 800a11c:	dd06      	ble.n	800a12c <_dtoa_r+0xa6c>
 800a11e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a122:	d0e9      	beq.n	800a0f8 <_dtoa_r+0xa38>
 800a124:	f108 0801 	add.w	r8, r8, #1
 800a128:	9b05      	ldr	r3, [sp, #20]
 800a12a:	e7c2      	b.n	800a0b2 <_dtoa_r+0x9f2>
 800a12c:	9a02      	ldr	r2, [sp, #8]
 800a12e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a132:	eba5 030b 	sub.w	r3, r5, fp
 800a136:	4293      	cmp	r3, r2
 800a138:	d021      	beq.n	800a17e <_dtoa_r+0xabe>
 800a13a:	2300      	movs	r3, #0
 800a13c:	220a      	movs	r2, #10
 800a13e:	9904      	ldr	r1, [sp, #16]
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fc1f 	bl	800a984 <__multadd>
 800a146:	45b1      	cmp	r9, r6
 800a148:	9004      	str	r0, [sp, #16]
 800a14a:	f04f 0300 	mov.w	r3, #0
 800a14e:	f04f 020a 	mov.w	r2, #10
 800a152:	4649      	mov	r1, r9
 800a154:	4620      	mov	r0, r4
 800a156:	d105      	bne.n	800a164 <_dtoa_r+0xaa4>
 800a158:	f000 fc14 	bl	800a984 <__multadd>
 800a15c:	4681      	mov	r9, r0
 800a15e:	4606      	mov	r6, r0
 800a160:	9505      	str	r5, [sp, #20]
 800a162:	e776      	b.n	800a052 <_dtoa_r+0x992>
 800a164:	f000 fc0e 	bl	800a984 <__multadd>
 800a168:	4631      	mov	r1, r6
 800a16a:	4681      	mov	r9, r0
 800a16c:	2300      	movs	r3, #0
 800a16e:	220a      	movs	r2, #10
 800a170:	4620      	mov	r0, r4
 800a172:	f000 fc07 	bl	800a984 <__multadd>
 800a176:	4606      	mov	r6, r0
 800a178:	e7f2      	b.n	800a160 <_dtoa_r+0xaa0>
 800a17a:	f04f 0900 	mov.w	r9, #0
 800a17e:	2201      	movs	r2, #1
 800a180:	9904      	ldr	r1, [sp, #16]
 800a182:	4620      	mov	r0, r4
 800a184:	f000 fdb2 	bl	800acec <__lshift>
 800a188:	4639      	mov	r1, r7
 800a18a:	9004      	str	r0, [sp, #16]
 800a18c:	f000 fe02 	bl	800ad94 <__mcmp>
 800a190:	2800      	cmp	r0, #0
 800a192:	dcb6      	bgt.n	800a102 <_dtoa_r+0xa42>
 800a194:	d102      	bne.n	800a19c <_dtoa_r+0xadc>
 800a196:	f018 0f01 	tst.w	r8, #1
 800a19a:	d1b2      	bne.n	800a102 <_dtoa_r+0xa42>
 800a19c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a1a0:	2b30      	cmp	r3, #48	; 0x30
 800a1a2:	f105 32ff 	add.w	r2, r5, #4294967295
 800a1a6:	f47f af0a 	bne.w	8009fbe <_dtoa_r+0x8fe>
 800a1aa:	4615      	mov	r5, r2
 800a1ac:	e7f6      	b.n	800a19c <_dtoa_r+0xadc>
 800a1ae:	4593      	cmp	fp, r2
 800a1b0:	d105      	bne.n	800a1be <_dtoa_r+0xafe>
 800a1b2:	2331      	movs	r3, #49	; 0x31
 800a1b4:	f10a 0a01 	add.w	sl, sl, #1
 800a1b8:	f88b 3000 	strb.w	r3, [fp]
 800a1bc:	e6ff      	b.n	8009fbe <_dtoa_r+0x8fe>
 800a1be:	4615      	mov	r5, r2
 800a1c0:	e79f      	b.n	800a102 <_dtoa_r+0xa42>
 800a1c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a228 <_dtoa_r+0xb68>
 800a1c6:	e007      	b.n	800a1d8 <_dtoa_r+0xb18>
 800a1c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a22c <_dtoa_r+0xb6c>
 800a1ce:	b11b      	cbz	r3, 800a1d8 <_dtoa_r+0xb18>
 800a1d0:	f10b 0308 	add.w	r3, fp, #8
 800a1d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a1d6:	6013      	str	r3, [r2, #0]
 800a1d8:	4658      	mov	r0, fp
 800a1da:	b017      	add	sp, #92	; 0x5c
 800a1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e0:	9b06      	ldr	r3, [sp, #24]
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	f77f ae35 	ble.w	8009e52 <_dtoa_r+0x792>
 800a1e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1ea:	9307      	str	r3, [sp, #28]
 800a1ec:	e649      	b.n	8009e82 <_dtoa_r+0x7c2>
 800a1ee:	9b02      	ldr	r3, [sp, #8]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	dc03      	bgt.n	800a1fc <_dtoa_r+0xb3c>
 800a1f4:	9b06      	ldr	r3, [sp, #24]
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	f73f aecc 	bgt.w	8009f94 <_dtoa_r+0x8d4>
 800a1fc:	465d      	mov	r5, fp
 800a1fe:	4639      	mov	r1, r7
 800a200:	9804      	ldr	r0, [sp, #16]
 800a202:	f7ff f9cf 	bl	80095a4 <quorem>
 800a206:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a20a:	f805 8b01 	strb.w	r8, [r5], #1
 800a20e:	9a02      	ldr	r2, [sp, #8]
 800a210:	eba5 030b 	sub.w	r3, r5, fp
 800a214:	429a      	cmp	r2, r3
 800a216:	ddb0      	ble.n	800a17a <_dtoa_r+0xaba>
 800a218:	2300      	movs	r3, #0
 800a21a:	220a      	movs	r2, #10
 800a21c:	9904      	ldr	r1, [sp, #16]
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 fbb0 	bl	800a984 <__multadd>
 800a224:	9004      	str	r0, [sp, #16]
 800a226:	e7ea      	b.n	800a1fe <_dtoa_r+0xb3e>
 800a228:	0800bc3c 	.word	0x0800bc3c
 800a22c:	0800bcb8 	.word	0x0800bcb8

0800a230 <rshift>:
 800a230:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a232:	6906      	ldr	r6, [r0, #16]
 800a234:	114b      	asrs	r3, r1, #5
 800a236:	429e      	cmp	r6, r3
 800a238:	f100 0414 	add.w	r4, r0, #20
 800a23c:	dd30      	ble.n	800a2a0 <rshift+0x70>
 800a23e:	f011 011f 	ands.w	r1, r1, #31
 800a242:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a246:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a24a:	d108      	bne.n	800a25e <rshift+0x2e>
 800a24c:	4621      	mov	r1, r4
 800a24e:	42b2      	cmp	r2, r6
 800a250:	460b      	mov	r3, r1
 800a252:	d211      	bcs.n	800a278 <rshift+0x48>
 800a254:	f852 3b04 	ldr.w	r3, [r2], #4
 800a258:	f841 3b04 	str.w	r3, [r1], #4
 800a25c:	e7f7      	b.n	800a24e <rshift+0x1e>
 800a25e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a262:	f1c1 0c20 	rsb	ip, r1, #32
 800a266:	40cd      	lsrs	r5, r1
 800a268:	3204      	adds	r2, #4
 800a26a:	4623      	mov	r3, r4
 800a26c:	42b2      	cmp	r2, r6
 800a26e:	4617      	mov	r7, r2
 800a270:	d30c      	bcc.n	800a28c <rshift+0x5c>
 800a272:	601d      	str	r5, [r3, #0]
 800a274:	b105      	cbz	r5, 800a278 <rshift+0x48>
 800a276:	3304      	adds	r3, #4
 800a278:	1b1a      	subs	r2, r3, r4
 800a27a:	42a3      	cmp	r3, r4
 800a27c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a280:	bf08      	it	eq
 800a282:	2300      	moveq	r3, #0
 800a284:	6102      	str	r2, [r0, #16]
 800a286:	bf08      	it	eq
 800a288:	6143      	streq	r3, [r0, #20]
 800a28a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a28c:	683f      	ldr	r7, [r7, #0]
 800a28e:	fa07 f70c 	lsl.w	r7, r7, ip
 800a292:	433d      	orrs	r5, r7
 800a294:	f843 5b04 	str.w	r5, [r3], #4
 800a298:	f852 5b04 	ldr.w	r5, [r2], #4
 800a29c:	40cd      	lsrs	r5, r1
 800a29e:	e7e5      	b.n	800a26c <rshift+0x3c>
 800a2a0:	4623      	mov	r3, r4
 800a2a2:	e7e9      	b.n	800a278 <rshift+0x48>

0800a2a4 <__hexdig_fun>:
 800a2a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a2a8:	2b09      	cmp	r3, #9
 800a2aa:	d802      	bhi.n	800a2b2 <__hexdig_fun+0xe>
 800a2ac:	3820      	subs	r0, #32
 800a2ae:	b2c0      	uxtb	r0, r0
 800a2b0:	4770      	bx	lr
 800a2b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a2b6:	2b05      	cmp	r3, #5
 800a2b8:	d801      	bhi.n	800a2be <__hexdig_fun+0x1a>
 800a2ba:	3847      	subs	r0, #71	; 0x47
 800a2bc:	e7f7      	b.n	800a2ae <__hexdig_fun+0xa>
 800a2be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a2c2:	2b05      	cmp	r3, #5
 800a2c4:	d801      	bhi.n	800a2ca <__hexdig_fun+0x26>
 800a2c6:	3827      	subs	r0, #39	; 0x27
 800a2c8:	e7f1      	b.n	800a2ae <__hexdig_fun+0xa>
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	4770      	bx	lr

0800a2ce <__gethex>:
 800a2ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2d2:	b08b      	sub	sp, #44	; 0x2c
 800a2d4:	468a      	mov	sl, r1
 800a2d6:	9002      	str	r0, [sp, #8]
 800a2d8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a2da:	9306      	str	r3, [sp, #24]
 800a2dc:	4690      	mov	r8, r2
 800a2de:	f000 fad0 	bl	800a882 <__localeconv_l>
 800a2e2:	6803      	ldr	r3, [r0, #0]
 800a2e4:	9303      	str	r3, [sp, #12]
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7f5 ff72 	bl	80001d0 <strlen>
 800a2ec:	9b03      	ldr	r3, [sp, #12]
 800a2ee:	9001      	str	r0, [sp, #4]
 800a2f0:	4403      	add	r3, r0
 800a2f2:	f04f 0b00 	mov.w	fp, #0
 800a2f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a2fa:	9307      	str	r3, [sp, #28]
 800a2fc:	f8da 3000 	ldr.w	r3, [sl]
 800a300:	3302      	adds	r3, #2
 800a302:	461f      	mov	r7, r3
 800a304:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a308:	2830      	cmp	r0, #48	; 0x30
 800a30a:	d06c      	beq.n	800a3e6 <__gethex+0x118>
 800a30c:	f7ff ffca 	bl	800a2a4 <__hexdig_fun>
 800a310:	4604      	mov	r4, r0
 800a312:	2800      	cmp	r0, #0
 800a314:	d16a      	bne.n	800a3ec <__gethex+0x11e>
 800a316:	9a01      	ldr	r2, [sp, #4]
 800a318:	9903      	ldr	r1, [sp, #12]
 800a31a:	4638      	mov	r0, r7
 800a31c:	f001 f8fe 	bl	800b51c <strncmp>
 800a320:	2800      	cmp	r0, #0
 800a322:	d166      	bne.n	800a3f2 <__gethex+0x124>
 800a324:	9b01      	ldr	r3, [sp, #4]
 800a326:	5cf8      	ldrb	r0, [r7, r3]
 800a328:	18fe      	adds	r6, r7, r3
 800a32a:	f7ff ffbb 	bl	800a2a4 <__hexdig_fun>
 800a32e:	2800      	cmp	r0, #0
 800a330:	d062      	beq.n	800a3f8 <__gethex+0x12a>
 800a332:	4633      	mov	r3, r6
 800a334:	7818      	ldrb	r0, [r3, #0]
 800a336:	2830      	cmp	r0, #48	; 0x30
 800a338:	461f      	mov	r7, r3
 800a33a:	f103 0301 	add.w	r3, r3, #1
 800a33e:	d0f9      	beq.n	800a334 <__gethex+0x66>
 800a340:	f7ff ffb0 	bl	800a2a4 <__hexdig_fun>
 800a344:	fab0 f580 	clz	r5, r0
 800a348:	096d      	lsrs	r5, r5, #5
 800a34a:	4634      	mov	r4, r6
 800a34c:	f04f 0b01 	mov.w	fp, #1
 800a350:	463a      	mov	r2, r7
 800a352:	4616      	mov	r6, r2
 800a354:	3201      	adds	r2, #1
 800a356:	7830      	ldrb	r0, [r6, #0]
 800a358:	f7ff ffa4 	bl	800a2a4 <__hexdig_fun>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	d1f8      	bne.n	800a352 <__gethex+0x84>
 800a360:	9a01      	ldr	r2, [sp, #4]
 800a362:	9903      	ldr	r1, [sp, #12]
 800a364:	4630      	mov	r0, r6
 800a366:	f001 f8d9 	bl	800b51c <strncmp>
 800a36a:	b950      	cbnz	r0, 800a382 <__gethex+0xb4>
 800a36c:	b954      	cbnz	r4, 800a384 <__gethex+0xb6>
 800a36e:	9b01      	ldr	r3, [sp, #4]
 800a370:	18f4      	adds	r4, r6, r3
 800a372:	4622      	mov	r2, r4
 800a374:	4616      	mov	r6, r2
 800a376:	3201      	adds	r2, #1
 800a378:	7830      	ldrb	r0, [r6, #0]
 800a37a:	f7ff ff93 	bl	800a2a4 <__hexdig_fun>
 800a37e:	2800      	cmp	r0, #0
 800a380:	d1f8      	bne.n	800a374 <__gethex+0xa6>
 800a382:	b10c      	cbz	r4, 800a388 <__gethex+0xba>
 800a384:	1ba4      	subs	r4, r4, r6
 800a386:	00a4      	lsls	r4, r4, #2
 800a388:	7833      	ldrb	r3, [r6, #0]
 800a38a:	2b50      	cmp	r3, #80	; 0x50
 800a38c:	d001      	beq.n	800a392 <__gethex+0xc4>
 800a38e:	2b70      	cmp	r3, #112	; 0x70
 800a390:	d140      	bne.n	800a414 <__gethex+0x146>
 800a392:	7873      	ldrb	r3, [r6, #1]
 800a394:	2b2b      	cmp	r3, #43	; 0x2b
 800a396:	d031      	beq.n	800a3fc <__gethex+0x12e>
 800a398:	2b2d      	cmp	r3, #45	; 0x2d
 800a39a:	d033      	beq.n	800a404 <__gethex+0x136>
 800a39c:	1c71      	adds	r1, r6, #1
 800a39e:	f04f 0900 	mov.w	r9, #0
 800a3a2:	7808      	ldrb	r0, [r1, #0]
 800a3a4:	f7ff ff7e 	bl	800a2a4 <__hexdig_fun>
 800a3a8:	1e43      	subs	r3, r0, #1
 800a3aa:	b2db      	uxtb	r3, r3
 800a3ac:	2b18      	cmp	r3, #24
 800a3ae:	d831      	bhi.n	800a414 <__gethex+0x146>
 800a3b0:	f1a0 0210 	sub.w	r2, r0, #16
 800a3b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a3b8:	f7ff ff74 	bl	800a2a4 <__hexdig_fun>
 800a3bc:	1e43      	subs	r3, r0, #1
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	2b18      	cmp	r3, #24
 800a3c2:	d922      	bls.n	800a40a <__gethex+0x13c>
 800a3c4:	f1b9 0f00 	cmp.w	r9, #0
 800a3c8:	d000      	beq.n	800a3cc <__gethex+0xfe>
 800a3ca:	4252      	negs	r2, r2
 800a3cc:	4414      	add	r4, r2
 800a3ce:	f8ca 1000 	str.w	r1, [sl]
 800a3d2:	b30d      	cbz	r5, 800a418 <__gethex+0x14a>
 800a3d4:	f1bb 0f00 	cmp.w	fp, #0
 800a3d8:	bf0c      	ite	eq
 800a3da:	2706      	moveq	r7, #6
 800a3dc:	2700      	movne	r7, #0
 800a3de:	4638      	mov	r0, r7
 800a3e0:	b00b      	add	sp, #44	; 0x2c
 800a3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e6:	f10b 0b01 	add.w	fp, fp, #1
 800a3ea:	e78a      	b.n	800a302 <__gethex+0x34>
 800a3ec:	2500      	movs	r5, #0
 800a3ee:	462c      	mov	r4, r5
 800a3f0:	e7ae      	b.n	800a350 <__gethex+0x82>
 800a3f2:	463e      	mov	r6, r7
 800a3f4:	2501      	movs	r5, #1
 800a3f6:	e7c7      	b.n	800a388 <__gethex+0xba>
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	e7fb      	b.n	800a3f4 <__gethex+0x126>
 800a3fc:	f04f 0900 	mov.w	r9, #0
 800a400:	1cb1      	adds	r1, r6, #2
 800a402:	e7ce      	b.n	800a3a2 <__gethex+0xd4>
 800a404:	f04f 0901 	mov.w	r9, #1
 800a408:	e7fa      	b.n	800a400 <__gethex+0x132>
 800a40a:	230a      	movs	r3, #10
 800a40c:	fb03 0202 	mla	r2, r3, r2, r0
 800a410:	3a10      	subs	r2, #16
 800a412:	e7cf      	b.n	800a3b4 <__gethex+0xe6>
 800a414:	4631      	mov	r1, r6
 800a416:	e7da      	b.n	800a3ce <__gethex+0x100>
 800a418:	1bf3      	subs	r3, r6, r7
 800a41a:	3b01      	subs	r3, #1
 800a41c:	4629      	mov	r1, r5
 800a41e:	2b07      	cmp	r3, #7
 800a420:	dc49      	bgt.n	800a4b6 <__gethex+0x1e8>
 800a422:	9802      	ldr	r0, [sp, #8]
 800a424:	f000 fa63 	bl	800a8ee <_Balloc>
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	f100 0914 	add.w	r9, r0, #20
 800a42e:	f04f 0b00 	mov.w	fp, #0
 800a432:	f1c3 0301 	rsb	r3, r3, #1
 800a436:	4605      	mov	r5, r0
 800a438:	f8cd 9010 	str.w	r9, [sp, #16]
 800a43c:	46da      	mov	sl, fp
 800a43e:	9308      	str	r3, [sp, #32]
 800a440:	42b7      	cmp	r7, r6
 800a442:	d33b      	bcc.n	800a4bc <__gethex+0x1ee>
 800a444:	9804      	ldr	r0, [sp, #16]
 800a446:	f840 ab04 	str.w	sl, [r0], #4
 800a44a:	eba0 0009 	sub.w	r0, r0, r9
 800a44e:	1080      	asrs	r0, r0, #2
 800a450:	6128      	str	r0, [r5, #16]
 800a452:	0147      	lsls	r7, r0, #5
 800a454:	4650      	mov	r0, sl
 800a456:	f000 fb0e 	bl	800aa76 <__hi0bits>
 800a45a:	f8d8 6000 	ldr.w	r6, [r8]
 800a45e:	1a3f      	subs	r7, r7, r0
 800a460:	42b7      	cmp	r7, r6
 800a462:	dd64      	ble.n	800a52e <__gethex+0x260>
 800a464:	1bbf      	subs	r7, r7, r6
 800a466:	4639      	mov	r1, r7
 800a468:	4628      	mov	r0, r5
 800a46a:	f000 fe1d 	bl	800b0a8 <__any_on>
 800a46e:	4682      	mov	sl, r0
 800a470:	b178      	cbz	r0, 800a492 <__gethex+0x1c4>
 800a472:	1e7b      	subs	r3, r7, #1
 800a474:	1159      	asrs	r1, r3, #5
 800a476:	f003 021f 	and.w	r2, r3, #31
 800a47a:	f04f 0a01 	mov.w	sl, #1
 800a47e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a482:	fa0a f202 	lsl.w	r2, sl, r2
 800a486:	420a      	tst	r2, r1
 800a488:	d003      	beq.n	800a492 <__gethex+0x1c4>
 800a48a:	4553      	cmp	r3, sl
 800a48c:	dc46      	bgt.n	800a51c <__gethex+0x24e>
 800a48e:	f04f 0a02 	mov.w	sl, #2
 800a492:	4639      	mov	r1, r7
 800a494:	4628      	mov	r0, r5
 800a496:	f7ff fecb 	bl	800a230 <rshift>
 800a49a:	443c      	add	r4, r7
 800a49c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4a0:	42a3      	cmp	r3, r4
 800a4a2:	da52      	bge.n	800a54a <__gethex+0x27c>
 800a4a4:	4629      	mov	r1, r5
 800a4a6:	9802      	ldr	r0, [sp, #8]
 800a4a8:	f000 fa55 	bl	800a956 <_Bfree>
 800a4ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6013      	str	r3, [r2, #0]
 800a4b2:	27a3      	movs	r7, #163	; 0xa3
 800a4b4:	e793      	b.n	800a3de <__gethex+0x110>
 800a4b6:	3101      	adds	r1, #1
 800a4b8:	105b      	asrs	r3, r3, #1
 800a4ba:	e7b0      	b.n	800a41e <__gethex+0x150>
 800a4bc:	1e73      	subs	r3, r6, #1
 800a4be:	9305      	str	r3, [sp, #20]
 800a4c0:	9a07      	ldr	r2, [sp, #28]
 800a4c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d018      	beq.n	800a4fc <__gethex+0x22e>
 800a4ca:	f1bb 0f20 	cmp.w	fp, #32
 800a4ce:	d107      	bne.n	800a4e0 <__gethex+0x212>
 800a4d0:	9b04      	ldr	r3, [sp, #16]
 800a4d2:	f8c3 a000 	str.w	sl, [r3]
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	f04f 0a00 	mov.w	sl, #0
 800a4dc:	9304      	str	r3, [sp, #16]
 800a4de:	46d3      	mov	fp, sl
 800a4e0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a4e4:	f7ff fede 	bl	800a2a4 <__hexdig_fun>
 800a4e8:	f000 000f 	and.w	r0, r0, #15
 800a4ec:	fa00 f00b 	lsl.w	r0, r0, fp
 800a4f0:	ea4a 0a00 	orr.w	sl, sl, r0
 800a4f4:	f10b 0b04 	add.w	fp, fp, #4
 800a4f8:	9b05      	ldr	r3, [sp, #20]
 800a4fa:	e00d      	b.n	800a518 <__gethex+0x24a>
 800a4fc:	9b05      	ldr	r3, [sp, #20]
 800a4fe:	9a08      	ldr	r2, [sp, #32]
 800a500:	4413      	add	r3, r2
 800a502:	42bb      	cmp	r3, r7
 800a504:	d3e1      	bcc.n	800a4ca <__gethex+0x1fc>
 800a506:	4618      	mov	r0, r3
 800a508:	9a01      	ldr	r2, [sp, #4]
 800a50a:	9903      	ldr	r1, [sp, #12]
 800a50c:	9309      	str	r3, [sp, #36]	; 0x24
 800a50e:	f001 f805 	bl	800b51c <strncmp>
 800a512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a514:	2800      	cmp	r0, #0
 800a516:	d1d8      	bne.n	800a4ca <__gethex+0x1fc>
 800a518:	461e      	mov	r6, r3
 800a51a:	e791      	b.n	800a440 <__gethex+0x172>
 800a51c:	1eb9      	subs	r1, r7, #2
 800a51e:	4628      	mov	r0, r5
 800a520:	f000 fdc2 	bl	800b0a8 <__any_on>
 800a524:	2800      	cmp	r0, #0
 800a526:	d0b2      	beq.n	800a48e <__gethex+0x1c0>
 800a528:	f04f 0a03 	mov.w	sl, #3
 800a52c:	e7b1      	b.n	800a492 <__gethex+0x1c4>
 800a52e:	da09      	bge.n	800a544 <__gethex+0x276>
 800a530:	1bf7      	subs	r7, r6, r7
 800a532:	4629      	mov	r1, r5
 800a534:	463a      	mov	r2, r7
 800a536:	9802      	ldr	r0, [sp, #8]
 800a538:	f000 fbd8 	bl	800acec <__lshift>
 800a53c:	1be4      	subs	r4, r4, r7
 800a53e:	4605      	mov	r5, r0
 800a540:	f100 0914 	add.w	r9, r0, #20
 800a544:	f04f 0a00 	mov.w	sl, #0
 800a548:	e7a8      	b.n	800a49c <__gethex+0x1ce>
 800a54a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a54e:	42a0      	cmp	r0, r4
 800a550:	dd6a      	ble.n	800a628 <__gethex+0x35a>
 800a552:	1b04      	subs	r4, r0, r4
 800a554:	42a6      	cmp	r6, r4
 800a556:	dc2e      	bgt.n	800a5b6 <__gethex+0x2e8>
 800a558:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d022      	beq.n	800a5a6 <__gethex+0x2d8>
 800a560:	2b03      	cmp	r3, #3
 800a562:	d024      	beq.n	800a5ae <__gethex+0x2e0>
 800a564:	2b01      	cmp	r3, #1
 800a566:	d115      	bne.n	800a594 <__gethex+0x2c6>
 800a568:	42a6      	cmp	r6, r4
 800a56a:	d113      	bne.n	800a594 <__gethex+0x2c6>
 800a56c:	2e01      	cmp	r6, #1
 800a56e:	dc0b      	bgt.n	800a588 <__gethex+0x2ba>
 800a570:	9a06      	ldr	r2, [sp, #24]
 800a572:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a576:	6013      	str	r3, [r2, #0]
 800a578:	2301      	movs	r3, #1
 800a57a:	612b      	str	r3, [r5, #16]
 800a57c:	f8c9 3000 	str.w	r3, [r9]
 800a580:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a582:	2762      	movs	r7, #98	; 0x62
 800a584:	601d      	str	r5, [r3, #0]
 800a586:	e72a      	b.n	800a3de <__gethex+0x110>
 800a588:	1e71      	subs	r1, r6, #1
 800a58a:	4628      	mov	r0, r5
 800a58c:	f000 fd8c 	bl	800b0a8 <__any_on>
 800a590:	2800      	cmp	r0, #0
 800a592:	d1ed      	bne.n	800a570 <__gethex+0x2a2>
 800a594:	4629      	mov	r1, r5
 800a596:	9802      	ldr	r0, [sp, #8]
 800a598:	f000 f9dd 	bl	800a956 <_Bfree>
 800a59c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a59e:	2300      	movs	r3, #0
 800a5a0:	6013      	str	r3, [r2, #0]
 800a5a2:	2750      	movs	r7, #80	; 0x50
 800a5a4:	e71b      	b.n	800a3de <__gethex+0x110>
 800a5a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d0e1      	beq.n	800a570 <__gethex+0x2a2>
 800a5ac:	e7f2      	b.n	800a594 <__gethex+0x2c6>
 800a5ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d1dd      	bne.n	800a570 <__gethex+0x2a2>
 800a5b4:	e7ee      	b.n	800a594 <__gethex+0x2c6>
 800a5b6:	1e67      	subs	r7, r4, #1
 800a5b8:	f1ba 0f00 	cmp.w	sl, #0
 800a5bc:	d131      	bne.n	800a622 <__gethex+0x354>
 800a5be:	b127      	cbz	r7, 800a5ca <__gethex+0x2fc>
 800a5c0:	4639      	mov	r1, r7
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	f000 fd70 	bl	800b0a8 <__any_on>
 800a5c8:	4682      	mov	sl, r0
 800a5ca:	117a      	asrs	r2, r7, #5
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	f007 071f 	and.w	r7, r7, #31
 800a5d2:	fa03 f707 	lsl.w	r7, r3, r7
 800a5d6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a5da:	4621      	mov	r1, r4
 800a5dc:	421f      	tst	r7, r3
 800a5de:	4628      	mov	r0, r5
 800a5e0:	bf18      	it	ne
 800a5e2:	f04a 0a02 	orrne.w	sl, sl, #2
 800a5e6:	1b36      	subs	r6, r6, r4
 800a5e8:	f7ff fe22 	bl	800a230 <rshift>
 800a5ec:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a5f0:	2702      	movs	r7, #2
 800a5f2:	f1ba 0f00 	cmp.w	sl, #0
 800a5f6:	d048      	beq.n	800a68a <__gethex+0x3bc>
 800a5f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5fc:	2b02      	cmp	r3, #2
 800a5fe:	d015      	beq.n	800a62c <__gethex+0x35e>
 800a600:	2b03      	cmp	r3, #3
 800a602:	d017      	beq.n	800a634 <__gethex+0x366>
 800a604:	2b01      	cmp	r3, #1
 800a606:	d109      	bne.n	800a61c <__gethex+0x34e>
 800a608:	f01a 0f02 	tst.w	sl, #2
 800a60c:	d006      	beq.n	800a61c <__gethex+0x34e>
 800a60e:	f8d9 3000 	ldr.w	r3, [r9]
 800a612:	ea4a 0a03 	orr.w	sl, sl, r3
 800a616:	f01a 0f01 	tst.w	sl, #1
 800a61a:	d10e      	bne.n	800a63a <__gethex+0x36c>
 800a61c:	f047 0710 	orr.w	r7, r7, #16
 800a620:	e033      	b.n	800a68a <__gethex+0x3bc>
 800a622:	f04f 0a01 	mov.w	sl, #1
 800a626:	e7d0      	b.n	800a5ca <__gethex+0x2fc>
 800a628:	2701      	movs	r7, #1
 800a62a:	e7e2      	b.n	800a5f2 <__gethex+0x324>
 800a62c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a62e:	f1c3 0301 	rsb	r3, r3, #1
 800a632:	9315      	str	r3, [sp, #84]	; 0x54
 800a634:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a636:	2b00      	cmp	r3, #0
 800a638:	d0f0      	beq.n	800a61c <__gethex+0x34e>
 800a63a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a63e:	f105 0314 	add.w	r3, r5, #20
 800a642:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a646:	eb03 010a 	add.w	r1, r3, sl
 800a64a:	f04f 0c00 	mov.w	ip, #0
 800a64e:	4618      	mov	r0, r3
 800a650:	f853 2b04 	ldr.w	r2, [r3], #4
 800a654:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a658:	d01c      	beq.n	800a694 <__gethex+0x3c6>
 800a65a:	3201      	adds	r2, #1
 800a65c:	6002      	str	r2, [r0, #0]
 800a65e:	2f02      	cmp	r7, #2
 800a660:	f105 0314 	add.w	r3, r5, #20
 800a664:	d138      	bne.n	800a6d8 <__gethex+0x40a>
 800a666:	f8d8 2000 	ldr.w	r2, [r8]
 800a66a:	3a01      	subs	r2, #1
 800a66c:	42b2      	cmp	r2, r6
 800a66e:	d10a      	bne.n	800a686 <__gethex+0x3b8>
 800a670:	1171      	asrs	r1, r6, #5
 800a672:	2201      	movs	r2, #1
 800a674:	f006 061f 	and.w	r6, r6, #31
 800a678:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a67c:	fa02 f606 	lsl.w	r6, r2, r6
 800a680:	421e      	tst	r6, r3
 800a682:	bf18      	it	ne
 800a684:	4617      	movne	r7, r2
 800a686:	f047 0720 	orr.w	r7, r7, #32
 800a68a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a68c:	601d      	str	r5, [r3, #0]
 800a68e:	9b06      	ldr	r3, [sp, #24]
 800a690:	601c      	str	r4, [r3, #0]
 800a692:	e6a4      	b.n	800a3de <__gethex+0x110>
 800a694:	4299      	cmp	r1, r3
 800a696:	f843 cc04 	str.w	ip, [r3, #-4]
 800a69a:	d8d8      	bhi.n	800a64e <__gethex+0x380>
 800a69c:	68ab      	ldr	r3, [r5, #8]
 800a69e:	4599      	cmp	r9, r3
 800a6a0:	db12      	blt.n	800a6c8 <__gethex+0x3fa>
 800a6a2:	6869      	ldr	r1, [r5, #4]
 800a6a4:	9802      	ldr	r0, [sp, #8]
 800a6a6:	3101      	adds	r1, #1
 800a6a8:	f000 f921 	bl	800a8ee <_Balloc>
 800a6ac:	692a      	ldr	r2, [r5, #16]
 800a6ae:	3202      	adds	r2, #2
 800a6b0:	f105 010c 	add.w	r1, r5, #12
 800a6b4:	4683      	mov	fp, r0
 800a6b6:	0092      	lsls	r2, r2, #2
 800a6b8:	300c      	adds	r0, #12
 800a6ba:	f000 f90d 	bl	800a8d8 <memcpy>
 800a6be:	4629      	mov	r1, r5
 800a6c0:	9802      	ldr	r0, [sp, #8]
 800a6c2:	f000 f948 	bl	800a956 <_Bfree>
 800a6c6:	465d      	mov	r5, fp
 800a6c8:	692b      	ldr	r3, [r5, #16]
 800a6ca:	1c5a      	adds	r2, r3, #1
 800a6cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a6d0:	612a      	str	r2, [r5, #16]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	615a      	str	r2, [r3, #20]
 800a6d6:	e7c2      	b.n	800a65e <__gethex+0x390>
 800a6d8:	692a      	ldr	r2, [r5, #16]
 800a6da:	454a      	cmp	r2, r9
 800a6dc:	dd0b      	ble.n	800a6f6 <__gethex+0x428>
 800a6de:	2101      	movs	r1, #1
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f7ff fda5 	bl	800a230 <rshift>
 800a6e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	42a3      	cmp	r3, r4
 800a6ee:	f6ff aed9 	blt.w	800a4a4 <__gethex+0x1d6>
 800a6f2:	2701      	movs	r7, #1
 800a6f4:	e7c7      	b.n	800a686 <__gethex+0x3b8>
 800a6f6:	f016 061f 	ands.w	r6, r6, #31
 800a6fa:	d0fa      	beq.n	800a6f2 <__gethex+0x424>
 800a6fc:	449a      	add	sl, r3
 800a6fe:	f1c6 0620 	rsb	r6, r6, #32
 800a702:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a706:	f000 f9b6 	bl	800aa76 <__hi0bits>
 800a70a:	42b0      	cmp	r0, r6
 800a70c:	dbe7      	blt.n	800a6de <__gethex+0x410>
 800a70e:	e7f0      	b.n	800a6f2 <__gethex+0x424>

0800a710 <L_shift>:
 800a710:	f1c2 0208 	rsb	r2, r2, #8
 800a714:	0092      	lsls	r2, r2, #2
 800a716:	b570      	push	{r4, r5, r6, lr}
 800a718:	f1c2 0620 	rsb	r6, r2, #32
 800a71c:	6843      	ldr	r3, [r0, #4]
 800a71e:	6804      	ldr	r4, [r0, #0]
 800a720:	fa03 f506 	lsl.w	r5, r3, r6
 800a724:	432c      	orrs	r4, r5
 800a726:	40d3      	lsrs	r3, r2
 800a728:	6004      	str	r4, [r0, #0]
 800a72a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a72e:	4288      	cmp	r0, r1
 800a730:	d3f4      	bcc.n	800a71c <L_shift+0xc>
 800a732:	bd70      	pop	{r4, r5, r6, pc}

0800a734 <__match>:
 800a734:	b530      	push	{r4, r5, lr}
 800a736:	6803      	ldr	r3, [r0, #0]
 800a738:	3301      	adds	r3, #1
 800a73a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a73e:	b914      	cbnz	r4, 800a746 <__match+0x12>
 800a740:	6003      	str	r3, [r0, #0]
 800a742:	2001      	movs	r0, #1
 800a744:	bd30      	pop	{r4, r5, pc}
 800a746:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a74a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a74e:	2d19      	cmp	r5, #25
 800a750:	bf98      	it	ls
 800a752:	3220      	addls	r2, #32
 800a754:	42a2      	cmp	r2, r4
 800a756:	d0f0      	beq.n	800a73a <__match+0x6>
 800a758:	2000      	movs	r0, #0
 800a75a:	e7f3      	b.n	800a744 <__match+0x10>

0800a75c <__hexnan>:
 800a75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a760:	680b      	ldr	r3, [r1, #0]
 800a762:	6801      	ldr	r1, [r0, #0]
 800a764:	115f      	asrs	r7, r3, #5
 800a766:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a76a:	f013 031f 	ands.w	r3, r3, #31
 800a76e:	b087      	sub	sp, #28
 800a770:	bf18      	it	ne
 800a772:	3704      	addne	r7, #4
 800a774:	2500      	movs	r5, #0
 800a776:	1f3e      	subs	r6, r7, #4
 800a778:	4682      	mov	sl, r0
 800a77a:	4690      	mov	r8, r2
 800a77c:	9301      	str	r3, [sp, #4]
 800a77e:	f847 5c04 	str.w	r5, [r7, #-4]
 800a782:	46b1      	mov	r9, r6
 800a784:	4634      	mov	r4, r6
 800a786:	9502      	str	r5, [sp, #8]
 800a788:	46ab      	mov	fp, r5
 800a78a:	784a      	ldrb	r2, [r1, #1]
 800a78c:	1c4b      	adds	r3, r1, #1
 800a78e:	9303      	str	r3, [sp, #12]
 800a790:	b342      	cbz	r2, 800a7e4 <__hexnan+0x88>
 800a792:	4610      	mov	r0, r2
 800a794:	9105      	str	r1, [sp, #20]
 800a796:	9204      	str	r2, [sp, #16]
 800a798:	f7ff fd84 	bl	800a2a4 <__hexdig_fun>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d143      	bne.n	800a828 <__hexnan+0xcc>
 800a7a0:	9a04      	ldr	r2, [sp, #16]
 800a7a2:	9905      	ldr	r1, [sp, #20]
 800a7a4:	2a20      	cmp	r2, #32
 800a7a6:	d818      	bhi.n	800a7da <__hexnan+0x7e>
 800a7a8:	9b02      	ldr	r3, [sp, #8]
 800a7aa:	459b      	cmp	fp, r3
 800a7ac:	dd13      	ble.n	800a7d6 <__hexnan+0x7a>
 800a7ae:	454c      	cmp	r4, r9
 800a7b0:	d206      	bcs.n	800a7c0 <__hexnan+0x64>
 800a7b2:	2d07      	cmp	r5, #7
 800a7b4:	dc04      	bgt.n	800a7c0 <__hexnan+0x64>
 800a7b6:	462a      	mov	r2, r5
 800a7b8:	4649      	mov	r1, r9
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f7ff ffa8 	bl	800a710 <L_shift>
 800a7c0:	4544      	cmp	r4, r8
 800a7c2:	d944      	bls.n	800a84e <__hexnan+0xf2>
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	f1a4 0904 	sub.w	r9, r4, #4
 800a7ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7ce:	f8cd b008 	str.w	fp, [sp, #8]
 800a7d2:	464c      	mov	r4, r9
 800a7d4:	461d      	mov	r5, r3
 800a7d6:	9903      	ldr	r1, [sp, #12]
 800a7d8:	e7d7      	b.n	800a78a <__hexnan+0x2e>
 800a7da:	2a29      	cmp	r2, #41	; 0x29
 800a7dc:	d14a      	bne.n	800a874 <__hexnan+0x118>
 800a7de:	3102      	adds	r1, #2
 800a7e0:	f8ca 1000 	str.w	r1, [sl]
 800a7e4:	f1bb 0f00 	cmp.w	fp, #0
 800a7e8:	d044      	beq.n	800a874 <__hexnan+0x118>
 800a7ea:	454c      	cmp	r4, r9
 800a7ec:	d206      	bcs.n	800a7fc <__hexnan+0xa0>
 800a7ee:	2d07      	cmp	r5, #7
 800a7f0:	dc04      	bgt.n	800a7fc <__hexnan+0xa0>
 800a7f2:	462a      	mov	r2, r5
 800a7f4:	4649      	mov	r1, r9
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	f7ff ff8a 	bl	800a710 <L_shift>
 800a7fc:	4544      	cmp	r4, r8
 800a7fe:	d928      	bls.n	800a852 <__hexnan+0xf6>
 800a800:	4643      	mov	r3, r8
 800a802:	f854 2b04 	ldr.w	r2, [r4], #4
 800a806:	f843 2b04 	str.w	r2, [r3], #4
 800a80a:	42a6      	cmp	r6, r4
 800a80c:	d2f9      	bcs.n	800a802 <__hexnan+0xa6>
 800a80e:	2200      	movs	r2, #0
 800a810:	f843 2b04 	str.w	r2, [r3], #4
 800a814:	429e      	cmp	r6, r3
 800a816:	d2fb      	bcs.n	800a810 <__hexnan+0xb4>
 800a818:	6833      	ldr	r3, [r6, #0]
 800a81a:	b91b      	cbnz	r3, 800a824 <__hexnan+0xc8>
 800a81c:	4546      	cmp	r6, r8
 800a81e:	d127      	bne.n	800a870 <__hexnan+0x114>
 800a820:	2301      	movs	r3, #1
 800a822:	6033      	str	r3, [r6, #0]
 800a824:	2005      	movs	r0, #5
 800a826:	e026      	b.n	800a876 <__hexnan+0x11a>
 800a828:	3501      	adds	r5, #1
 800a82a:	2d08      	cmp	r5, #8
 800a82c:	f10b 0b01 	add.w	fp, fp, #1
 800a830:	dd06      	ble.n	800a840 <__hexnan+0xe4>
 800a832:	4544      	cmp	r4, r8
 800a834:	d9cf      	bls.n	800a7d6 <__hexnan+0x7a>
 800a836:	2300      	movs	r3, #0
 800a838:	f844 3c04 	str.w	r3, [r4, #-4]
 800a83c:	2501      	movs	r5, #1
 800a83e:	3c04      	subs	r4, #4
 800a840:	6822      	ldr	r2, [r4, #0]
 800a842:	f000 000f 	and.w	r0, r0, #15
 800a846:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a84a:	6020      	str	r0, [r4, #0]
 800a84c:	e7c3      	b.n	800a7d6 <__hexnan+0x7a>
 800a84e:	2508      	movs	r5, #8
 800a850:	e7c1      	b.n	800a7d6 <__hexnan+0x7a>
 800a852:	9b01      	ldr	r3, [sp, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d0df      	beq.n	800a818 <__hexnan+0xbc>
 800a858:	f04f 32ff 	mov.w	r2, #4294967295
 800a85c:	f1c3 0320 	rsb	r3, r3, #32
 800a860:	fa22 f303 	lsr.w	r3, r2, r3
 800a864:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a868:	401a      	ands	r2, r3
 800a86a:	f847 2c04 	str.w	r2, [r7, #-4]
 800a86e:	e7d3      	b.n	800a818 <__hexnan+0xbc>
 800a870:	3e04      	subs	r6, #4
 800a872:	e7d1      	b.n	800a818 <__hexnan+0xbc>
 800a874:	2004      	movs	r0, #4
 800a876:	b007      	add	sp, #28
 800a878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a87c <__locale_ctype_ptr_l>:
 800a87c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a880:	4770      	bx	lr

0800a882 <__localeconv_l>:
 800a882:	30f0      	adds	r0, #240	; 0xf0
 800a884:	4770      	bx	lr
	...

0800a888 <_localeconv_r>:
 800a888:	4b04      	ldr	r3, [pc, #16]	; (800a89c <_localeconv_r+0x14>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	6a18      	ldr	r0, [r3, #32]
 800a88e:	4b04      	ldr	r3, [pc, #16]	; (800a8a0 <_localeconv_r+0x18>)
 800a890:	2800      	cmp	r0, #0
 800a892:	bf08      	it	eq
 800a894:	4618      	moveq	r0, r3
 800a896:	30f0      	adds	r0, #240	; 0xf0
 800a898:	4770      	bx	lr
 800a89a:	bf00      	nop
 800a89c:	20000020 	.word	0x20000020
 800a8a0:	20000084 	.word	0x20000084

0800a8a4 <malloc>:
 800a8a4:	4b02      	ldr	r3, [pc, #8]	; (800a8b0 <malloc+0xc>)
 800a8a6:	4601      	mov	r1, r0
 800a8a8:	6818      	ldr	r0, [r3, #0]
 800a8aa:	f000 bc7b 	b.w	800b1a4 <_malloc_r>
 800a8ae:	bf00      	nop
 800a8b0:	20000020 	.word	0x20000020

0800a8b4 <__ascii_mbtowc>:
 800a8b4:	b082      	sub	sp, #8
 800a8b6:	b901      	cbnz	r1, 800a8ba <__ascii_mbtowc+0x6>
 800a8b8:	a901      	add	r1, sp, #4
 800a8ba:	b142      	cbz	r2, 800a8ce <__ascii_mbtowc+0x1a>
 800a8bc:	b14b      	cbz	r3, 800a8d2 <__ascii_mbtowc+0x1e>
 800a8be:	7813      	ldrb	r3, [r2, #0]
 800a8c0:	600b      	str	r3, [r1, #0]
 800a8c2:	7812      	ldrb	r2, [r2, #0]
 800a8c4:	1c10      	adds	r0, r2, #0
 800a8c6:	bf18      	it	ne
 800a8c8:	2001      	movne	r0, #1
 800a8ca:	b002      	add	sp, #8
 800a8cc:	4770      	bx	lr
 800a8ce:	4610      	mov	r0, r2
 800a8d0:	e7fb      	b.n	800a8ca <__ascii_mbtowc+0x16>
 800a8d2:	f06f 0001 	mvn.w	r0, #1
 800a8d6:	e7f8      	b.n	800a8ca <__ascii_mbtowc+0x16>

0800a8d8 <memcpy>:
 800a8d8:	b510      	push	{r4, lr}
 800a8da:	1e43      	subs	r3, r0, #1
 800a8dc:	440a      	add	r2, r1
 800a8de:	4291      	cmp	r1, r2
 800a8e0:	d100      	bne.n	800a8e4 <memcpy+0xc>
 800a8e2:	bd10      	pop	{r4, pc}
 800a8e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8ec:	e7f7      	b.n	800a8de <memcpy+0x6>

0800a8ee <_Balloc>:
 800a8ee:	b570      	push	{r4, r5, r6, lr}
 800a8f0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8f2:	4604      	mov	r4, r0
 800a8f4:	460e      	mov	r6, r1
 800a8f6:	b93d      	cbnz	r5, 800a908 <_Balloc+0x1a>
 800a8f8:	2010      	movs	r0, #16
 800a8fa:	f7ff ffd3 	bl	800a8a4 <malloc>
 800a8fe:	6260      	str	r0, [r4, #36]	; 0x24
 800a900:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a904:	6005      	str	r5, [r0, #0]
 800a906:	60c5      	str	r5, [r0, #12]
 800a908:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a90a:	68eb      	ldr	r3, [r5, #12]
 800a90c:	b183      	cbz	r3, 800a930 <_Balloc+0x42>
 800a90e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a910:	68db      	ldr	r3, [r3, #12]
 800a912:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a916:	b9b8      	cbnz	r0, 800a948 <_Balloc+0x5a>
 800a918:	2101      	movs	r1, #1
 800a91a:	fa01 f506 	lsl.w	r5, r1, r6
 800a91e:	1d6a      	adds	r2, r5, #5
 800a920:	0092      	lsls	r2, r2, #2
 800a922:	4620      	mov	r0, r4
 800a924:	f000 fbe1 	bl	800b0ea <_calloc_r>
 800a928:	b160      	cbz	r0, 800a944 <_Balloc+0x56>
 800a92a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a92e:	e00e      	b.n	800a94e <_Balloc+0x60>
 800a930:	2221      	movs	r2, #33	; 0x21
 800a932:	2104      	movs	r1, #4
 800a934:	4620      	mov	r0, r4
 800a936:	f000 fbd8 	bl	800b0ea <_calloc_r>
 800a93a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a93c:	60e8      	str	r0, [r5, #12]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d1e4      	bne.n	800a90e <_Balloc+0x20>
 800a944:	2000      	movs	r0, #0
 800a946:	bd70      	pop	{r4, r5, r6, pc}
 800a948:	6802      	ldr	r2, [r0, #0]
 800a94a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a94e:	2300      	movs	r3, #0
 800a950:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a954:	e7f7      	b.n	800a946 <_Balloc+0x58>

0800a956 <_Bfree>:
 800a956:	b570      	push	{r4, r5, r6, lr}
 800a958:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a95a:	4606      	mov	r6, r0
 800a95c:	460d      	mov	r5, r1
 800a95e:	b93c      	cbnz	r4, 800a970 <_Bfree+0x1a>
 800a960:	2010      	movs	r0, #16
 800a962:	f7ff ff9f 	bl	800a8a4 <malloc>
 800a966:	6270      	str	r0, [r6, #36]	; 0x24
 800a968:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a96c:	6004      	str	r4, [r0, #0]
 800a96e:	60c4      	str	r4, [r0, #12]
 800a970:	b13d      	cbz	r5, 800a982 <_Bfree+0x2c>
 800a972:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a974:	686a      	ldr	r2, [r5, #4]
 800a976:	68db      	ldr	r3, [r3, #12]
 800a978:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a97c:	6029      	str	r1, [r5, #0]
 800a97e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a982:	bd70      	pop	{r4, r5, r6, pc}

0800a984 <__multadd>:
 800a984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a988:	690d      	ldr	r5, [r1, #16]
 800a98a:	461f      	mov	r7, r3
 800a98c:	4606      	mov	r6, r0
 800a98e:	460c      	mov	r4, r1
 800a990:	f101 0c14 	add.w	ip, r1, #20
 800a994:	2300      	movs	r3, #0
 800a996:	f8dc 0000 	ldr.w	r0, [ip]
 800a99a:	b281      	uxth	r1, r0
 800a99c:	fb02 7101 	mla	r1, r2, r1, r7
 800a9a0:	0c0f      	lsrs	r7, r1, #16
 800a9a2:	0c00      	lsrs	r0, r0, #16
 800a9a4:	fb02 7000 	mla	r0, r2, r0, r7
 800a9a8:	b289      	uxth	r1, r1
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a9b0:	429d      	cmp	r5, r3
 800a9b2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a9b6:	f84c 1b04 	str.w	r1, [ip], #4
 800a9ba:	dcec      	bgt.n	800a996 <__multadd+0x12>
 800a9bc:	b1d7      	cbz	r7, 800a9f4 <__multadd+0x70>
 800a9be:	68a3      	ldr	r3, [r4, #8]
 800a9c0:	42ab      	cmp	r3, r5
 800a9c2:	dc12      	bgt.n	800a9ea <__multadd+0x66>
 800a9c4:	6861      	ldr	r1, [r4, #4]
 800a9c6:	4630      	mov	r0, r6
 800a9c8:	3101      	adds	r1, #1
 800a9ca:	f7ff ff90 	bl	800a8ee <_Balloc>
 800a9ce:	6922      	ldr	r2, [r4, #16]
 800a9d0:	3202      	adds	r2, #2
 800a9d2:	f104 010c 	add.w	r1, r4, #12
 800a9d6:	4680      	mov	r8, r0
 800a9d8:	0092      	lsls	r2, r2, #2
 800a9da:	300c      	adds	r0, #12
 800a9dc:	f7ff ff7c 	bl	800a8d8 <memcpy>
 800a9e0:	4621      	mov	r1, r4
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff ffb7 	bl	800a956 <_Bfree>
 800a9e8:	4644      	mov	r4, r8
 800a9ea:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a9ee:	3501      	adds	r5, #1
 800a9f0:	615f      	str	r7, [r3, #20]
 800a9f2:	6125      	str	r5, [r4, #16]
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a9fa <__s2b>:
 800a9fa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9fe:	460c      	mov	r4, r1
 800aa00:	4615      	mov	r5, r2
 800aa02:	461f      	mov	r7, r3
 800aa04:	2209      	movs	r2, #9
 800aa06:	3308      	adds	r3, #8
 800aa08:	4606      	mov	r6, r0
 800aa0a:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa0e:	2100      	movs	r1, #0
 800aa10:	2201      	movs	r2, #1
 800aa12:	429a      	cmp	r2, r3
 800aa14:	db20      	blt.n	800aa58 <__s2b+0x5e>
 800aa16:	4630      	mov	r0, r6
 800aa18:	f7ff ff69 	bl	800a8ee <_Balloc>
 800aa1c:	9b08      	ldr	r3, [sp, #32]
 800aa1e:	6143      	str	r3, [r0, #20]
 800aa20:	2d09      	cmp	r5, #9
 800aa22:	f04f 0301 	mov.w	r3, #1
 800aa26:	6103      	str	r3, [r0, #16]
 800aa28:	dd19      	ble.n	800aa5e <__s2b+0x64>
 800aa2a:	f104 0809 	add.w	r8, r4, #9
 800aa2e:	46c1      	mov	r9, r8
 800aa30:	442c      	add	r4, r5
 800aa32:	f819 3b01 	ldrb.w	r3, [r9], #1
 800aa36:	4601      	mov	r1, r0
 800aa38:	3b30      	subs	r3, #48	; 0x30
 800aa3a:	220a      	movs	r2, #10
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f7ff ffa1 	bl	800a984 <__multadd>
 800aa42:	45a1      	cmp	r9, r4
 800aa44:	d1f5      	bne.n	800aa32 <__s2b+0x38>
 800aa46:	eb08 0405 	add.w	r4, r8, r5
 800aa4a:	3c08      	subs	r4, #8
 800aa4c:	1b2d      	subs	r5, r5, r4
 800aa4e:	1963      	adds	r3, r4, r5
 800aa50:	42bb      	cmp	r3, r7
 800aa52:	db07      	blt.n	800aa64 <__s2b+0x6a>
 800aa54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa58:	0052      	lsls	r2, r2, #1
 800aa5a:	3101      	adds	r1, #1
 800aa5c:	e7d9      	b.n	800aa12 <__s2b+0x18>
 800aa5e:	340a      	adds	r4, #10
 800aa60:	2509      	movs	r5, #9
 800aa62:	e7f3      	b.n	800aa4c <__s2b+0x52>
 800aa64:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aa68:	4601      	mov	r1, r0
 800aa6a:	3b30      	subs	r3, #48	; 0x30
 800aa6c:	220a      	movs	r2, #10
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f7ff ff88 	bl	800a984 <__multadd>
 800aa74:	e7eb      	b.n	800aa4e <__s2b+0x54>

0800aa76 <__hi0bits>:
 800aa76:	0c02      	lsrs	r2, r0, #16
 800aa78:	0412      	lsls	r2, r2, #16
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	b9b2      	cbnz	r2, 800aaac <__hi0bits+0x36>
 800aa7e:	0403      	lsls	r3, r0, #16
 800aa80:	2010      	movs	r0, #16
 800aa82:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800aa86:	bf04      	itt	eq
 800aa88:	021b      	lsleq	r3, r3, #8
 800aa8a:	3008      	addeq	r0, #8
 800aa8c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aa90:	bf04      	itt	eq
 800aa92:	011b      	lsleq	r3, r3, #4
 800aa94:	3004      	addeq	r0, #4
 800aa96:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aa9a:	bf04      	itt	eq
 800aa9c:	009b      	lsleq	r3, r3, #2
 800aa9e:	3002      	addeq	r0, #2
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	db06      	blt.n	800aab2 <__hi0bits+0x3c>
 800aaa4:	005b      	lsls	r3, r3, #1
 800aaa6:	d503      	bpl.n	800aab0 <__hi0bits+0x3a>
 800aaa8:	3001      	adds	r0, #1
 800aaaa:	4770      	bx	lr
 800aaac:	2000      	movs	r0, #0
 800aaae:	e7e8      	b.n	800aa82 <__hi0bits+0xc>
 800aab0:	2020      	movs	r0, #32
 800aab2:	4770      	bx	lr

0800aab4 <__lo0bits>:
 800aab4:	6803      	ldr	r3, [r0, #0]
 800aab6:	f013 0207 	ands.w	r2, r3, #7
 800aaba:	4601      	mov	r1, r0
 800aabc:	d00b      	beq.n	800aad6 <__lo0bits+0x22>
 800aabe:	07da      	lsls	r2, r3, #31
 800aac0:	d423      	bmi.n	800ab0a <__lo0bits+0x56>
 800aac2:	0798      	lsls	r0, r3, #30
 800aac4:	bf49      	itett	mi
 800aac6:	085b      	lsrmi	r3, r3, #1
 800aac8:	089b      	lsrpl	r3, r3, #2
 800aaca:	2001      	movmi	r0, #1
 800aacc:	600b      	strmi	r3, [r1, #0]
 800aace:	bf5c      	itt	pl
 800aad0:	600b      	strpl	r3, [r1, #0]
 800aad2:	2002      	movpl	r0, #2
 800aad4:	4770      	bx	lr
 800aad6:	b298      	uxth	r0, r3
 800aad8:	b9a8      	cbnz	r0, 800ab06 <__lo0bits+0x52>
 800aada:	0c1b      	lsrs	r3, r3, #16
 800aadc:	2010      	movs	r0, #16
 800aade:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aae2:	bf04      	itt	eq
 800aae4:	0a1b      	lsreq	r3, r3, #8
 800aae6:	3008      	addeq	r0, #8
 800aae8:	071a      	lsls	r2, r3, #28
 800aaea:	bf04      	itt	eq
 800aaec:	091b      	lsreq	r3, r3, #4
 800aaee:	3004      	addeq	r0, #4
 800aaf0:	079a      	lsls	r2, r3, #30
 800aaf2:	bf04      	itt	eq
 800aaf4:	089b      	lsreq	r3, r3, #2
 800aaf6:	3002      	addeq	r0, #2
 800aaf8:	07da      	lsls	r2, r3, #31
 800aafa:	d402      	bmi.n	800ab02 <__lo0bits+0x4e>
 800aafc:	085b      	lsrs	r3, r3, #1
 800aafe:	d006      	beq.n	800ab0e <__lo0bits+0x5a>
 800ab00:	3001      	adds	r0, #1
 800ab02:	600b      	str	r3, [r1, #0]
 800ab04:	4770      	bx	lr
 800ab06:	4610      	mov	r0, r2
 800ab08:	e7e9      	b.n	800aade <__lo0bits+0x2a>
 800ab0a:	2000      	movs	r0, #0
 800ab0c:	4770      	bx	lr
 800ab0e:	2020      	movs	r0, #32
 800ab10:	4770      	bx	lr

0800ab12 <__i2b>:
 800ab12:	b510      	push	{r4, lr}
 800ab14:	460c      	mov	r4, r1
 800ab16:	2101      	movs	r1, #1
 800ab18:	f7ff fee9 	bl	800a8ee <_Balloc>
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	6144      	str	r4, [r0, #20]
 800ab20:	6102      	str	r2, [r0, #16]
 800ab22:	bd10      	pop	{r4, pc}

0800ab24 <__multiply>:
 800ab24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab28:	4614      	mov	r4, r2
 800ab2a:	690a      	ldr	r2, [r1, #16]
 800ab2c:	6923      	ldr	r3, [r4, #16]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	bfb8      	it	lt
 800ab32:	460b      	movlt	r3, r1
 800ab34:	4688      	mov	r8, r1
 800ab36:	bfbc      	itt	lt
 800ab38:	46a0      	movlt	r8, r4
 800ab3a:	461c      	movlt	r4, r3
 800ab3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ab40:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ab44:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab4c:	eb07 0609 	add.w	r6, r7, r9
 800ab50:	42b3      	cmp	r3, r6
 800ab52:	bfb8      	it	lt
 800ab54:	3101      	addlt	r1, #1
 800ab56:	f7ff feca 	bl	800a8ee <_Balloc>
 800ab5a:	f100 0514 	add.w	r5, r0, #20
 800ab5e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ab62:	462b      	mov	r3, r5
 800ab64:	2200      	movs	r2, #0
 800ab66:	4573      	cmp	r3, lr
 800ab68:	d316      	bcc.n	800ab98 <__multiply+0x74>
 800ab6a:	f104 0214 	add.w	r2, r4, #20
 800ab6e:	f108 0114 	add.w	r1, r8, #20
 800ab72:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ab76:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	9b00      	ldr	r3, [sp, #0]
 800ab7e:	9201      	str	r2, [sp, #4]
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d80c      	bhi.n	800ab9e <__multiply+0x7a>
 800ab84:	2e00      	cmp	r6, #0
 800ab86:	dd03      	ble.n	800ab90 <__multiply+0x6c>
 800ab88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d05d      	beq.n	800ac4c <__multiply+0x128>
 800ab90:	6106      	str	r6, [r0, #16]
 800ab92:	b003      	add	sp, #12
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	f843 2b04 	str.w	r2, [r3], #4
 800ab9c:	e7e3      	b.n	800ab66 <__multiply+0x42>
 800ab9e:	f8b2 b000 	ldrh.w	fp, [r2]
 800aba2:	f1bb 0f00 	cmp.w	fp, #0
 800aba6:	d023      	beq.n	800abf0 <__multiply+0xcc>
 800aba8:	4689      	mov	r9, r1
 800abaa:	46ac      	mov	ip, r5
 800abac:	f04f 0800 	mov.w	r8, #0
 800abb0:	f859 4b04 	ldr.w	r4, [r9], #4
 800abb4:	f8dc a000 	ldr.w	sl, [ip]
 800abb8:	b2a3      	uxth	r3, r4
 800abba:	fa1f fa8a 	uxth.w	sl, sl
 800abbe:	fb0b a303 	mla	r3, fp, r3, sl
 800abc2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800abc6:	f8dc 4000 	ldr.w	r4, [ip]
 800abca:	4443      	add	r3, r8
 800abcc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800abd0:	fb0b 840a 	mla	r4, fp, sl, r8
 800abd4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800abd8:	46e2      	mov	sl, ip
 800abda:	b29b      	uxth	r3, r3
 800abdc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800abe0:	454f      	cmp	r7, r9
 800abe2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800abe6:	f84a 3b04 	str.w	r3, [sl], #4
 800abea:	d82b      	bhi.n	800ac44 <__multiply+0x120>
 800abec:	f8cc 8004 	str.w	r8, [ip, #4]
 800abf0:	9b01      	ldr	r3, [sp, #4]
 800abf2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800abf6:	3204      	adds	r2, #4
 800abf8:	f1ba 0f00 	cmp.w	sl, #0
 800abfc:	d020      	beq.n	800ac40 <__multiply+0x11c>
 800abfe:	682b      	ldr	r3, [r5, #0]
 800ac00:	4689      	mov	r9, r1
 800ac02:	46a8      	mov	r8, r5
 800ac04:	f04f 0b00 	mov.w	fp, #0
 800ac08:	f8b9 c000 	ldrh.w	ip, [r9]
 800ac0c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ac10:	fb0a 440c 	mla	r4, sl, ip, r4
 800ac14:	445c      	add	r4, fp
 800ac16:	46c4      	mov	ip, r8
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ac1e:	f84c 3b04 	str.w	r3, [ip], #4
 800ac22:	f859 3b04 	ldr.w	r3, [r9], #4
 800ac26:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ac2a:	0c1b      	lsrs	r3, r3, #16
 800ac2c:	fb0a b303 	mla	r3, sl, r3, fp
 800ac30:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ac34:	454f      	cmp	r7, r9
 800ac36:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ac3a:	d805      	bhi.n	800ac48 <__multiply+0x124>
 800ac3c:	f8c8 3004 	str.w	r3, [r8, #4]
 800ac40:	3504      	adds	r5, #4
 800ac42:	e79b      	b.n	800ab7c <__multiply+0x58>
 800ac44:	46d4      	mov	ip, sl
 800ac46:	e7b3      	b.n	800abb0 <__multiply+0x8c>
 800ac48:	46e0      	mov	r8, ip
 800ac4a:	e7dd      	b.n	800ac08 <__multiply+0xe4>
 800ac4c:	3e01      	subs	r6, #1
 800ac4e:	e799      	b.n	800ab84 <__multiply+0x60>

0800ac50 <__pow5mult>:
 800ac50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac54:	4615      	mov	r5, r2
 800ac56:	f012 0203 	ands.w	r2, r2, #3
 800ac5a:	4606      	mov	r6, r0
 800ac5c:	460f      	mov	r7, r1
 800ac5e:	d007      	beq.n	800ac70 <__pow5mult+0x20>
 800ac60:	3a01      	subs	r2, #1
 800ac62:	4c21      	ldr	r4, [pc, #132]	; (800ace8 <__pow5mult+0x98>)
 800ac64:	2300      	movs	r3, #0
 800ac66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ac6a:	f7ff fe8b 	bl	800a984 <__multadd>
 800ac6e:	4607      	mov	r7, r0
 800ac70:	10ad      	asrs	r5, r5, #2
 800ac72:	d035      	beq.n	800ace0 <__pow5mult+0x90>
 800ac74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ac76:	b93c      	cbnz	r4, 800ac88 <__pow5mult+0x38>
 800ac78:	2010      	movs	r0, #16
 800ac7a:	f7ff fe13 	bl	800a8a4 <malloc>
 800ac7e:	6270      	str	r0, [r6, #36]	; 0x24
 800ac80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac84:	6004      	str	r4, [r0, #0]
 800ac86:	60c4      	str	r4, [r0, #12]
 800ac88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ac8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac90:	b94c      	cbnz	r4, 800aca6 <__pow5mult+0x56>
 800ac92:	f240 2171 	movw	r1, #625	; 0x271
 800ac96:	4630      	mov	r0, r6
 800ac98:	f7ff ff3b 	bl	800ab12 <__i2b>
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aca2:	4604      	mov	r4, r0
 800aca4:	6003      	str	r3, [r0, #0]
 800aca6:	f04f 0800 	mov.w	r8, #0
 800acaa:	07eb      	lsls	r3, r5, #31
 800acac:	d50a      	bpl.n	800acc4 <__pow5mult+0x74>
 800acae:	4639      	mov	r1, r7
 800acb0:	4622      	mov	r2, r4
 800acb2:	4630      	mov	r0, r6
 800acb4:	f7ff ff36 	bl	800ab24 <__multiply>
 800acb8:	4639      	mov	r1, r7
 800acba:	4681      	mov	r9, r0
 800acbc:	4630      	mov	r0, r6
 800acbe:	f7ff fe4a 	bl	800a956 <_Bfree>
 800acc2:	464f      	mov	r7, r9
 800acc4:	106d      	asrs	r5, r5, #1
 800acc6:	d00b      	beq.n	800ace0 <__pow5mult+0x90>
 800acc8:	6820      	ldr	r0, [r4, #0]
 800acca:	b938      	cbnz	r0, 800acdc <__pow5mult+0x8c>
 800accc:	4622      	mov	r2, r4
 800acce:	4621      	mov	r1, r4
 800acd0:	4630      	mov	r0, r6
 800acd2:	f7ff ff27 	bl	800ab24 <__multiply>
 800acd6:	6020      	str	r0, [r4, #0]
 800acd8:	f8c0 8000 	str.w	r8, [r0]
 800acdc:	4604      	mov	r4, r0
 800acde:	e7e4      	b.n	800acaa <__pow5mult+0x5a>
 800ace0:	4638      	mov	r0, r7
 800ace2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ace6:	bf00      	nop
 800ace8:	0800bdc0 	.word	0x0800bdc0

0800acec <__lshift>:
 800acec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acf0:	460c      	mov	r4, r1
 800acf2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800acf6:	6923      	ldr	r3, [r4, #16]
 800acf8:	6849      	ldr	r1, [r1, #4]
 800acfa:	eb0a 0903 	add.w	r9, sl, r3
 800acfe:	68a3      	ldr	r3, [r4, #8]
 800ad00:	4607      	mov	r7, r0
 800ad02:	4616      	mov	r6, r2
 800ad04:	f109 0501 	add.w	r5, r9, #1
 800ad08:	42ab      	cmp	r3, r5
 800ad0a:	db32      	blt.n	800ad72 <__lshift+0x86>
 800ad0c:	4638      	mov	r0, r7
 800ad0e:	f7ff fdee 	bl	800a8ee <_Balloc>
 800ad12:	2300      	movs	r3, #0
 800ad14:	4680      	mov	r8, r0
 800ad16:	f100 0114 	add.w	r1, r0, #20
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	4553      	cmp	r3, sl
 800ad1e:	db2b      	blt.n	800ad78 <__lshift+0x8c>
 800ad20:	6920      	ldr	r0, [r4, #16]
 800ad22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ad26:	f104 0314 	add.w	r3, r4, #20
 800ad2a:	f016 021f 	ands.w	r2, r6, #31
 800ad2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ad32:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ad36:	d025      	beq.n	800ad84 <__lshift+0x98>
 800ad38:	f1c2 0e20 	rsb	lr, r2, #32
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	681e      	ldr	r6, [r3, #0]
 800ad40:	468a      	mov	sl, r1
 800ad42:	4096      	lsls	r6, r2
 800ad44:	4330      	orrs	r0, r6
 800ad46:	f84a 0b04 	str.w	r0, [sl], #4
 800ad4a:	f853 0b04 	ldr.w	r0, [r3], #4
 800ad4e:	459c      	cmp	ip, r3
 800ad50:	fa20 f00e 	lsr.w	r0, r0, lr
 800ad54:	d814      	bhi.n	800ad80 <__lshift+0x94>
 800ad56:	6048      	str	r0, [r1, #4]
 800ad58:	b108      	cbz	r0, 800ad5e <__lshift+0x72>
 800ad5a:	f109 0502 	add.w	r5, r9, #2
 800ad5e:	3d01      	subs	r5, #1
 800ad60:	4638      	mov	r0, r7
 800ad62:	f8c8 5010 	str.w	r5, [r8, #16]
 800ad66:	4621      	mov	r1, r4
 800ad68:	f7ff fdf5 	bl	800a956 <_Bfree>
 800ad6c:	4640      	mov	r0, r8
 800ad6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad72:	3101      	adds	r1, #1
 800ad74:	005b      	lsls	r3, r3, #1
 800ad76:	e7c7      	b.n	800ad08 <__lshift+0x1c>
 800ad78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	e7cd      	b.n	800ad1c <__lshift+0x30>
 800ad80:	4651      	mov	r1, sl
 800ad82:	e7dc      	b.n	800ad3e <__lshift+0x52>
 800ad84:	3904      	subs	r1, #4
 800ad86:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad8a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad8e:	459c      	cmp	ip, r3
 800ad90:	d8f9      	bhi.n	800ad86 <__lshift+0x9a>
 800ad92:	e7e4      	b.n	800ad5e <__lshift+0x72>

0800ad94 <__mcmp>:
 800ad94:	6903      	ldr	r3, [r0, #16]
 800ad96:	690a      	ldr	r2, [r1, #16]
 800ad98:	1a9b      	subs	r3, r3, r2
 800ad9a:	b530      	push	{r4, r5, lr}
 800ad9c:	d10c      	bne.n	800adb8 <__mcmp+0x24>
 800ad9e:	0092      	lsls	r2, r2, #2
 800ada0:	3014      	adds	r0, #20
 800ada2:	3114      	adds	r1, #20
 800ada4:	1884      	adds	r4, r0, r2
 800ada6:	4411      	add	r1, r2
 800ada8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800adac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800adb0:	4295      	cmp	r5, r2
 800adb2:	d003      	beq.n	800adbc <__mcmp+0x28>
 800adb4:	d305      	bcc.n	800adc2 <__mcmp+0x2e>
 800adb6:	2301      	movs	r3, #1
 800adb8:	4618      	mov	r0, r3
 800adba:	bd30      	pop	{r4, r5, pc}
 800adbc:	42a0      	cmp	r0, r4
 800adbe:	d3f3      	bcc.n	800ada8 <__mcmp+0x14>
 800adc0:	e7fa      	b.n	800adb8 <__mcmp+0x24>
 800adc2:	f04f 33ff 	mov.w	r3, #4294967295
 800adc6:	e7f7      	b.n	800adb8 <__mcmp+0x24>

0800adc8 <__mdiff>:
 800adc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adcc:	460d      	mov	r5, r1
 800adce:	4607      	mov	r7, r0
 800add0:	4611      	mov	r1, r2
 800add2:	4628      	mov	r0, r5
 800add4:	4614      	mov	r4, r2
 800add6:	f7ff ffdd 	bl	800ad94 <__mcmp>
 800adda:	1e06      	subs	r6, r0, #0
 800addc:	d108      	bne.n	800adf0 <__mdiff+0x28>
 800adde:	4631      	mov	r1, r6
 800ade0:	4638      	mov	r0, r7
 800ade2:	f7ff fd84 	bl	800a8ee <_Balloc>
 800ade6:	2301      	movs	r3, #1
 800ade8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800adec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adf0:	bfa4      	itt	ge
 800adf2:	4623      	movge	r3, r4
 800adf4:	462c      	movge	r4, r5
 800adf6:	4638      	mov	r0, r7
 800adf8:	6861      	ldr	r1, [r4, #4]
 800adfa:	bfa6      	itte	ge
 800adfc:	461d      	movge	r5, r3
 800adfe:	2600      	movge	r6, #0
 800ae00:	2601      	movlt	r6, #1
 800ae02:	f7ff fd74 	bl	800a8ee <_Balloc>
 800ae06:	692b      	ldr	r3, [r5, #16]
 800ae08:	60c6      	str	r6, [r0, #12]
 800ae0a:	6926      	ldr	r6, [r4, #16]
 800ae0c:	f105 0914 	add.w	r9, r5, #20
 800ae10:	f104 0214 	add.w	r2, r4, #20
 800ae14:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ae18:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ae1c:	f100 0514 	add.w	r5, r0, #20
 800ae20:	f04f 0e00 	mov.w	lr, #0
 800ae24:	f852 ab04 	ldr.w	sl, [r2], #4
 800ae28:	f859 4b04 	ldr.w	r4, [r9], #4
 800ae2c:	fa1e f18a 	uxtah	r1, lr, sl
 800ae30:	b2a3      	uxth	r3, r4
 800ae32:	1ac9      	subs	r1, r1, r3
 800ae34:	0c23      	lsrs	r3, r4, #16
 800ae36:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ae3a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ae3e:	b289      	uxth	r1, r1
 800ae40:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ae44:	45c8      	cmp	r8, r9
 800ae46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ae4a:	4694      	mov	ip, r2
 800ae4c:	f845 3b04 	str.w	r3, [r5], #4
 800ae50:	d8e8      	bhi.n	800ae24 <__mdiff+0x5c>
 800ae52:	45bc      	cmp	ip, r7
 800ae54:	d304      	bcc.n	800ae60 <__mdiff+0x98>
 800ae56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ae5a:	b183      	cbz	r3, 800ae7e <__mdiff+0xb6>
 800ae5c:	6106      	str	r6, [r0, #16]
 800ae5e:	e7c5      	b.n	800adec <__mdiff+0x24>
 800ae60:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ae64:	fa1e f381 	uxtah	r3, lr, r1
 800ae68:	141a      	asrs	r2, r3, #16
 800ae6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae74:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ae78:	f845 3b04 	str.w	r3, [r5], #4
 800ae7c:	e7e9      	b.n	800ae52 <__mdiff+0x8a>
 800ae7e:	3e01      	subs	r6, #1
 800ae80:	e7e9      	b.n	800ae56 <__mdiff+0x8e>
	...

0800ae84 <__ulp>:
 800ae84:	4b12      	ldr	r3, [pc, #72]	; (800aed0 <__ulp+0x4c>)
 800ae86:	ee10 2a90 	vmov	r2, s1
 800ae8a:	401a      	ands	r2, r3
 800ae8c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	dd04      	ble.n	800ae9e <__ulp+0x1a>
 800ae94:	2000      	movs	r0, #0
 800ae96:	4619      	mov	r1, r3
 800ae98:	ec41 0b10 	vmov	d0, r0, r1
 800ae9c:	4770      	bx	lr
 800ae9e:	425b      	negs	r3, r3
 800aea0:	151b      	asrs	r3, r3, #20
 800aea2:	2b13      	cmp	r3, #19
 800aea4:	f04f 0000 	mov.w	r0, #0
 800aea8:	f04f 0100 	mov.w	r1, #0
 800aeac:	dc04      	bgt.n	800aeb8 <__ulp+0x34>
 800aeae:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800aeb2:	fa42 f103 	asr.w	r1, r2, r3
 800aeb6:	e7ef      	b.n	800ae98 <__ulp+0x14>
 800aeb8:	3b14      	subs	r3, #20
 800aeba:	2b1e      	cmp	r3, #30
 800aebc:	f04f 0201 	mov.w	r2, #1
 800aec0:	bfda      	itte	le
 800aec2:	f1c3 031f 	rsble	r3, r3, #31
 800aec6:	fa02 f303 	lslle.w	r3, r2, r3
 800aeca:	4613      	movgt	r3, r2
 800aecc:	4618      	mov	r0, r3
 800aece:	e7e3      	b.n	800ae98 <__ulp+0x14>
 800aed0:	7ff00000 	.word	0x7ff00000

0800aed4 <__b2d>:
 800aed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aed6:	6905      	ldr	r5, [r0, #16]
 800aed8:	f100 0714 	add.w	r7, r0, #20
 800aedc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aee0:	1f2e      	subs	r6, r5, #4
 800aee2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aee6:	4620      	mov	r0, r4
 800aee8:	f7ff fdc5 	bl	800aa76 <__hi0bits>
 800aeec:	f1c0 0320 	rsb	r3, r0, #32
 800aef0:	280a      	cmp	r0, #10
 800aef2:	600b      	str	r3, [r1, #0]
 800aef4:	f8df c074 	ldr.w	ip, [pc, #116]	; 800af6c <__b2d+0x98>
 800aef8:	dc14      	bgt.n	800af24 <__b2d+0x50>
 800aefa:	f1c0 0e0b 	rsb	lr, r0, #11
 800aefe:	fa24 f10e 	lsr.w	r1, r4, lr
 800af02:	42b7      	cmp	r7, r6
 800af04:	ea41 030c 	orr.w	r3, r1, ip
 800af08:	bf34      	ite	cc
 800af0a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800af0e:	2100      	movcs	r1, #0
 800af10:	3015      	adds	r0, #21
 800af12:	fa04 f000 	lsl.w	r0, r4, r0
 800af16:	fa21 f10e 	lsr.w	r1, r1, lr
 800af1a:	ea40 0201 	orr.w	r2, r0, r1
 800af1e:	ec43 2b10 	vmov	d0, r2, r3
 800af22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af24:	42b7      	cmp	r7, r6
 800af26:	bf3a      	itte	cc
 800af28:	f1a5 0608 	subcc.w	r6, r5, #8
 800af2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800af30:	2100      	movcs	r1, #0
 800af32:	380b      	subs	r0, #11
 800af34:	d015      	beq.n	800af62 <__b2d+0x8e>
 800af36:	4084      	lsls	r4, r0
 800af38:	f1c0 0520 	rsb	r5, r0, #32
 800af3c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800af40:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800af44:	42be      	cmp	r6, r7
 800af46:	fa21 fc05 	lsr.w	ip, r1, r5
 800af4a:	ea44 030c 	orr.w	r3, r4, ip
 800af4e:	bf8c      	ite	hi
 800af50:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800af54:	2400      	movls	r4, #0
 800af56:	fa01 f000 	lsl.w	r0, r1, r0
 800af5a:	40ec      	lsrs	r4, r5
 800af5c:	ea40 0204 	orr.w	r2, r0, r4
 800af60:	e7dd      	b.n	800af1e <__b2d+0x4a>
 800af62:	ea44 030c 	orr.w	r3, r4, ip
 800af66:	460a      	mov	r2, r1
 800af68:	e7d9      	b.n	800af1e <__b2d+0x4a>
 800af6a:	bf00      	nop
 800af6c:	3ff00000 	.word	0x3ff00000

0800af70 <__d2b>:
 800af70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af74:	460e      	mov	r6, r1
 800af76:	2101      	movs	r1, #1
 800af78:	ec59 8b10 	vmov	r8, r9, d0
 800af7c:	4615      	mov	r5, r2
 800af7e:	f7ff fcb6 	bl	800a8ee <_Balloc>
 800af82:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af86:	4607      	mov	r7, r0
 800af88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af8c:	bb34      	cbnz	r4, 800afdc <__d2b+0x6c>
 800af8e:	9301      	str	r3, [sp, #4]
 800af90:	f1b8 0300 	subs.w	r3, r8, #0
 800af94:	d027      	beq.n	800afe6 <__d2b+0x76>
 800af96:	a802      	add	r0, sp, #8
 800af98:	f840 3d08 	str.w	r3, [r0, #-8]!
 800af9c:	f7ff fd8a 	bl	800aab4 <__lo0bits>
 800afa0:	9900      	ldr	r1, [sp, #0]
 800afa2:	b1f0      	cbz	r0, 800afe2 <__d2b+0x72>
 800afa4:	9a01      	ldr	r2, [sp, #4]
 800afa6:	f1c0 0320 	rsb	r3, r0, #32
 800afaa:	fa02 f303 	lsl.w	r3, r2, r3
 800afae:	430b      	orrs	r3, r1
 800afb0:	40c2      	lsrs	r2, r0
 800afb2:	617b      	str	r3, [r7, #20]
 800afb4:	9201      	str	r2, [sp, #4]
 800afb6:	9b01      	ldr	r3, [sp, #4]
 800afb8:	61bb      	str	r3, [r7, #24]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	bf14      	ite	ne
 800afbe:	2102      	movne	r1, #2
 800afc0:	2101      	moveq	r1, #1
 800afc2:	6139      	str	r1, [r7, #16]
 800afc4:	b1c4      	cbz	r4, 800aff8 <__d2b+0x88>
 800afc6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800afca:	4404      	add	r4, r0
 800afcc:	6034      	str	r4, [r6, #0]
 800afce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afd2:	6028      	str	r0, [r5, #0]
 800afd4:	4638      	mov	r0, r7
 800afd6:	b003      	add	sp, #12
 800afd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afe0:	e7d5      	b.n	800af8e <__d2b+0x1e>
 800afe2:	6179      	str	r1, [r7, #20]
 800afe4:	e7e7      	b.n	800afb6 <__d2b+0x46>
 800afe6:	a801      	add	r0, sp, #4
 800afe8:	f7ff fd64 	bl	800aab4 <__lo0bits>
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	617b      	str	r3, [r7, #20]
 800aff0:	2101      	movs	r1, #1
 800aff2:	6139      	str	r1, [r7, #16]
 800aff4:	3020      	adds	r0, #32
 800aff6:	e7e5      	b.n	800afc4 <__d2b+0x54>
 800aff8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800affc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b000:	6030      	str	r0, [r6, #0]
 800b002:	6918      	ldr	r0, [r3, #16]
 800b004:	f7ff fd37 	bl	800aa76 <__hi0bits>
 800b008:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b00c:	e7e1      	b.n	800afd2 <__d2b+0x62>

0800b00e <__ratio>:
 800b00e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b012:	4688      	mov	r8, r1
 800b014:	4669      	mov	r1, sp
 800b016:	4681      	mov	r9, r0
 800b018:	f7ff ff5c 	bl	800aed4 <__b2d>
 800b01c:	a901      	add	r1, sp, #4
 800b01e:	4640      	mov	r0, r8
 800b020:	ec57 6b10 	vmov	r6, r7, d0
 800b024:	f7ff ff56 	bl	800aed4 <__b2d>
 800b028:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b02c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b030:	eba3 0c02 	sub.w	ip, r3, r2
 800b034:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b038:	1a9b      	subs	r3, r3, r2
 800b03a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b03e:	ec5b ab10 	vmov	sl, fp, d0
 800b042:	2b00      	cmp	r3, #0
 800b044:	bfce      	itee	gt
 800b046:	463a      	movgt	r2, r7
 800b048:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b04c:	465a      	movle	r2, fp
 800b04e:	4659      	mov	r1, fp
 800b050:	463d      	mov	r5, r7
 800b052:	bfd4      	ite	le
 800b054:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b058:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b05c:	4630      	mov	r0, r6
 800b05e:	ee10 2a10 	vmov	r2, s0
 800b062:	460b      	mov	r3, r1
 800b064:	4629      	mov	r1, r5
 800b066:	f7f5 fbf1 	bl	800084c <__aeabi_ddiv>
 800b06a:	ec41 0b10 	vmov	d0, r0, r1
 800b06e:	b003      	add	sp, #12
 800b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b074 <__copybits>:
 800b074:	3901      	subs	r1, #1
 800b076:	b510      	push	{r4, lr}
 800b078:	1149      	asrs	r1, r1, #5
 800b07a:	6914      	ldr	r4, [r2, #16]
 800b07c:	3101      	adds	r1, #1
 800b07e:	f102 0314 	add.w	r3, r2, #20
 800b082:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b086:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b08a:	42a3      	cmp	r3, r4
 800b08c:	4602      	mov	r2, r0
 800b08e:	d303      	bcc.n	800b098 <__copybits+0x24>
 800b090:	2300      	movs	r3, #0
 800b092:	428a      	cmp	r2, r1
 800b094:	d305      	bcc.n	800b0a2 <__copybits+0x2e>
 800b096:	bd10      	pop	{r4, pc}
 800b098:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09c:	f840 2b04 	str.w	r2, [r0], #4
 800b0a0:	e7f3      	b.n	800b08a <__copybits+0x16>
 800b0a2:	f842 3b04 	str.w	r3, [r2], #4
 800b0a6:	e7f4      	b.n	800b092 <__copybits+0x1e>

0800b0a8 <__any_on>:
 800b0a8:	f100 0214 	add.w	r2, r0, #20
 800b0ac:	6900      	ldr	r0, [r0, #16]
 800b0ae:	114b      	asrs	r3, r1, #5
 800b0b0:	4298      	cmp	r0, r3
 800b0b2:	b510      	push	{r4, lr}
 800b0b4:	db11      	blt.n	800b0da <__any_on+0x32>
 800b0b6:	dd0a      	ble.n	800b0ce <__any_on+0x26>
 800b0b8:	f011 011f 	ands.w	r1, r1, #31
 800b0bc:	d007      	beq.n	800b0ce <__any_on+0x26>
 800b0be:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0c2:	fa24 f001 	lsr.w	r0, r4, r1
 800b0c6:	fa00 f101 	lsl.w	r1, r0, r1
 800b0ca:	428c      	cmp	r4, r1
 800b0cc:	d10b      	bne.n	800b0e6 <__any_on+0x3e>
 800b0ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d803      	bhi.n	800b0de <__any_on+0x36>
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	bd10      	pop	{r4, pc}
 800b0da:	4603      	mov	r3, r0
 800b0dc:	e7f7      	b.n	800b0ce <__any_on+0x26>
 800b0de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0e2:	2900      	cmp	r1, #0
 800b0e4:	d0f5      	beq.n	800b0d2 <__any_on+0x2a>
 800b0e6:	2001      	movs	r0, #1
 800b0e8:	e7f6      	b.n	800b0d8 <__any_on+0x30>

0800b0ea <_calloc_r>:
 800b0ea:	b538      	push	{r3, r4, r5, lr}
 800b0ec:	fb02 f401 	mul.w	r4, r2, r1
 800b0f0:	4621      	mov	r1, r4
 800b0f2:	f000 f857 	bl	800b1a4 <_malloc_r>
 800b0f6:	4605      	mov	r5, r0
 800b0f8:	b118      	cbz	r0, 800b102 <_calloc_r+0x18>
 800b0fa:	4622      	mov	r2, r4
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	f7fc fd21 	bl	8007b44 <memset>
 800b102:	4628      	mov	r0, r5
 800b104:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b108 <_free_r>:
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	4605      	mov	r5, r0
 800b10c:	2900      	cmp	r1, #0
 800b10e:	d045      	beq.n	800b19c <_free_r+0x94>
 800b110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b114:	1f0c      	subs	r4, r1, #4
 800b116:	2b00      	cmp	r3, #0
 800b118:	bfb8      	it	lt
 800b11a:	18e4      	addlt	r4, r4, r3
 800b11c:	f000 fa36 	bl	800b58c <__malloc_lock>
 800b120:	4a1f      	ldr	r2, [pc, #124]	; (800b1a0 <_free_r+0x98>)
 800b122:	6813      	ldr	r3, [r2, #0]
 800b124:	4610      	mov	r0, r2
 800b126:	b933      	cbnz	r3, 800b136 <_free_r+0x2e>
 800b128:	6063      	str	r3, [r4, #4]
 800b12a:	6014      	str	r4, [r2, #0]
 800b12c:	4628      	mov	r0, r5
 800b12e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b132:	f000 ba2c 	b.w	800b58e <__malloc_unlock>
 800b136:	42a3      	cmp	r3, r4
 800b138:	d90c      	bls.n	800b154 <_free_r+0x4c>
 800b13a:	6821      	ldr	r1, [r4, #0]
 800b13c:	1862      	adds	r2, r4, r1
 800b13e:	4293      	cmp	r3, r2
 800b140:	bf04      	itt	eq
 800b142:	681a      	ldreq	r2, [r3, #0]
 800b144:	685b      	ldreq	r3, [r3, #4]
 800b146:	6063      	str	r3, [r4, #4]
 800b148:	bf04      	itt	eq
 800b14a:	1852      	addeq	r2, r2, r1
 800b14c:	6022      	streq	r2, [r4, #0]
 800b14e:	6004      	str	r4, [r0, #0]
 800b150:	e7ec      	b.n	800b12c <_free_r+0x24>
 800b152:	4613      	mov	r3, r2
 800b154:	685a      	ldr	r2, [r3, #4]
 800b156:	b10a      	cbz	r2, 800b15c <_free_r+0x54>
 800b158:	42a2      	cmp	r2, r4
 800b15a:	d9fa      	bls.n	800b152 <_free_r+0x4a>
 800b15c:	6819      	ldr	r1, [r3, #0]
 800b15e:	1858      	adds	r0, r3, r1
 800b160:	42a0      	cmp	r0, r4
 800b162:	d10b      	bne.n	800b17c <_free_r+0x74>
 800b164:	6820      	ldr	r0, [r4, #0]
 800b166:	4401      	add	r1, r0
 800b168:	1858      	adds	r0, r3, r1
 800b16a:	4282      	cmp	r2, r0
 800b16c:	6019      	str	r1, [r3, #0]
 800b16e:	d1dd      	bne.n	800b12c <_free_r+0x24>
 800b170:	6810      	ldr	r0, [r2, #0]
 800b172:	6852      	ldr	r2, [r2, #4]
 800b174:	605a      	str	r2, [r3, #4]
 800b176:	4401      	add	r1, r0
 800b178:	6019      	str	r1, [r3, #0]
 800b17a:	e7d7      	b.n	800b12c <_free_r+0x24>
 800b17c:	d902      	bls.n	800b184 <_free_r+0x7c>
 800b17e:	230c      	movs	r3, #12
 800b180:	602b      	str	r3, [r5, #0]
 800b182:	e7d3      	b.n	800b12c <_free_r+0x24>
 800b184:	6820      	ldr	r0, [r4, #0]
 800b186:	1821      	adds	r1, r4, r0
 800b188:	428a      	cmp	r2, r1
 800b18a:	bf04      	itt	eq
 800b18c:	6811      	ldreq	r1, [r2, #0]
 800b18e:	6852      	ldreq	r2, [r2, #4]
 800b190:	6062      	str	r2, [r4, #4]
 800b192:	bf04      	itt	eq
 800b194:	1809      	addeq	r1, r1, r0
 800b196:	6021      	streq	r1, [r4, #0]
 800b198:	605c      	str	r4, [r3, #4]
 800b19a:	e7c7      	b.n	800b12c <_free_r+0x24>
 800b19c:	bd38      	pop	{r3, r4, r5, pc}
 800b19e:	bf00      	nop
 800b1a0:	20000628 	.word	0x20000628

0800b1a4 <_malloc_r>:
 800b1a4:	b570      	push	{r4, r5, r6, lr}
 800b1a6:	1ccd      	adds	r5, r1, #3
 800b1a8:	f025 0503 	bic.w	r5, r5, #3
 800b1ac:	3508      	adds	r5, #8
 800b1ae:	2d0c      	cmp	r5, #12
 800b1b0:	bf38      	it	cc
 800b1b2:	250c      	movcc	r5, #12
 800b1b4:	2d00      	cmp	r5, #0
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	db01      	blt.n	800b1be <_malloc_r+0x1a>
 800b1ba:	42a9      	cmp	r1, r5
 800b1bc:	d903      	bls.n	800b1c6 <_malloc_r+0x22>
 800b1be:	230c      	movs	r3, #12
 800b1c0:	6033      	str	r3, [r6, #0]
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	bd70      	pop	{r4, r5, r6, pc}
 800b1c6:	f000 f9e1 	bl	800b58c <__malloc_lock>
 800b1ca:	4a21      	ldr	r2, [pc, #132]	; (800b250 <_malloc_r+0xac>)
 800b1cc:	6814      	ldr	r4, [r2, #0]
 800b1ce:	4621      	mov	r1, r4
 800b1d0:	b991      	cbnz	r1, 800b1f8 <_malloc_r+0x54>
 800b1d2:	4c20      	ldr	r4, [pc, #128]	; (800b254 <_malloc_r+0xb0>)
 800b1d4:	6823      	ldr	r3, [r4, #0]
 800b1d6:	b91b      	cbnz	r3, 800b1e0 <_malloc_r+0x3c>
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f000 f98f 	bl	800b4fc <_sbrk_r>
 800b1de:	6020      	str	r0, [r4, #0]
 800b1e0:	4629      	mov	r1, r5
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	f000 f98a 	bl	800b4fc <_sbrk_r>
 800b1e8:	1c43      	adds	r3, r0, #1
 800b1ea:	d124      	bne.n	800b236 <_malloc_r+0x92>
 800b1ec:	230c      	movs	r3, #12
 800b1ee:	6033      	str	r3, [r6, #0]
 800b1f0:	4630      	mov	r0, r6
 800b1f2:	f000 f9cc 	bl	800b58e <__malloc_unlock>
 800b1f6:	e7e4      	b.n	800b1c2 <_malloc_r+0x1e>
 800b1f8:	680b      	ldr	r3, [r1, #0]
 800b1fa:	1b5b      	subs	r3, r3, r5
 800b1fc:	d418      	bmi.n	800b230 <_malloc_r+0x8c>
 800b1fe:	2b0b      	cmp	r3, #11
 800b200:	d90f      	bls.n	800b222 <_malloc_r+0x7e>
 800b202:	600b      	str	r3, [r1, #0]
 800b204:	50cd      	str	r5, [r1, r3]
 800b206:	18cc      	adds	r4, r1, r3
 800b208:	4630      	mov	r0, r6
 800b20a:	f000 f9c0 	bl	800b58e <__malloc_unlock>
 800b20e:	f104 000b 	add.w	r0, r4, #11
 800b212:	1d23      	adds	r3, r4, #4
 800b214:	f020 0007 	bic.w	r0, r0, #7
 800b218:	1ac3      	subs	r3, r0, r3
 800b21a:	d0d3      	beq.n	800b1c4 <_malloc_r+0x20>
 800b21c:	425a      	negs	r2, r3
 800b21e:	50e2      	str	r2, [r4, r3]
 800b220:	e7d0      	b.n	800b1c4 <_malloc_r+0x20>
 800b222:	428c      	cmp	r4, r1
 800b224:	684b      	ldr	r3, [r1, #4]
 800b226:	bf16      	itet	ne
 800b228:	6063      	strne	r3, [r4, #4]
 800b22a:	6013      	streq	r3, [r2, #0]
 800b22c:	460c      	movne	r4, r1
 800b22e:	e7eb      	b.n	800b208 <_malloc_r+0x64>
 800b230:	460c      	mov	r4, r1
 800b232:	6849      	ldr	r1, [r1, #4]
 800b234:	e7cc      	b.n	800b1d0 <_malloc_r+0x2c>
 800b236:	1cc4      	adds	r4, r0, #3
 800b238:	f024 0403 	bic.w	r4, r4, #3
 800b23c:	42a0      	cmp	r0, r4
 800b23e:	d005      	beq.n	800b24c <_malloc_r+0xa8>
 800b240:	1a21      	subs	r1, r4, r0
 800b242:	4630      	mov	r0, r6
 800b244:	f000 f95a 	bl	800b4fc <_sbrk_r>
 800b248:	3001      	adds	r0, #1
 800b24a:	d0cf      	beq.n	800b1ec <_malloc_r+0x48>
 800b24c:	6025      	str	r5, [r4, #0]
 800b24e:	e7db      	b.n	800b208 <_malloc_r+0x64>
 800b250:	20000628 	.word	0x20000628
 800b254:	2000062c 	.word	0x2000062c

0800b258 <__ssputs_r>:
 800b258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b25c:	688e      	ldr	r6, [r1, #8]
 800b25e:	429e      	cmp	r6, r3
 800b260:	4682      	mov	sl, r0
 800b262:	460c      	mov	r4, r1
 800b264:	4690      	mov	r8, r2
 800b266:	4699      	mov	r9, r3
 800b268:	d837      	bhi.n	800b2da <__ssputs_r+0x82>
 800b26a:	898a      	ldrh	r2, [r1, #12]
 800b26c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b270:	d031      	beq.n	800b2d6 <__ssputs_r+0x7e>
 800b272:	6825      	ldr	r5, [r4, #0]
 800b274:	6909      	ldr	r1, [r1, #16]
 800b276:	1a6f      	subs	r7, r5, r1
 800b278:	6965      	ldr	r5, [r4, #20]
 800b27a:	2302      	movs	r3, #2
 800b27c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b280:	fb95 f5f3 	sdiv	r5, r5, r3
 800b284:	f109 0301 	add.w	r3, r9, #1
 800b288:	443b      	add	r3, r7
 800b28a:	429d      	cmp	r5, r3
 800b28c:	bf38      	it	cc
 800b28e:	461d      	movcc	r5, r3
 800b290:	0553      	lsls	r3, r2, #21
 800b292:	d530      	bpl.n	800b2f6 <__ssputs_r+0x9e>
 800b294:	4629      	mov	r1, r5
 800b296:	f7ff ff85 	bl	800b1a4 <_malloc_r>
 800b29a:	4606      	mov	r6, r0
 800b29c:	b950      	cbnz	r0, 800b2b4 <__ssputs_r+0x5c>
 800b29e:	230c      	movs	r3, #12
 800b2a0:	f8ca 3000 	str.w	r3, [sl]
 800b2a4:	89a3      	ldrh	r3, [r4, #12]
 800b2a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2aa:	81a3      	strh	r3, [r4, #12]
 800b2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b4:	463a      	mov	r2, r7
 800b2b6:	6921      	ldr	r1, [r4, #16]
 800b2b8:	f7ff fb0e 	bl	800a8d8 <memcpy>
 800b2bc:	89a3      	ldrh	r3, [r4, #12]
 800b2be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b2c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2c6:	81a3      	strh	r3, [r4, #12]
 800b2c8:	6126      	str	r6, [r4, #16]
 800b2ca:	6165      	str	r5, [r4, #20]
 800b2cc:	443e      	add	r6, r7
 800b2ce:	1bed      	subs	r5, r5, r7
 800b2d0:	6026      	str	r6, [r4, #0]
 800b2d2:	60a5      	str	r5, [r4, #8]
 800b2d4:	464e      	mov	r6, r9
 800b2d6:	454e      	cmp	r6, r9
 800b2d8:	d900      	bls.n	800b2dc <__ssputs_r+0x84>
 800b2da:	464e      	mov	r6, r9
 800b2dc:	4632      	mov	r2, r6
 800b2de:	4641      	mov	r1, r8
 800b2e0:	6820      	ldr	r0, [r4, #0]
 800b2e2:	f000 f93a 	bl	800b55a <memmove>
 800b2e6:	68a3      	ldr	r3, [r4, #8]
 800b2e8:	1b9b      	subs	r3, r3, r6
 800b2ea:	60a3      	str	r3, [r4, #8]
 800b2ec:	6823      	ldr	r3, [r4, #0]
 800b2ee:	441e      	add	r6, r3
 800b2f0:	6026      	str	r6, [r4, #0]
 800b2f2:	2000      	movs	r0, #0
 800b2f4:	e7dc      	b.n	800b2b0 <__ssputs_r+0x58>
 800b2f6:	462a      	mov	r2, r5
 800b2f8:	f000 f94a 	bl	800b590 <_realloc_r>
 800b2fc:	4606      	mov	r6, r0
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d1e2      	bne.n	800b2c8 <__ssputs_r+0x70>
 800b302:	6921      	ldr	r1, [r4, #16]
 800b304:	4650      	mov	r0, sl
 800b306:	f7ff feff 	bl	800b108 <_free_r>
 800b30a:	e7c8      	b.n	800b29e <__ssputs_r+0x46>

0800b30c <_svfiprintf_r>:
 800b30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b310:	461d      	mov	r5, r3
 800b312:	898b      	ldrh	r3, [r1, #12]
 800b314:	061f      	lsls	r7, r3, #24
 800b316:	b09d      	sub	sp, #116	; 0x74
 800b318:	4680      	mov	r8, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	4616      	mov	r6, r2
 800b31e:	d50f      	bpl.n	800b340 <_svfiprintf_r+0x34>
 800b320:	690b      	ldr	r3, [r1, #16]
 800b322:	b96b      	cbnz	r3, 800b340 <_svfiprintf_r+0x34>
 800b324:	2140      	movs	r1, #64	; 0x40
 800b326:	f7ff ff3d 	bl	800b1a4 <_malloc_r>
 800b32a:	6020      	str	r0, [r4, #0]
 800b32c:	6120      	str	r0, [r4, #16]
 800b32e:	b928      	cbnz	r0, 800b33c <_svfiprintf_r+0x30>
 800b330:	230c      	movs	r3, #12
 800b332:	f8c8 3000 	str.w	r3, [r8]
 800b336:	f04f 30ff 	mov.w	r0, #4294967295
 800b33a:	e0c8      	b.n	800b4ce <_svfiprintf_r+0x1c2>
 800b33c:	2340      	movs	r3, #64	; 0x40
 800b33e:	6163      	str	r3, [r4, #20]
 800b340:	2300      	movs	r3, #0
 800b342:	9309      	str	r3, [sp, #36]	; 0x24
 800b344:	2320      	movs	r3, #32
 800b346:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b34a:	2330      	movs	r3, #48	; 0x30
 800b34c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b350:	9503      	str	r5, [sp, #12]
 800b352:	f04f 0b01 	mov.w	fp, #1
 800b356:	4637      	mov	r7, r6
 800b358:	463d      	mov	r5, r7
 800b35a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b35e:	b10b      	cbz	r3, 800b364 <_svfiprintf_r+0x58>
 800b360:	2b25      	cmp	r3, #37	; 0x25
 800b362:	d13e      	bne.n	800b3e2 <_svfiprintf_r+0xd6>
 800b364:	ebb7 0a06 	subs.w	sl, r7, r6
 800b368:	d00b      	beq.n	800b382 <_svfiprintf_r+0x76>
 800b36a:	4653      	mov	r3, sl
 800b36c:	4632      	mov	r2, r6
 800b36e:	4621      	mov	r1, r4
 800b370:	4640      	mov	r0, r8
 800b372:	f7ff ff71 	bl	800b258 <__ssputs_r>
 800b376:	3001      	adds	r0, #1
 800b378:	f000 80a4 	beq.w	800b4c4 <_svfiprintf_r+0x1b8>
 800b37c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b37e:	4453      	add	r3, sl
 800b380:	9309      	str	r3, [sp, #36]	; 0x24
 800b382:	783b      	ldrb	r3, [r7, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	f000 809d 	beq.w	800b4c4 <_svfiprintf_r+0x1b8>
 800b38a:	2300      	movs	r3, #0
 800b38c:	f04f 32ff 	mov.w	r2, #4294967295
 800b390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b394:	9304      	str	r3, [sp, #16]
 800b396:	9307      	str	r3, [sp, #28]
 800b398:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b39c:	931a      	str	r3, [sp, #104]	; 0x68
 800b39e:	462f      	mov	r7, r5
 800b3a0:	2205      	movs	r2, #5
 800b3a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b3a6:	4850      	ldr	r0, [pc, #320]	; (800b4e8 <_svfiprintf_r+0x1dc>)
 800b3a8:	f7f4 ff1a 	bl	80001e0 <memchr>
 800b3ac:	9b04      	ldr	r3, [sp, #16]
 800b3ae:	b9d0      	cbnz	r0, 800b3e6 <_svfiprintf_r+0xda>
 800b3b0:	06d9      	lsls	r1, r3, #27
 800b3b2:	bf44      	itt	mi
 800b3b4:	2220      	movmi	r2, #32
 800b3b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b3ba:	071a      	lsls	r2, r3, #28
 800b3bc:	bf44      	itt	mi
 800b3be:	222b      	movmi	r2, #43	; 0x2b
 800b3c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b3c4:	782a      	ldrb	r2, [r5, #0]
 800b3c6:	2a2a      	cmp	r2, #42	; 0x2a
 800b3c8:	d015      	beq.n	800b3f6 <_svfiprintf_r+0xea>
 800b3ca:	9a07      	ldr	r2, [sp, #28]
 800b3cc:	462f      	mov	r7, r5
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	250a      	movs	r5, #10
 800b3d2:	4639      	mov	r1, r7
 800b3d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3d8:	3b30      	subs	r3, #48	; 0x30
 800b3da:	2b09      	cmp	r3, #9
 800b3dc:	d94d      	bls.n	800b47a <_svfiprintf_r+0x16e>
 800b3de:	b1b8      	cbz	r0, 800b410 <_svfiprintf_r+0x104>
 800b3e0:	e00f      	b.n	800b402 <_svfiprintf_r+0xf6>
 800b3e2:	462f      	mov	r7, r5
 800b3e4:	e7b8      	b.n	800b358 <_svfiprintf_r+0x4c>
 800b3e6:	4a40      	ldr	r2, [pc, #256]	; (800b4e8 <_svfiprintf_r+0x1dc>)
 800b3e8:	1a80      	subs	r0, r0, r2
 800b3ea:	fa0b f000 	lsl.w	r0, fp, r0
 800b3ee:	4318      	orrs	r0, r3
 800b3f0:	9004      	str	r0, [sp, #16]
 800b3f2:	463d      	mov	r5, r7
 800b3f4:	e7d3      	b.n	800b39e <_svfiprintf_r+0x92>
 800b3f6:	9a03      	ldr	r2, [sp, #12]
 800b3f8:	1d11      	adds	r1, r2, #4
 800b3fa:	6812      	ldr	r2, [r2, #0]
 800b3fc:	9103      	str	r1, [sp, #12]
 800b3fe:	2a00      	cmp	r2, #0
 800b400:	db01      	blt.n	800b406 <_svfiprintf_r+0xfa>
 800b402:	9207      	str	r2, [sp, #28]
 800b404:	e004      	b.n	800b410 <_svfiprintf_r+0x104>
 800b406:	4252      	negs	r2, r2
 800b408:	f043 0302 	orr.w	r3, r3, #2
 800b40c:	9207      	str	r2, [sp, #28]
 800b40e:	9304      	str	r3, [sp, #16]
 800b410:	783b      	ldrb	r3, [r7, #0]
 800b412:	2b2e      	cmp	r3, #46	; 0x2e
 800b414:	d10c      	bne.n	800b430 <_svfiprintf_r+0x124>
 800b416:	787b      	ldrb	r3, [r7, #1]
 800b418:	2b2a      	cmp	r3, #42	; 0x2a
 800b41a:	d133      	bne.n	800b484 <_svfiprintf_r+0x178>
 800b41c:	9b03      	ldr	r3, [sp, #12]
 800b41e:	1d1a      	adds	r2, r3, #4
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	9203      	str	r2, [sp, #12]
 800b424:	2b00      	cmp	r3, #0
 800b426:	bfb8      	it	lt
 800b428:	f04f 33ff 	movlt.w	r3, #4294967295
 800b42c:	3702      	adds	r7, #2
 800b42e:	9305      	str	r3, [sp, #20]
 800b430:	4d2e      	ldr	r5, [pc, #184]	; (800b4ec <_svfiprintf_r+0x1e0>)
 800b432:	7839      	ldrb	r1, [r7, #0]
 800b434:	2203      	movs	r2, #3
 800b436:	4628      	mov	r0, r5
 800b438:	f7f4 fed2 	bl	80001e0 <memchr>
 800b43c:	b138      	cbz	r0, 800b44e <_svfiprintf_r+0x142>
 800b43e:	2340      	movs	r3, #64	; 0x40
 800b440:	1b40      	subs	r0, r0, r5
 800b442:	fa03 f000 	lsl.w	r0, r3, r0
 800b446:	9b04      	ldr	r3, [sp, #16]
 800b448:	4303      	orrs	r3, r0
 800b44a:	3701      	adds	r7, #1
 800b44c:	9304      	str	r3, [sp, #16]
 800b44e:	7839      	ldrb	r1, [r7, #0]
 800b450:	4827      	ldr	r0, [pc, #156]	; (800b4f0 <_svfiprintf_r+0x1e4>)
 800b452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b456:	2206      	movs	r2, #6
 800b458:	1c7e      	adds	r6, r7, #1
 800b45a:	f7f4 fec1 	bl	80001e0 <memchr>
 800b45e:	2800      	cmp	r0, #0
 800b460:	d038      	beq.n	800b4d4 <_svfiprintf_r+0x1c8>
 800b462:	4b24      	ldr	r3, [pc, #144]	; (800b4f4 <_svfiprintf_r+0x1e8>)
 800b464:	bb13      	cbnz	r3, 800b4ac <_svfiprintf_r+0x1a0>
 800b466:	9b03      	ldr	r3, [sp, #12]
 800b468:	3307      	adds	r3, #7
 800b46a:	f023 0307 	bic.w	r3, r3, #7
 800b46e:	3308      	adds	r3, #8
 800b470:	9303      	str	r3, [sp, #12]
 800b472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b474:	444b      	add	r3, r9
 800b476:	9309      	str	r3, [sp, #36]	; 0x24
 800b478:	e76d      	b.n	800b356 <_svfiprintf_r+0x4a>
 800b47a:	fb05 3202 	mla	r2, r5, r2, r3
 800b47e:	2001      	movs	r0, #1
 800b480:	460f      	mov	r7, r1
 800b482:	e7a6      	b.n	800b3d2 <_svfiprintf_r+0xc6>
 800b484:	2300      	movs	r3, #0
 800b486:	3701      	adds	r7, #1
 800b488:	9305      	str	r3, [sp, #20]
 800b48a:	4619      	mov	r1, r3
 800b48c:	250a      	movs	r5, #10
 800b48e:	4638      	mov	r0, r7
 800b490:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b494:	3a30      	subs	r2, #48	; 0x30
 800b496:	2a09      	cmp	r2, #9
 800b498:	d903      	bls.n	800b4a2 <_svfiprintf_r+0x196>
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d0c8      	beq.n	800b430 <_svfiprintf_r+0x124>
 800b49e:	9105      	str	r1, [sp, #20]
 800b4a0:	e7c6      	b.n	800b430 <_svfiprintf_r+0x124>
 800b4a2:	fb05 2101 	mla	r1, r5, r1, r2
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	4607      	mov	r7, r0
 800b4aa:	e7f0      	b.n	800b48e <_svfiprintf_r+0x182>
 800b4ac:	ab03      	add	r3, sp, #12
 800b4ae:	9300      	str	r3, [sp, #0]
 800b4b0:	4622      	mov	r2, r4
 800b4b2:	4b11      	ldr	r3, [pc, #68]	; (800b4f8 <_svfiprintf_r+0x1ec>)
 800b4b4:	a904      	add	r1, sp, #16
 800b4b6:	4640      	mov	r0, r8
 800b4b8:	f7fc fbe0 	bl	8007c7c <_printf_float>
 800b4bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b4c0:	4681      	mov	r9, r0
 800b4c2:	d1d6      	bne.n	800b472 <_svfiprintf_r+0x166>
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	065b      	lsls	r3, r3, #25
 800b4c8:	f53f af35 	bmi.w	800b336 <_svfiprintf_r+0x2a>
 800b4cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4ce:	b01d      	add	sp, #116	; 0x74
 800b4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4d4:	ab03      	add	r3, sp, #12
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	4622      	mov	r2, r4
 800b4da:	4b07      	ldr	r3, [pc, #28]	; (800b4f8 <_svfiprintf_r+0x1ec>)
 800b4dc:	a904      	add	r1, sp, #16
 800b4de:	4640      	mov	r0, r8
 800b4e0:	f7fc fe82 	bl	80081e8 <_printf_i>
 800b4e4:	e7ea      	b.n	800b4bc <_svfiprintf_r+0x1b0>
 800b4e6:	bf00      	nop
 800b4e8:	0800bdcc 	.word	0x0800bdcc
 800b4ec:	0800bdd2 	.word	0x0800bdd2
 800b4f0:	0800bdd6 	.word	0x0800bdd6
 800b4f4:	08007c7d 	.word	0x08007c7d
 800b4f8:	0800b259 	.word	0x0800b259

0800b4fc <_sbrk_r>:
 800b4fc:	b538      	push	{r3, r4, r5, lr}
 800b4fe:	4c06      	ldr	r4, [pc, #24]	; (800b518 <_sbrk_r+0x1c>)
 800b500:	2300      	movs	r3, #0
 800b502:	4605      	mov	r5, r0
 800b504:	4608      	mov	r0, r1
 800b506:	6023      	str	r3, [r4, #0]
 800b508:	f7f7 fb90 	bl	8002c2c <_sbrk>
 800b50c:	1c43      	adds	r3, r0, #1
 800b50e:	d102      	bne.n	800b516 <_sbrk_r+0x1a>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	b103      	cbz	r3, 800b516 <_sbrk_r+0x1a>
 800b514:	602b      	str	r3, [r5, #0]
 800b516:	bd38      	pop	{r3, r4, r5, pc}
 800b518:	20000f14 	.word	0x20000f14

0800b51c <strncmp>:
 800b51c:	b510      	push	{r4, lr}
 800b51e:	b16a      	cbz	r2, 800b53c <strncmp+0x20>
 800b520:	3901      	subs	r1, #1
 800b522:	1884      	adds	r4, r0, r2
 800b524:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b528:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d103      	bne.n	800b538 <strncmp+0x1c>
 800b530:	42a0      	cmp	r0, r4
 800b532:	d001      	beq.n	800b538 <strncmp+0x1c>
 800b534:	2b00      	cmp	r3, #0
 800b536:	d1f5      	bne.n	800b524 <strncmp+0x8>
 800b538:	1a98      	subs	r0, r3, r2
 800b53a:	bd10      	pop	{r4, pc}
 800b53c:	4610      	mov	r0, r2
 800b53e:	e7fc      	b.n	800b53a <strncmp+0x1e>

0800b540 <__ascii_wctomb>:
 800b540:	b149      	cbz	r1, 800b556 <__ascii_wctomb+0x16>
 800b542:	2aff      	cmp	r2, #255	; 0xff
 800b544:	bf85      	ittet	hi
 800b546:	238a      	movhi	r3, #138	; 0x8a
 800b548:	6003      	strhi	r3, [r0, #0]
 800b54a:	700a      	strbls	r2, [r1, #0]
 800b54c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b550:	bf98      	it	ls
 800b552:	2001      	movls	r0, #1
 800b554:	4770      	bx	lr
 800b556:	4608      	mov	r0, r1
 800b558:	4770      	bx	lr

0800b55a <memmove>:
 800b55a:	4288      	cmp	r0, r1
 800b55c:	b510      	push	{r4, lr}
 800b55e:	eb01 0302 	add.w	r3, r1, r2
 800b562:	d807      	bhi.n	800b574 <memmove+0x1a>
 800b564:	1e42      	subs	r2, r0, #1
 800b566:	4299      	cmp	r1, r3
 800b568:	d00a      	beq.n	800b580 <memmove+0x26>
 800b56a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b56e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b572:	e7f8      	b.n	800b566 <memmove+0xc>
 800b574:	4283      	cmp	r3, r0
 800b576:	d9f5      	bls.n	800b564 <memmove+0xa>
 800b578:	1881      	adds	r1, r0, r2
 800b57a:	1ad2      	subs	r2, r2, r3
 800b57c:	42d3      	cmn	r3, r2
 800b57e:	d100      	bne.n	800b582 <memmove+0x28>
 800b580:	bd10      	pop	{r4, pc}
 800b582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b586:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b58a:	e7f7      	b.n	800b57c <memmove+0x22>

0800b58c <__malloc_lock>:
 800b58c:	4770      	bx	lr

0800b58e <__malloc_unlock>:
 800b58e:	4770      	bx	lr

0800b590 <_realloc_r>:
 800b590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b592:	4607      	mov	r7, r0
 800b594:	4614      	mov	r4, r2
 800b596:	460e      	mov	r6, r1
 800b598:	b921      	cbnz	r1, 800b5a4 <_realloc_r+0x14>
 800b59a:	4611      	mov	r1, r2
 800b59c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b5a0:	f7ff be00 	b.w	800b1a4 <_malloc_r>
 800b5a4:	b922      	cbnz	r2, 800b5b0 <_realloc_r+0x20>
 800b5a6:	f7ff fdaf 	bl	800b108 <_free_r>
 800b5aa:	4625      	mov	r5, r4
 800b5ac:	4628      	mov	r0, r5
 800b5ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5b0:	f000 f814 	bl	800b5dc <_malloc_usable_size_r>
 800b5b4:	42a0      	cmp	r0, r4
 800b5b6:	d20f      	bcs.n	800b5d8 <_realloc_r+0x48>
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	f7ff fdf2 	bl	800b1a4 <_malloc_r>
 800b5c0:	4605      	mov	r5, r0
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	d0f2      	beq.n	800b5ac <_realloc_r+0x1c>
 800b5c6:	4631      	mov	r1, r6
 800b5c8:	4622      	mov	r2, r4
 800b5ca:	f7ff f985 	bl	800a8d8 <memcpy>
 800b5ce:	4631      	mov	r1, r6
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	f7ff fd99 	bl	800b108 <_free_r>
 800b5d6:	e7e9      	b.n	800b5ac <_realloc_r+0x1c>
 800b5d8:	4635      	mov	r5, r6
 800b5da:	e7e7      	b.n	800b5ac <_realloc_r+0x1c>

0800b5dc <_malloc_usable_size_r>:
 800b5dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5e0:	1f18      	subs	r0, r3, #4
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	bfbc      	itt	lt
 800b5e6:	580b      	ldrlt	r3, [r1, r0]
 800b5e8:	18c0      	addlt	r0, r0, r3
 800b5ea:	4770      	bx	lr

0800b5ec <atan2>:
 800b5ec:	f000 b800 	b.w	800b5f0 <__ieee754_atan2>

0800b5f0 <__ieee754_atan2>:
 800b5f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5f4:	ec57 6b11 	vmov	r6, r7, d1
 800b5f8:	4273      	negs	r3, r6
 800b5fa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b5fe:	4333      	orrs	r3, r6
 800b600:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800b7a8 <__ieee754_atan2+0x1b8>
 800b604:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b608:	4573      	cmp	r3, lr
 800b60a:	ec51 0b10 	vmov	r0, r1, d0
 800b60e:	ee11 8a10 	vmov	r8, s2
 800b612:	d80a      	bhi.n	800b62a <__ieee754_atan2+0x3a>
 800b614:	4244      	negs	r4, r0
 800b616:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b61a:	4304      	orrs	r4, r0
 800b61c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b620:	4574      	cmp	r4, lr
 800b622:	468c      	mov	ip, r1
 800b624:	ee10 9a10 	vmov	r9, s0
 800b628:	d907      	bls.n	800b63a <__ieee754_atan2+0x4a>
 800b62a:	4632      	mov	r2, r6
 800b62c:	463b      	mov	r3, r7
 800b62e:	f7f4 fe2d 	bl	800028c <__adddf3>
 800b632:	ec41 0b10 	vmov	d0, r0, r1
 800b636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b63a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b63e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b642:	4334      	orrs	r4, r6
 800b644:	d103      	bne.n	800b64e <__ieee754_atan2+0x5e>
 800b646:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b64a:	f000 b8b1 	b.w	800b7b0 <atan>
 800b64e:	17bc      	asrs	r4, r7, #30
 800b650:	f004 0402 	and.w	r4, r4, #2
 800b654:	ea53 0909 	orrs.w	r9, r3, r9
 800b658:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b65c:	d107      	bne.n	800b66e <__ieee754_atan2+0x7e>
 800b65e:	2c02      	cmp	r4, #2
 800b660:	d073      	beq.n	800b74a <__ieee754_atan2+0x15a>
 800b662:	2c03      	cmp	r4, #3
 800b664:	d1e5      	bne.n	800b632 <__ieee754_atan2+0x42>
 800b666:	a13e      	add	r1, pc, #248	; (adr r1, 800b760 <__ieee754_atan2+0x170>)
 800b668:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b66c:	e7e1      	b.n	800b632 <__ieee754_atan2+0x42>
 800b66e:	ea52 0808 	orrs.w	r8, r2, r8
 800b672:	d106      	bne.n	800b682 <__ieee754_atan2+0x92>
 800b674:	f1bc 0f00 	cmp.w	ip, #0
 800b678:	da6b      	bge.n	800b752 <__ieee754_atan2+0x162>
 800b67a:	a13b      	add	r1, pc, #236	; (adr r1, 800b768 <__ieee754_atan2+0x178>)
 800b67c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b680:	e7d7      	b.n	800b632 <__ieee754_atan2+0x42>
 800b682:	4572      	cmp	r2, lr
 800b684:	d120      	bne.n	800b6c8 <__ieee754_atan2+0xd8>
 800b686:	4293      	cmp	r3, r2
 800b688:	d111      	bne.n	800b6ae <__ieee754_atan2+0xbe>
 800b68a:	2c02      	cmp	r4, #2
 800b68c:	d007      	beq.n	800b69e <__ieee754_atan2+0xae>
 800b68e:	2c03      	cmp	r4, #3
 800b690:	d009      	beq.n	800b6a6 <__ieee754_atan2+0xb6>
 800b692:	2c01      	cmp	r4, #1
 800b694:	d155      	bne.n	800b742 <__ieee754_atan2+0x152>
 800b696:	a136      	add	r1, pc, #216	; (adr r1, 800b770 <__ieee754_atan2+0x180>)
 800b698:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b69c:	e7c9      	b.n	800b632 <__ieee754_atan2+0x42>
 800b69e:	a136      	add	r1, pc, #216	; (adr r1, 800b778 <__ieee754_atan2+0x188>)
 800b6a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6a4:	e7c5      	b.n	800b632 <__ieee754_atan2+0x42>
 800b6a6:	a136      	add	r1, pc, #216	; (adr r1, 800b780 <__ieee754_atan2+0x190>)
 800b6a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6ac:	e7c1      	b.n	800b632 <__ieee754_atan2+0x42>
 800b6ae:	2c02      	cmp	r4, #2
 800b6b0:	d04b      	beq.n	800b74a <__ieee754_atan2+0x15a>
 800b6b2:	2c03      	cmp	r4, #3
 800b6b4:	d0d7      	beq.n	800b666 <__ieee754_atan2+0x76>
 800b6b6:	2c01      	cmp	r4, #1
 800b6b8:	f04f 0000 	mov.w	r0, #0
 800b6bc:	d102      	bne.n	800b6c4 <__ieee754_atan2+0xd4>
 800b6be:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b6c2:	e7b6      	b.n	800b632 <__ieee754_atan2+0x42>
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	e7b4      	b.n	800b632 <__ieee754_atan2+0x42>
 800b6c8:	4573      	cmp	r3, lr
 800b6ca:	d0d3      	beq.n	800b674 <__ieee754_atan2+0x84>
 800b6cc:	1a9b      	subs	r3, r3, r2
 800b6ce:	151b      	asrs	r3, r3, #20
 800b6d0:	2b3c      	cmp	r3, #60	; 0x3c
 800b6d2:	dc1e      	bgt.n	800b712 <__ieee754_atan2+0x122>
 800b6d4:	2f00      	cmp	r7, #0
 800b6d6:	da01      	bge.n	800b6dc <__ieee754_atan2+0xec>
 800b6d8:	333c      	adds	r3, #60	; 0x3c
 800b6da:	db1e      	blt.n	800b71a <__ieee754_atan2+0x12a>
 800b6dc:	4632      	mov	r2, r6
 800b6de:	463b      	mov	r3, r7
 800b6e0:	f7f5 f8b4 	bl	800084c <__aeabi_ddiv>
 800b6e4:	ec41 0b10 	vmov	d0, r0, r1
 800b6e8:	f000 fa02 	bl	800baf0 <fabs>
 800b6ec:	f000 f860 	bl	800b7b0 <atan>
 800b6f0:	ec51 0b10 	vmov	r0, r1, d0
 800b6f4:	2c01      	cmp	r4, #1
 800b6f6:	d013      	beq.n	800b720 <__ieee754_atan2+0x130>
 800b6f8:	2c02      	cmp	r4, #2
 800b6fa:	d015      	beq.n	800b728 <__ieee754_atan2+0x138>
 800b6fc:	2c00      	cmp	r4, #0
 800b6fe:	d098      	beq.n	800b632 <__ieee754_atan2+0x42>
 800b700:	a321      	add	r3, pc, #132	; (adr r3, 800b788 <__ieee754_atan2+0x198>)
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	f7f4 fdbf 	bl	8000288 <__aeabi_dsub>
 800b70a:	a321      	add	r3, pc, #132	; (adr r3, 800b790 <__ieee754_atan2+0x1a0>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	e014      	b.n	800b73c <__ieee754_atan2+0x14c>
 800b712:	a121      	add	r1, pc, #132	; (adr r1, 800b798 <__ieee754_atan2+0x1a8>)
 800b714:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b718:	e7ec      	b.n	800b6f4 <__ieee754_atan2+0x104>
 800b71a:	2000      	movs	r0, #0
 800b71c:	2100      	movs	r1, #0
 800b71e:	e7e9      	b.n	800b6f4 <__ieee754_atan2+0x104>
 800b720:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b724:	4619      	mov	r1, r3
 800b726:	e784      	b.n	800b632 <__ieee754_atan2+0x42>
 800b728:	a317      	add	r3, pc, #92	; (adr r3, 800b788 <__ieee754_atan2+0x198>)
 800b72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72e:	f7f4 fdab 	bl	8000288 <__aeabi_dsub>
 800b732:	4602      	mov	r2, r0
 800b734:	460b      	mov	r3, r1
 800b736:	a116      	add	r1, pc, #88	; (adr r1, 800b790 <__ieee754_atan2+0x1a0>)
 800b738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b73c:	f7f4 fda4 	bl	8000288 <__aeabi_dsub>
 800b740:	e777      	b.n	800b632 <__ieee754_atan2+0x42>
 800b742:	a117      	add	r1, pc, #92	; (adr r1, 800b7a0 <__ieee754_atan2+0x1b0>)
 800b744:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b748:	e773      	b.n	800b632 <__ieee754_atan2+0x42>
 800b74a:	a111      	add	r1, pc, #68	; (adr r1, 800b790 <__ieee754_atan2+0x1a0>)
 800b74c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b750:	e76f      	b.n	800b632 <__ieee754_atan2+0x42>
 800b752:	a111      	add	r1, pc, #68	; (adr r1, 800b798 <__ieee754_atan2+0x1a8>)
 800b754:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b758:	e76b      	b.n	800b632 <__ieee754_atan2+0x42>
 800b75a:	bf00      	nop
 800b75c:	f3af 8000 	nop.w
 800b760:	54442d18 	.word	0x54442d18
 800b764:	c00921fb 	.word	0xc00921fb
 800b768:	54442d18 	.word	0x54442d18
 800b76c:	bff921fb 	.word	0xbff921fb
 800b770:	54442d18 	.word	0x54442d18
 800b774:	bfe921fb 	.word	0xbfe921fb
 800b778:	7f3321d2 	.word	0x7f3321d2
 800b77c:	4002d97c 	.word	0x4002d97c
 800b780:	7f3321d2 	.word	0x7f3321d2
 800b784:	c002d97c 	.word	0xc002d97c
 800b788:	33145c07 	.word	0x33145c07
 800b78c:	3ca1a626 	.word	0x3ca1a626
 800b790:	54442d18 	.word	0x54442d18
 800b794:	400921fb 	.word	0x400921fb
 800b798:	54442d18 	.word	0x54442d18
 800b79c:	3ff921fb 	.word	0x3ff921fb
 800b7a0:	54442d18 	.word	0x54442d18
 800b7a4:	3fe921fb 	.word	0x3fe921fb
 800b7a8:	7ff00000 	.word	0x7ff00000
 800b7ac:	00000000 	.word	0x00000000

0800b7b0 <atan>:
 800b7b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b4:	ec55 4b10 	vmov	r4, r5, d0
 800b7b8:	4bc3      	ldr	r3, [pc, #780]	; (800bac8 <atan+0x318>)
 800b7ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b7be:	429e      	cmp	r6, r3
 800b7c0:	46ab      	mov	fp, r5
 800b7c2:	dd18      	ble.n	800b7f6 <atan+0x46>
 800b7c4:	4bc1      	ldr	r3, [pc, #772]	; (800bacc <atan+0x31c>)
 800b7c6:	429e      	cmp	r6, r3
 800b7c8:	dc01      	bgt.n	800b7ce <atan+0x1e>
 800b7ca:	d109      	bne.n	800b7e0 <atan+0x30>
 800b7cc:	b144      	cbz	r4, 800b7e0 <atan+0x30>
 800b7ce:	4622      	mov	r2, r4
 800b7d0:	462b      	mov	r3, r5
 800b7d2:	4620      	mov	r0, r4
 800b7d4:	4629      	mov	r1, r5
 800b7d6:	f7f4 fd59 	bl	800028c <__adddf3>
 800b7da:	4604      	mov	r4, r0
 800b7dc:	460d      	mov	r5, r1
 800b7de:	e006      	b.n	800b7ee <atan+0x3e>
 800b7e0:	f1bb 0f00 	cmp.w	fp, #0
 800b7e4:	f340 8131 	ble.w	800ba4a <atan+0x29a>
 800b7e8:	a59b      	add	r5, pc, #620	; (adr r5, 800ba58 <atan+0x2a8>)
 800b7ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b7ee:	ec45 4b10 	vmov	d0, r4, r5
 800b7f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f6:	4bb6      	ldr	r3, [pc, #728]	; (800bad0 <atan+0x320>)
 800b7f8:	429e      	cmp	r6, r3
 800b7fa:	dc14      	bgt.n	800b826 <atan+0x76>
 800b7fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b800:	429e      	cmp	r6, r3
 800b802:	dc0d      	bgt.n	800b820 <atan+0x70>
 800b804:	a396      	add	r3, pc, #600	; (adr r3, 800ba60 <atan+0x2b0>)
 800b806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80a:	ee10 0a10 	vmov	r0, s0
 800b80e:	4629      	mov	r1, r5
 800b810:	f7f4 fd3c 	bl	800028c <__adddf3>
 800b814:	2200      	movs	r2, #0
 800b816:	4baf      	ldr	r3, [pc, #700]	; (800bad4 <atan+0x324>)
 800b818:	f7f5 f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d1e6      	bne.n	800b7ee <atan+0x3e>
 800b820:	f04f 3aff 	mov.w	sl, #4294967295
 800b824:	e02b      	b.n	800b87e <atan+0xce>
 800b826:	f000 f963 	bl	800baf0 <fabs>
 800b82a:	4bab      	ldr	r3, [pc, #684]	; (800bad8 <atan+0x328>)
 800b82c:	429e      	cmp	r6, r3
 800b82e:	ec55 4b10 	vmov	r4, r5, d0
 800b832:	f300 80bf 	bgt.w	800b9b4 <atan+0x204>
 800b836:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b83a:	429e      	cmp	r6, r3
 800b83c:	f300 80a0 	bgt.w	800b980 <atan+0x1d0>
 800b840:	ee10 2a10 	vmov	r2, s0
 800b844:	ee10 0a10 	vmov	r0, s0
 800b848:	462b      	mov	r3, r5
 800b84a:	4629      	mov	r1, r5
 800b84c:	f7f4 fd1e 	bl	800028c <__adddf3>
 800b850:	2200      	movs	r2, #0
 800b852:	4ba0      	ldr	r3, [pc, #640]	; (800bad4 <atan+0x324>)
 800b854:	f7f4 fd18 	bl	8000288 <__aeabi_dsub>
 800b858:	2200      	movs	r2, #0
 800b85a:	4606      	mov	r6, r0
 800b85c:	460f      	mov	r7, r1
 800b85e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b862:	4620      	mov	r0, r4
 800b864:	4629      	mov	r1, r5
 800b866:	f7f4 fd11 	bl	800028c <__adddf3>
 800b86a:	4602      	mov	r2, r0
 800b86c:	460b      	mov	r3, r1
 800b86e:	4630      	mov	r0, r6
 800b870:	4639      	mov	r1, r7
 800b872:	f7f4 ffeb 	bl	800084c <__aeabi_ddiv>
 800b876:	f04f 0a00 	mov.w	sl, #0
 800b87a:	4604      	mov	r4, r0
 800b87c:	460d      	mov	r5, r1
 800b87e:	4622      	mov	r2, r4
 800b880:	462b      	mov	r3, r5
 800b882:	4620      	mov	r0, r4
 800b884:	4629      	mov	r1, r5
 800b886:	f7f4 feb7 	bl	80005f8 <__aeabi_dmul>
 800b88a:	4602      	mov	r2, r0
 800b88c:	460b      	mov	r3, r1
 800b88e:	4680      	mov	r8, r0
 800b890:	4689      	mov	r9, r1
 800b892:	f7f4 feb1 	bl	80005f8 <__aeabi_dmul>
 800b896:	a374      	add	r3, pc, #464	; (adr r3, 800ba68 <atan+0x2b8>)
 800b898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89c:	4606      	mov	r6, r0
 800b89e:	460f      	mov	r7, r1
 800b8a0:	f7f4 feaa 	bl	80005f8 <__aeabi_dmul>
 800b8a4:	a372      	add	r3, pc, #456	; (adr r3, 800ba70 <atan+0x2c0>)
 800b8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8aa:	f7f4 fcef 	bl	800028c <__adddf3>
 800b8ae:	4632      	mov	r2, r6
 800b8b0:	463b      	mov	r3, r7
 800b8b2:	f7f4 fea1 	bl	80005f8 <__aeabi_dmul>
 800b8b6:	a370      	add	r3, pc, #448	; (adr r3, 800ba78 <atan+0x2c8>)
 800b8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8bc:	f7f4 fce6 	bl	800028c <__adddf3>
 800b8c0:	4632      	mov	r2, r6
 800b8c2:	463b      	mov	r3, r7
 800b8c4:	f7f4 fe98 	bl	80005f8 <__aeabi_dmul>
 800b8c8:	a36d      	add	r3, pc, #436	; (adr r3, 800ba80 <atan+0x2d0>)
 800b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ce:	f7f4 fcdd 	bl	800028c <__adddf3>
 800b8d2:	4632      	mov	r2, r6
 800b8d4:	463b      	mov	r3, r7
 800b8d6:	f7f4 fe8f 	bl	80005f8 <__aeabi_dmul>
 800b8da:	a36b      	add	r3, pc, #428	; (adr r3, 800ba88 <atan+0x2d8>)
 800b8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e0:	f7f4 fcd4 	bl	800028c <__adddf3>
 800b8e4:	4632      	mov	r2, r6
 800b8e6:	463b      	mov	r3, r7
 800b8e8:	f7f4 fe86 	bl	80005f8 <__aeabi_dmul>
 800b8ec:	a368      	add	r3, pc, #416	; (adr r3, 800ba90 <atan+0x2e0>)
 800b8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f2:	f7f4 fccb 	bl	800028c <__adddf3>
 800b8f6:	4642      	mov	r2, r8
 800b8f8:	464b      	mov	r3, r9
 800b8fa:	f7f4 fe7d 	bl	80005f8 <__aeabi_dmul>
 800b8fe:	a366      	add	r3, pc, #408	; (adr r3, 800ba98 <atan+0x2e8>)
 800b900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b904:	4680      	mov	r8, r0
 800b906:	4689      	mov	r9, r1
 800b908:	4630      	mov	r0, r6
 800b90a:	4639      	mov	r1, r7
 800b90c:	f7f4 fe74 	bl	80005f8 <__aeabi_dmul>
 800b910:	a363      	add	r3, pc, #396	; (adr r3, 800baa0 <atan+0x2f0>)
 800b912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b916:	f7f4 fcb7 	bl	8000288 <__aeabi_dsub>
 800b91a:	4632      	mov	r2, r6
 800b91c:	463b      	mov	r3, r7
 800b91e:	f7f4 fe6b 	bl	80005f8 <__aeabi_dmul>
 800b922:	a361      	add	r3, pc, #388	; (adr r3, 800baa8 <atan+0x2f8>)
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	f7f4 fcae 	bl	8000288 <__aeabi_dsub>
 800b92c:	4632      	mov	r2, r6
 800b92e:	463b      	mov	r3, r7
 800b930:	f7f4 fe62 	bl	80005f8 <__aeabi_dmul>
 800b934:	a35e      	add	r3, pc, #376	; (adr r3, 800bab0 <atan+0x300>)
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	f7f4 fca5 	bl	8000288 <__aeabi_dsub>
 800b93e:	4632      	mov	r2, r6
 800b940:	463b      	mov	r3, r7
 800b942:	f7f4 fe59 	bl	80005f8 <__aeabi_dmul>
 800b946:	a35c      	add	r3, pc, #368	; (adr r3, 800bab8 <atan+0x308>)
 800b948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b94c:	f7f4 fc9c 	bl	8000288 <__aeabi_dsub>
 800b950:	4632      	mov	r2, r6
 800b952:	463b      	mov	r3, r7
 800b954:	f7f4 fe50 	bl	80005f8 <__aeabi_dmul>
 800b958:	4602      	mov	r2, r0
 800b95a:	460b      	mov	r3, r1
 800b95c:	4640      	mov	r0, r8
 800b95e:	4649      	mov	r1, r9
 800b960:	f7f4 fc94 	bl	800028c <__adddf3>
 800b964:	4622      	mov	r2, r4
 800b966:	462b      	mov	r3, r5
 800b968:	f7f4 fe46 	bl	80005f8 <__aeabi_dmul>
 800b96c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	d14b      	bne.n	800ba0e <atan+0x25e>
 800b976:	4620      	mov	r0, r4
 800b978:	4629      	mov	r1, r5
 800b97a:	f7f4 fc85 	bl	8000288 <__aeabi_dsub>
 800b97e:	e72c      	b.n	800b7da <atan+0x2a>
 800b980:	ee10 0a10 	vmov	r0, s0
 800b984:	2200      	movs	r2, #0
 800b986:	4b53      	ldr	r3, [pc, #332]	; (800bad4 <atan+0x324>)
 800b988:	4629      	mov	r1, r5
 800b98a:	f7f4 fc7d 	bl	8000288 <__aeabi_dsub>
 800b98e:	2200      	movs	r2, #0
 800b990:	4606      	mov	r6, r0
 800b992:	460f      	mov	r7, r1
 800b994:	4b4f      	ldr	r3, [pc, #316]	; (800bad4 <atan+0x324>)
 800b996:	4620      	mov	r0, r4
 800b998:	4629      	mov	r1, r5
 800b99a:	f7f4 fc77 	bl	800028c <__adddf3>
 800b99e:	4602      	mov	r2, r0
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	4639      	mov	r1, r7
 800b9a6:	f7f4 ff51 	bl	800084c <__aeabi_ddiv>
 800b9aa:	f04f 0a01 	mov.w	sl, #1
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	460d      	mov	r5, r1
 800b9b2:	e764      	b.n	800b87e <atan+0xce>
 800b9b4:	4b49      	ldr	r3, [pc, #292]	; (800badc <atan+0x32c>)
 800b9b6:	429e      	cmp	r6, r3
 800b9b8:	dc1d      	bgt.n	800b9f6 <atan+0x246>
 800b9ba:	ee10 0a10 	vmov	r0, s0
 800b9be:	2200      	movs	r2, #0
 800b9c0:	4b47      	ldr	r3, [pc, #284]	; (800bae0 <atan+0x330>)
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	f7f4 fc60 	bl	8000288 <__aeabi_dsub>
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	4606      	mov	r6, r0
 800b9cc:	460f      	mov	r7, r1
 800b9ce:	4b44      	ldr	r3, [pc, #272]	; (800bae0 <atan+0x330>)
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	4629      	mov	r1, r5
 800b9d4:	f7f4 fe10 	bl	80005f8 <__aeabi_dmul>
 800b9d8:	2200      	movs	r2, #0
 800b9da:	4b3e      	ldr	r3, [pc, #248]	; (800bad4 <atan+0x324>)
 800b9dc:	f7f4 fc56 	bl	800028c <__adddf3>
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	4630      	mov	r0, r6
 800b9e6:	4639      	mov	r1, r7
 800b9e8:	f7f4 ff30 	bl	800084c <__aeabi_ddiv>
 800b9ec:	f04f 0a02 	mov.w	sl, #2
 800b9f0:	4604      	mov	r4, r0
 800b9f2:	460d      	mov	r5, r1
 800b9f4:	e743      	b.n	800b87e <atan+0xce>
 800b9f6:	462b      	mov	r3, r5
 800b9f8:	ee10 2a10 	vmov	r2, s0
 800b9fc:	2000      	movs	r0, #0
 800b9fe:	4939      	ldr	r1, [pc, #228]	; (800bae4 <atan+0x334>)
 800ba00:	f7f4 ff24 	bl	800084c <__aeabi_ddiv>
 800ba04:	f04f 0a03 	mov.w	sl, #3
 800ba08:	4604      	mov	r4, r0
 800ba0a:	460d      	mov	r5, r1
 800ba0c:	e737      	b.n	800b87e <atan+0xce>
 800ba0e:	4b36      	ldr	r3, [pc, #216]	; (800bae8 <atan+0x338>)
 800ba10:	4e36      	ldr	r6, [pc, #216]	; (800baec <atan+0x33c>)
 800ba12:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800ba16:	4456      	add	r6, sl
 800ba18:	449a      	add	sl, r3
 800ba1a:	e9da 2300 	ldrd	r2, r3, [sl]
 800ba1e:	f7f4 fc33 	bl	8000288 <__aeabi_dsub>
 800ba22:	4622      	mov	r2, r4
 800ba24:	462b      	mov	r3, r5
 800ba26:	f7f4 fc2f 	bl	8000288 <__aeabi_dsub>
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ba32:	f7f4 fc29 	bl	8000288 <__aeabi_dsub>
 800ba36:	f1bb 0f00 	cmp.w	fp, #0
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	460d      	mov	r5, r1
 800ba3e:	f6bf aed6 	bge.w	800b7ee <atan+0x3e>
 800ba42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba46:	461d      	mov	r5, r3
 800ba48:	e6d1      	b.n	800b7ee <atan+0x3e>
 800ba4a:	a51d      	add	r5, pc, #116	; (adr r5, 800bac0 <atan+0x310>)
 800ba4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ba50:	e6cd      	b.n	800b7ee <atan+0x3e>
 800ba52:	bf00      	nop
 800ba54:	f3af 8000 	nop.w
 800ba58:	54442d18 	.word	0x54442d18
 800ba5c:	3ff921fb 	.word	0x3ff921fb
 800ba60:	8800759c 	.word	0x8800759c
 800ba64:	7e37e43c 	.word	0x7e37e43c
 800ba68:	e322da11 	.word	0xe322da11
 800ba6c:	3f90ad3a 	.word	0x3f90ad3a
 800ba70:	24760deb 	.word	0x24760deb
 800ba74:	3fa97b4b 	.word	0x3fa97b4b
 800ba78:	a0d03d51 	.word	0xa0d03d51
 800ba7c:	3fb10d66 	.word	0x3fb10d66
 800ba80:	c54c206e 	.word	0xc54c206e
 800ba84:	3fb745cd 	.word	0x3fb745cd
 800ba88:	920083ff 	.word	0x920083ff
 800ba8c:	3fc24924 	.word	0x3fc24924
 800ba90:	5555550d 	.word	0x5555550d
 800ba94:	3fd55555 	.word	0x3fd55555
 800ba98:	2c6a6c2f 	.word	0x2c6a6c2f
 800ba9c:	bfa2b444 	.word	0xbfa2b444
 800baa0:	52defd9a 	.word	0x52defd9a
 800baa4:	3fadde2d 	.word	0x3fadde2d
 800baa8:	af749a6d 	.word	0xaf749a6d
 800baac:	3fb3b0f2 	.word	0x3fb3b0f2
 800bab0:	fe231671 	.word	0xfe231671
 800bab4:	3fbc71c6 	.word	0x3fbc71c6
 800bab8:	9998ebc4 	.word	0x9998ebc4
 800babc:	3fc99999 	.word	0x3fc99999
 800bac0:	54442d18 	.word	0x54442d18
 800bac4:	bff921fb 	.word	0xbff921fb
 800bac8:	440fffff 	.word	0x440fffff
 800bacc:	7ff00000 	.word	0x7ff00000
 800bad0:	3fdbffff 	.word	0x3fdbffff
 800bad4:	3ff00000 	.word	0x3ff00000
 800bad8:	3ff2ffff 	.word	0x3ff2ffff
 800badc:	40037fff 	.word	0x40037fff
 800bae0:	3ff80000 	.word	0x3ff80000
 800bae4:	bff00000 	.word	0xbff00000
 800bae8:	0800bf00 	.word	0x0800bf00
 800baec:	0800bee0 	.word	0x0800bee0

0800baf0 <fabs>:
 800baf0:	ec51 0b10 	vmov	r0, r1, d0
 800baf4:	ee10 2a10 	vmov	r2, s0
 800baf8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bafc:	ec43 2b10 	vmov	d0, r2, r3
 800bb00:	4770      	bx	lr
	...

0800bb04 <_init>:
 800bb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb06:	bf00      	nop
 800bb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb0a:	bc08      	pop	{r3}
 800bb0c:	469e      	mov	lr, r3
 800bb0e:	4770      	bx	lr

0800bb10 <_fini>:
 800bb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb12:	bf00      	nop
 800bb14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb16:	bc08      	pop	{r3}
 800bb18:	469e      	mov	lr, r3
 800bb1a:	4770      	bx	lr
