---
description: "Mixed-signal ASIC design template featuring automated workflows for digital RTL-to-GDS and analog schematic-driven layout for TinyTapeout chip projects."
category: "Hardware"
tech: ["Verilog", "Python", "OpenLane2", "Xschem", "Magic VLSI", "Sky130 PDK"]
image: ""
year: 2025
---
