{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "41af88a5d5bdc0ca233d5cf62a1baaa3610e29c64cc89d229c6dcdf52b1ab2d0d90b53dee96db8a27379fd994b9e7d7695b785f8b6553501156e3799d9cbb58f",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_SPIQueue__pack_size_128__num_entries_4",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": true,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}