{
  "module_name": "nv10.c",
  "hash_id": "2a8cdeda544ba5d2cd885366a3724723ec2841c1489f51481e0cc63f186bdfa0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv10.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include \"cgrp.h\"\n#include \"chan.h\"\n#include \"runl.h\"\n\n#include <core/gpuobj.h>\n#include <subdev/instmem.h>\n\n#include \"regsnv04.h\"\n\n#include <nvif/class.h>\n\nstatic int\nnv10_chan_ramfc_write(struct nvkm_chan *chan, u64 offset, u64 length, u32 devm, bool priv)\n{\n\tstruct nvkm_memory *ramfc = chan->cgrp->runl->fifo->engine.subdev.device->imem->ramfc;\n\tconst u32 base = chan->id * 32;\n\n\tchan->ramfc_offset = base;\n\n\tnvkm_kmap(ramfc);\n\tnvkm_wo32(ramfc, base + 0x00, offset);\n\tnvkm_wo32(ramfc, base + 0x04, offset);\n\tnvkm_wo32(ramfc, base + 0x0c, chan->push->addr >> 4);\n\tnvkm_wo32(ramfc, base + 0x14, NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES |\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES |\n#ifdef __BIG_ENDIAN\n\t\t\t\t      NV_PFIFO_CACHE1_BIG_ENDIAN |\n#endif\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8);\n\tnvkm_done(ramfc);\n\treturn 0;\n}\n\nstatic const struct nvkm_chan_func_ramfc\nnv10_chan_ramfc = {\n\t.layout = (const struct nvkm_ramfc_layout[]) {\n\t\t{ 32,  0, 0x00,  0, NV04_PFIFO_CACHE1_DMA_PUT },\n\t\t{ 32,  0, 0x04,  0, NV04_PFIFO_CACHE1_DMA_GET },\n\t\t{ 32,  0, 0x08,  0, NV10_PFIFO_CACHE1_REF_CNT },\n\t\t{ 16,  0, 0x0c,  0, NV04_PFIFO_CACHE1_DMA_INSTANCE },\n\t\t{ 16, 16, 0x0c,  0, NV04_PFIFO_CACHE1_DMA_DCOUNT },\n\t\t{ 32,  0, 0x10,  0, NV04_PFIFO_CACHE1_DMA_STATE },\n\t\t{ 32,  0, 0x14,  0, NV04_PFIFO_CACHE1_DMA_FETCH },\n\t\t{ 32,  0, 0x18,  0, NV04_PFIFO_CACHE1_ENGINE },\n\t\t{ 32,  0, 0x1c,  0, NV04_PFIFO_CACHE1_PULL1 },\n\t\t{}\n\t},\n\t.write = nv10_chan_ramfc_write,\n\t.clear = nv04_chan_ramfc_clear,\n\t.ctxdma = true,\n};\n\nstatic const struct nvkm_chan_func\nnv10_chan = {\n\t.inst = &nv04_chan_inst,\n\t.userd = &nv04_chan_userd,\n\t.ramfc = &nv10_chan_ramfc,\n\t.start = nv04_chan_start,\n\t.stop = nv04_chan_stop,\n};\n\nint\nnv10_fifo_chid_nr(struct nvkm_fifo *fifo)\n{\n\treturn 32;\n}\n\nstatic const struct nvkm_fifo_func\nnv10_fifo = {\n\t.chid_nr = nv10_fifo_chid_nr,\n\t.chid_ctor = nv04_fifo_chid_ctor,\n\t.runl_ctor = nv04_fifo_runl_ctor,\n\t.init = nv04_fifo_init,\n\t.intr = nv04_fifo_intr,\n\t.pause = nv04_fifo_pause,\n\t.start = nv04_fifo_start,\n\t.runl = &nv04_runl,\n\t.engn = &nv04_engn,\n\t.engn_sw = &nv04_engn,\n\t.cgrp = {{                        }, &nv04_cgrp },\n\t.chan = {{ 0, 0, NV10_CHANNEL_DMA }, &nv10_chan },\n};\n\nint\nnv10_fifo_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t      struct nvkm_fifo **pfifo)\n{\n\treturn nvkm_fifo_new_(&nv10_fifo, device, type, inst, pfifo);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}