INFO: [VRFC 10-163] Analyzing VHDL file "D:/sakthivel/fpga_practice/test/test.srcs/sources_1/new/and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDGATE
