
SDIO_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1fc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000744  0800e3d0  0800e3d0  0001e3d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb14  0800eb14  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb14  0800eb14  0001eb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb1c  0800eb1c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb1c  0800eb1c  0001eb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb20  0800eb20  0001eb20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800eb24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003034  200001dc  0800ed00  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003210  0800ed00  00023210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158fb  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000331f  00000000  00000000  00035b07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00038e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001010  00000000  00000000  00039fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000054f6  00000000  00000000  0003afb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017deb  00000000  00000000  000404a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e40ce  00000000  00000000  00058291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013c35f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b80  00000000  00000000  0013c3b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e3b4 	.word	0x0800e3b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800e3b4 	.word	0x0800e3b4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f98:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d013      	beq.n	8000fcc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fa4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fa8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000fac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d00b      	beq.n	8000fcc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb4:	e000      	b.n	8000fb8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fb6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f9      	beq.n	8000fb6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fc2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_write>:

float delta_audio;
float delta_pressure;
float delta_acc;

int _write(int file, char *ptr, int length) {
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
	int i = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]

	for(i = 0; i < length; i++) {
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	e009      	b.n	8001004 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	60ba      	str	r2, [r7, #8]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ffc7 	bl	8000f8c <ITM_SendChar>
	for(i = 0; i < length; i++) {
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	3301      	adds	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	429a      	cmp	r2, r3
 800100a:	dbf1      	blt.n	8000ff0 <_write+0x16>
	}

	return length;
 800100c:	687b      	ldr	r3, [r7, #4]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <bufclear>:
	return i;
}


// Clear UART buffer for debugging
void bufclear(void) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFFER_SIZE; i++){
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	e007      	b.n	8001034 <bufclear+0x1c>
		buffer[i] = '\0';
 8001024:	4a08      	ldr	r2, [pc, #32]	; (8001048 <bufclear+0x30>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFFER_SIZE; i++){
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	3301      	adds	r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b7f      	cmp	r3, #127	; 0x7f
 8001038:	ddf4      	ble.n	8001024 <bufclear+0xc>
	}
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	200006ac 	.word	0x200006ac

0800104c <SDbufclear>:

void SDbufclear(void) {
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
	for(int i = 0; i < SD_BUFFER_SIZE; i++){
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	e007      	b.n	8001068 <SDbufclear+0x1c>
		SD_buffer[i] = '\0';
 8001058:	4a09      	ldr	r2, [pc, #36]	; (8001080 <SDbufclear+0x34>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4413      	add	r3, r2
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SD_BUFFER_SIZE; i++){
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3301      	adds	r3, #1
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800106e:	4293      	cmp	r3, r2
 8001070:	ddf2      	ble.n	8001058 <SDbufclear+0xc>
	}
}
 8001072:	bf00      	nop
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	2000072c 	.word	0x2000072c

08001084 <HAL_ADC_ConvHalfCpltCallback>:
// Size of buffer needs to be a multiple of number of ADC channels (minimum of 5)
// Needs to be divisible by the number of bytes in each line
// that I am writing to the SD card				<-- What did I mean by this???

// Called when ADC buffer is half filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	dmaFull = 0;
 800108c:	4b07      	ldr	r3, [pc, #28]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x28>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]

	fromADC_Ptr = &adc_data[0];
 8001092:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8001094:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8001096:	601a      	str	r2, [r3, #0]
	dataReady = 1;
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200010f1 	.word	0x200010f1
 80010b0:	200006a8 	.word	0x200006a8
 80010b4:	20000388 	.word	0x20000388
 80010b8:	200010f0 	.word	0x200010f0

080010bc <HAL_ADC_ConvCpltCallback>:

// Called when ADC buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

	fromADC_Ptr = &adc_data[ADC_BUFFER_SIZE/2];
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <HAL_ADC_ConvCpltCallback+0x28>)
 80010c6:	4a08      	ldr	r2, [pc, #32]	; (80010e8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80010c8:	601a      	str	r2, [r3, #0]

	dmaFull = 1;
 80010ca:	4b08      	ldr	r3, [pc, #32]	; (80010ec <HAL_ADC_ConvCpltCallback+0x30>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	701a      	strb	r2, [r3, #0]
	dataReady = 1;
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	200006a8 	.word	0x200006a8
 80010e8:	20000518 	.word	0x20000518
 80010ec:	200010f1 	.word	0x200010f1
 80010f0:	200010f0 	.word	0x200010f0

080010f4 <writeSD>:





void writeSD(const void* buffer, uint16_t len) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
	// Moves the file read/write pointer to the end of the file
	fresult = f_lseek(&fil, f_size(&fil));
 8001100:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <writeSD+0x3c>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	4619      	mov	r1, r3
 8001106:	480a      	ldr	r0, [pc, #40]	; (8001130 <writeSD+0x3c>)
 8001108:	f008 ffec 	bl	800a0e4 <f_lseek>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <writeSD+0x40>)
 8001112:	701a      	strb	r2, [r3, #0]

	// Write the buffer (data worth half of DMA buffer) to the file
	fresult = f_write(&fil, buffer, len, &bw);
 8001114:	887a      	ldrh	r2, [r7, #2]
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <writeSD+0x44>)
 8001118:	6879      	ldr	r1, [r7, #4]
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <writeSD+0x3c>)
 800111c:	f008 fda6 	bl	8009c6c <f_write>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <writeSD+0x40>)
 8001126:	701a      	strb	r2, [r3, #0]
	// f_sync flushes the cached information of a writing file
	//
	// Performs the same process as f_close function but the file is left opened
	// and can continue read/write/seek operations to the file
//	fresult = f_sync(&fil);
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20002128 	.word	0x20002128
 8001134:	20003170 	.word	0x20003170
 8001138:	20003174 	.word	0x20003174
 800113c:	00000000 	.word	0x00000000

08001140 <processData>:





void processData() {
 8001140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001144:	b091      	sub	sp, #68	; 0x44
 8001146:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t channel = 0;
 8001148:	2300      	movs	r3, #0
 800114a:	75fb      	strb	r3, [r7, #23]
	uint16_t write_len = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	827b      	strh	r3, [r7, #18]

	// Keeps track of the "global sample" (i.e, every 4 ADC readings)
	uint8_t sample_index = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	75bb      	strb	r3, [r7, #22]

	snprintf(SD_buffer, SD_BUFFER_SIZE, "%s", "\0"); // Empty char (null char)
 8001154:	4bba      	ldr	r3, [pc, #744]	; (8001440 <processData+0x300>)
 8001156:	4abb      	ldr	r2, [pc, #748]	; (8001444 <processData+0x304>)
 8001158:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800115c:	48ba      	ldr	r0, [pc, #744]	; (8001448 <processData+0x308>)
 800115e:	f00a fb33 	bl	800b7c8 <sniprintf>

	for(uint8_t i = 0; i < (ADC_BUFFER_SIZE)/2; i++) {
 8001162:	2300      	movs	r3, #0
 8001164:	757b      	strb	r3, [r7, #21]
 8001166:	e25d      	b.n	8001624 <processData+0x4e4>
		// Store the new value read into its respective array
		// audio_arr 	= [0, 30, 56, 70, 56, 30, 0]
		// pressure_arr = [0, 30, 56, 70, 56, 30, 0]
		//
		// index 0 of audio_arr corresponds with the same reading for pressure_arr
		if	   ((i % 4) == 0) {
 8001168:	7d7b      	ldrb	r3, [r7, #21]
 800116a:	f003 0303 	and.w	r3, r3, #3
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d14e      	bne.n	8001212 <processData+0xd2>
			// SPL = 20log10(P/Pref)
			// P:    pressure (Pa)
			// Pref: reference pressure in air 20x10-6 (Pa)
			//
			// SPL = 20log10(A/Pref) (dB)
			current_audio = fromADC_Ptr[i];
 8001174:	4bb5      	ldr	r3, [pc, #724]	; (800144c <processData+0x30c>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	7d7b      	ldrb	r3, [r7, #21]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	b29b      	uxth	r3, r3
 8001182:	ee07 3a90 	vmov	s15, r3
 8001186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800118a:	4bb1      	ldr	r3, [pc, #708]	; (8001450 <processData+0x310>)
 800118c:	edc3 7a00 	vstr	s15, [r3]
			current_audio = (current_audio * REFERENCE_VOLTAGE_CONVERSION) / AUDIO_REFERENCE;
 8001190:	4baf      	ldr	r3, [pc, #700]	; (8001450 <processData+0x310>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f9f7 	bl	8000588 <__aeabi_f2d>
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	4bad      	ldr	r3, [pc, #692]	; (8001454 <processData+0x314>)
 80011a0:	f7ff fa4a 	bl	8000638 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	4ba9      	ldr	r3, [pc, #676]	; (8001458 <processData+0x318>)
 80011b2:	f7ff fb6b 	bl	800088c <__aeabi_ddiv>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f7ff fd13 	bl	8000be8 <__aeabi_d2f>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4aa2      	ldr	r2, [pc, #648]	; (8001450 <processData+0x310>)
 80011c6:	6013      	str	r3, [r2, #0]
			current_audio = 20 * log10(current_audio/P_REF);
 80011c8:	4ba1      	ldr	r3, [pc, #644]	; (8001450 <processData+0x310>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f9db 	bl	8000588 <__aeabi_f2d>
 80011d2:	a395      	add	r3, pc, #596	; (adr r3, 8001428 <processData+0x2e8>)
 80011d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d8:	f7ff fb58 	bl	800088c <__aeabi_ddiv>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	ec43 2b17 	vmov	d7, r2, r3
 80011e4:	eeb0 0a47 	vmov.f32	s0, s14
 80011e8:	eef0 0a67 	vmov.f32	s1, s15
 80011ec:	f00c fd78 	bl	800dce0 <log10>
 80011f0:	ec51 0b10 	vmov	r0, r1, d0
 80011f4:	f04f 0200 	mov.w	r2, #0
 80011f8:	4b98      	ldr	r3, [pc, #608]	; (800145c <processData+0x31c>)
 80011fa:	f7ff fa1d 	bl	8000638 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4610      	mov	r0, r2
 8001204:	4619      	mov	r1, r3
 8001206:	f7ff fcef 	bl	8000be8 <__aeabi_d2f>
 800120a:	4603      	mov	r3, r0
 800120c:	4a90      	ldr	r2, [pc, #576]	; (8001450 <processData+0x310>)
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	e0d1      	b.n	80013b6 <processData+0x276>
			// Write this value to the temp string when current_audio is written

			// current_time = some_function_to_get_time_in_micro_seconds()
			// time_arr[sample_index] = current_time
		}
		else if((i % 4) == 1) {
 8001212:	7d7b      	ldrb	r3, [r7, #21]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b01      	cmp	r3, #1
 800121c:	d133      	bne.n	8001286 <processData+0x146>
			// V = value/1200 (V)
			// V = (value/1200)*1000 (mV)
			// V = value * voltage_conversion (mV)
			// P = V/14.62 (mV*(kPa/mV))
			// P = (value*voltage_convsersion)/14.62 (kPa)
			current_pressure = fromADC_Ptr[i];
 800121e:	4b8b      	ldr	r3, [pc, #556]	; (800144c <processData+0x30c>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	7d7b      	ldrb	r3, [r7, #21]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4413      	add	r3, r2
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	ee07 3a90 	vmov	s15, r3
 8001230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001234:	4b8a      	ldr	r3, [pc, #552]	; (8001460 <processData+0x320>)
 8001236:	edc3 7a00 	vstr	s15, [r3]
			current_pressure = (current_pressure * REFERENCE_VOLTAGE_CONVERSION) / PRESSURE_REFERENCE;
 800123a:	4b89      	ldr	r3, [pc, #548]	; (8001460 <processData+0x320>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f9a2 	bl	8000588 <__aeabi_f2d>
 8001244:	f04f 0200 	mov.w	r2, #0
 8001248:	4b82      	ldr	r3, [pc, #520]	; (8001454 <processData+0x314>)
 800124a:	f7ff f9f5 	bl	8000638 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b7f      	ldr	r3, [pc, #508]	; (8001458 <processData+0x318>)
 800125c:	f7ff fb16 	bl	800088c <__aeabi_ddiv>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4610      	mov	r0, r2
 8001266:	4619      	mov	r1, r3
 8001268:	a371      	add	r3, pc, #452	; (adr r3, 8001430 <processData+0x2f0>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff fb0d 	bl	800088c <__aeabi_ddiv>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f7ff fcb5 	bl	8000be8 <__aeabi_d2f>
 800127e:	4603      	mov	r3, r0
 8001280:	4a77      	ldr	r2, [pc, #476]	; (8001460 <processData+0x320>)
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	e097      	b.n	80013b6 <processData+0x276>

//			pressure_arr[sample_index] = current_pressure;

		}
		else if((i % 4) == 2) {
 8001286:	7d7b      	ldrb	r3, [r7, #21]
 8001288:	f003 0303 	and.w	r3, r3, #3
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d133      	bne.n	80012fa <processData+0x1ba>
			// V = value/1200 (V)
			// V = (value/1200)*1000 (mV)
			// V = value * voltage_conversion (mV)
			// a = V/50.00 (mV*(g/mV))
			// a = (value*voltage_convsersion)/50.00 (g)
			current_acc_x = fromADC_Ptr[i];
 8001292:	4b6e      	ldr	r3, [pc, #440]	; (800144c <processData+0x30c>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	7d7b      	ldrb	r3, [r7, #21]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	4413      	add	r3, r2
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	ee07 3a90 	vmov	s15, r3
 80012a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012a8:	4b6e      	ldr	r3, [pc, #440]	; (8001464 <processData+0x324>)
 80012aa:	edc3 7a00 	vstr	s15, [r3]
			current_acc_x = (current_acc_x * REFERENCE_VOLTAGE_CONVERSION) / ACC_REFERENCE_X;
 80012ae:	4b6d      	ldr	r3, [pc, #436]	; (8001464 <processData+0x324>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f968 	bl	8000588 <__aeabi_f2d>
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b65      	ldr	r3, [pc, #404]	; (8001454 <processData+0x314>)
 80012be:	f7ff f9bb 	bl	8000638 <__aeabi_dmul>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	4b62      	ldr	r3, [pc, #392]	; (8001458 <processData+0x318>)
 80012d0:	f7ff fadc 	bl	800088c <__aeabi_ddiv>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b61      	ldr	r3, [pc, #388]	; (8001468 <processData+0x328>)
 80012e2:	f7ff fad3 	bl	800088c <__aeabi_ddiv>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fc7b 	bl	8000be8 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4a5b      	ldr	r2, [pc, #364]	; (8001464 <processData+0x324>)
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	e05d      	b.n	80013b6 <processData+0x276>
		}
		else if((i % 4) == 3) {
 80012fa:	7d7b      	ldrb	r3, [r7, #21]
 80012fc:	f003 0303 	and.w	r3, r3, #3
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b03      	cmp	r3, #3
 8001304:	d157      	bne.n	80013b6 <processData+0x276>
			// V = value/1200 (V)
			// V = (value/1200)*1000 (mV)
			// V = value * voltage_conversion (mV)
			// a = V/48.97 (mV*(g/mV))
			// a = (value*voltage_convsersion)/48.97 (g)
			current_acc_y = fromADC_Ptr[i];
 8001306:	4b51      	ldr	r3, [pc, #324]	; (800144c <processData+0x30c>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	7d7b      	ldrb	r3, [r7, #21]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	4413      	add	r3, r2
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	b29b      	uxth	r3, r3
 8001314:	ee07 3a90 	vmov	s15, r3
 8001318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800131c:	4b53      	ldr	r3, [pc, #332]	; (800146c <processData+0x32c>)
 800131e:	edc3 7a00 	vstr	s15, [r3]
			current_acc_y = (current_acc_y * REFERENCE_VOLTAGE_CONVERSION) / ACC_REFERENCE_Y;
 8001322:	4b52      	ldr	r3, [pc, #328]	; (800146c <processData+0x32c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b48      	ldr	r3, [pc, #288]	; (8001454 <processData+0x314>)
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	4b45      	ldr	r3, [pc, #276]	; (8001458 <processData+0x318>)
 8001344:	f7ff faa2 	bl	800088c <__aeabi_ddiv>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4610      	mov	r0, r2
 800134e:	4619      	mov	r1, r3
 8001350:	a339      	add	r3, pc, #228	; (adr r3, 8001438 <processData+0x2f8>)
 8001352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001356:	f7ff fa99 	bl	800088c <__aeabi_ddiv>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4610      	mov	r0, r2
 8001360:	4619      	mov	r1, r3
 8001362:	f7ff fc41 	bl	8000be8 <__aeabi_d2f>
 8001366:	4603      	mov	r3, r0
 8001368:	4a40      	ldr	r2, [pc, #256]	; (800146c <processData+0x32c>)
 800136a:	6013      	str	r3, [r2, #0]

			// Get magnitude of acceleration in x and y axes
			current_acc = sqrt((current_acc_x*current_acc_x) + (current_acc_y*current_acc_y));
 800136c:	4b3d      	ldr	r3, [pc, #244]	; (8001464 <processData+0x324>)
 800136e:	ed93 7a00 	vldr	s14, [r3]
 8001372:	4b3c      	ldr	r3, [pc, #240]	; (8001464 <processData+0x324>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ee27 7a27 	vmul.f32	s14, s14, s15
 800137c:	4b3b      	ldr	r3, [pc, #236]	; (800146c <processData+0x32c>)
 800137e:	edd3 6a00 	vldr	s13, [r3]
 8001382:	4b3a      	ldr	r3, [pc, #232]	; (800146c <processData+0x32c>)
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001390:	ee17 0a90 	vmov	r0, s15
 8001394:	f7ff f8f8 	bl	8000588 <__aeabi_f2d>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	ec43 2b10 	vmov	d0, r2, r3
 80013a0:	f00c fcdc 	bl	800dd5c <sqrt>
 80013a4:	ec53 2b10 	vmov	r2, r3, d0
 80013a8:	4610      	mov	r0, r2
 80013aa:	4619      	mov	r1, r3
 80013ac:	f7ff fc1c 	bl	8000be8 <__aeabi_d2f>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4a2f      	ldr	r2, [pc, #188]	; (8001470 <processData+0x330>)
 80013b4:	6013      	str	r3, [r2, #0]
//			current_acc = current_acc_x;
//			acc_arr[sample_index] = current_acc;
		}

		// Treat every 4th reading like one reading
		if((i % 4) == 3) {
 80013b6:	7d7b      	ldrb	r3, [r7, #21]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b03      	cmp	r3, #3
 80013c0:	f040 8121 	bne.w	8001606 <processData+0x4c6>
			// Only want to get deltas every 4 readings on the 4th reading because all values
			// only update after 4 total readings from the ADC (4 values, one per reading)
			if(current_audio > previous_audio) {
 80013c4:	4b22      	ldr	r3, [pc, #136]	; (8001450 <processData+0x310>)
 80013c6:	ed93 7a00 	vldr	s14, [r3]
 80013ca:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <processData+0x334>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	dd0b      	ble.n	80013f2 <processData+0x2b2>
				delta_audio = current_audio - previous_audio;
 80013da:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <processData+0x310>)
 80013dc:	ed93 7a00 	vldr	s14, [r3]
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <processData+0x334>)
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ea:	4b23      	ldr	r3, [pc, #140]	; (8001478 <processData+0x338>)
 80013ec:	edc3 7a00 	vstr	s15, [r3]
 80013f0:	e003      	b.n	80013fa <processData+0x2ba>
			}
			else {
				delta_audio = 0;
 80013f2:	4b21      	ldr	r3, [pc, #132]	; (8001478 <processData+0x338>)
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
			}
			if(current_pressure > previous_pressure) {
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <processData+0x320>)
 80013fc:	ed93 7a00 	vldr	s14, [r3]
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <processData+0x33c>)
 8001402:	edd3 7a00 	vldr	s15, [r3]
 8001406:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	dd39      	ble.n	8001484 <processData+0x344>
				delta_pressure = current_pressure - previous_pressure;
 8001410:	4b13      	ldr	r3, [pc, #76]	; (8001460 <processData+0x320>)
 8001412:	ed93 7a00 	vldr	s14, [r3]
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <processData+0x33c>)
 8001418:	edd3 7a00 	vldr	s15, [r3]
 800141c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001420:	4b17      	ldr	r3, [pc, #92]	; (8001480 <processData+0x340>)
 8001422:	edc3 7a00 	vstr	s15, [r3]
 8001426:	e031      	b.n	800148c <processData+0x34c>
 8001428:	88e368f1 	.word	0x88e368f1
 800142c:	3ef4f8b5 	.word	0x3ef4f8b5
 8001430:	a3d70a3d 	.word	0xa3d70a3d
 8001434:	402d3d70 	.word	0x402d3d70
 8001438:	f5c28f5c 	.word	0xf5c28f5c
 800143c:	40487c28 	.word	0x40487c28
 8001440:	0800e3d0 	.word	0x0800e3d0
 8001444:	0800e3d4 	.word	0x0800e3d4
 8001448:	2000072c 	.word	0x2000072c
 800144c:	200006a8 	.word	0x200006a8
 8001450:	20003188 	.word	0x20003188
 8001454:	408f4000 	.word	0x408f4000
 8001458:	4092c000 	.word	0x4092c000
 800145c:	40340000 	.word	0x40340000
 8001460:	2000318c 	.word	0x2000318c
 8001464:	20003194 	.word	0x20003194
 8001468:	40490000 	.word	0x40490000
 800146c:	20003198 	.word	0x20003198
 8001470:	20003190 	.word	0x20003190
 8001474:	2000319c 	.word	0x2000319c
 8001478:	200031b0 	.word	0x200031b0
 800147c:	200031a0 	.word	0x200031a0
 8001480:	200031b4 	.word	0x200031b4
			}
			else {
				delta_pressure = 0;
 8001484:	4b73      	ldr	r3, [pc, #460]	; (8001654 <processData+0x514>)
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
			}
			if(current_acc > previous_acc) {
 800148c:	4b72      	ldr	r3, [pc, #456]	; (8001658 <processData+0x518>)
 800148e:	ed93 7a00 	vldr	s14, [r3]
 8001492:	4b72      	ldr	r3, [pc, #456]	; (800165c <processData+0x51c>)
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800149c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a0:	dd0b      	ble.n	80014ba <processData+0x37a>
				delta_acc = current_acc - previous_acc;
 80014a2:	4b6d      	ldr	r3, [pc, #436]	; (8001658 <processData+0x518>)
 80014a4:	ed93 7a00 	vldr	s14, [r3]
 80014a8:	4b6c      	ldr	r3, [pc, #432]	; (800165c <processData+0x51c>)
 80014aa:	edd3 7a00 	vldr	s15, [r3]
 80014ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014b2:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <processData+0x520>)
 80014b4:	edc3 7a00 	vstr	s15, [r3]
 80014b8:	e003      	b.n	80014c2 <processData+0x382>
			}
			else {
				delta_acc = 0;
 80014ba:	4b69      	ldr	r3, [pc, #420]	; (8001660 <processData+0x520>)
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
			}

			// One day this needs to become a function call to a more robust algorithm
			// Do explosion detection here
			if((delta_audio >= THRESHOLD_AUDIO) || (delta_pressure >= THRESHOLD_PRESSURE) || (delta_acc >= THRESHOLD_ACCELERATION)) {
 80014c2:	4b68      	ldr	r3, [pc, #416]	; (8001664 <processData+0x524>)
 80014c4:	edd3 7a00 	vldr	s15, [r3]
 80014c8:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8001668 <processData+0x528>
 80014cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d4:	da13      	bge.n	80014fe <processData+0x3be>
 80014d6:	4b5f      	ldr	r3, [pc, #380]	; (8001654 <processData+0x514>)
 80014d8:	edd3 7a00 	vldr	s15, [r3]
 80014dc:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001668 <processData+0x528>
 80014e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	da09      	bge.n	80014fe <processData+0x3be>
 80014ea:	4b5d      	ldr	r3, [pc, #372]	; (8001660 <processData+0x520>)
 80014ec:	edd3 7a00 	vldr	s15, [r3]
 80014f0:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8001668 <processData+0x528>
 80014f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fc:	db05      	blt.n	800150a <processData+0x3ca>
				explosionDetected = 1;
 80014fe:	4b5b      	ldr	r3, [pc, #364]	; (800166c <processData+0x52c>)
 8001500:	2201      	movs	r2, #1
 8001502:	701a      	strb	r2, [r3, #0]
				SAVE_BUFFER_FILE = 1;
 8001504:	4b5a      	ldr	r3, [pc, #360]	; (8001670 <processData+0x530>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
			}

			// Edge case for very first ADC sample (first 4 readings) where previous information does not exist
			if((i <= 3) && (dmaFull == 0) && (cluster == 0) && (batch == 0)) {
 800150a:	7d7b      	ldrb	r3, [r7, #21]
 800150c:	2b03      	cmp	r3, #3
 800150e:	d81e      	bhi.n	800154e <processData+0x40e>
 8001510:	4b58      	ldr	r3, [pc, #352]	; (8001674 <processData+0x534>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d119      	bne.n	800154e <processData+0x40e>
 800151a:	4b57      	ldr	r3, [pc, #348]	; (8001678 <processData+0x538>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d115      	bne.n	800154e <processData+0x40e>
 8001522:	4b56      	ldr	r3, [pc, #344]	; (800167c <processData+0x53c>)
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d111      	bne.n	800154e <processData+0x40e>
				delta_audio = 0;
 800152a:	4b4e      	ldr	r3, [pc, #312]	; (8001664 <processData+0x524>)
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
				delta_pressure = 0;
 8001532:	4b48      	ldr	r3, [pc, #288]	; (8001654 <processData+0x514>)
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
				delta_acc = 0;
 800153a:	4b49      	ldr	r3, [pc, #292]	; (8001660 <processData+0x520>)
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	601a      	str	r2, [r3, #0]

				explosionDetected = 0;
 8001542:	4b4a      	ldr	r3, [pc, #296]	; (800166c <processData+0x52c>)
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
				SAVE_BUFFER_FILE = 0;
 8001548:	4b49      	ldr	r3, [pc, #292]	; (8001670 <processData+0x530>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
			}

			// FIXME: Figure out how to explain this
		    // Append new string using length of previously added string
			snprintf(SD_buffer + strlen(SD_buffer),
 800154e:	484c      	ldr	r0, [pc, #304]	; (8001680 <processData+0x540>)
 8001550:	f7fe fe5e 	bl	8000210 <strlen>
 8001554:	4603      	mov	r3, r0
 8001556:	4a4a      	ldr	r2, [pc, #296]	; (8001680 <processData+0x540>)
 8001558:	4413      	add	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]
					SD_BUFFER_SIZE - strlen(SD_buffer),
 800155c:	4848      	ldr	r0, [pc, #288]	; (8001680 <processData+0x540>)
 800155e:	f7fe fe57 	bl	8000210 <strlen>
 8001562:	4603      	mov	r3, r0
			snprintf(SD_buffer + strlen(SD_buffer),
 8001564:	f5c3 641c 	rsb	r4, r3, #2496	; 0x9c0
 8001568:	3404      	adds	r4, #4
 800156a:	4b44      	ldr	r3, [pc, #272]	; (800167c <processData+0x53c>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	4b41      	ldr	r3, [pc, #260]	; (8001678 <processData+0x538>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	607b      	str	r3, [r7, #4]
 8001576:	4b3d      	ldr	r3, [pc, #244]	; (800166c <processData+0x52c>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	4b41      	ldr	r3, [pc, #260]	; (8001684 <processData+0x544>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff f801 	bl	8000588 <__aeabi_f2d>
 8001586:	4680      	mov	r8, r0
 8001588:	4689      	mov	r9, r1
 800158a:	4b3f      	ldr	r3, [pc, #252]	; (8001688 <processData+0x548>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fffa 	bl	8000588 <__aeabi_f2d>
 8001594:	4682      	mov	sl, r0
 8001596:	468b      	mov	fp, r1
 8001598:	4b2f      	ldr	r3, [pc, #188]	; (8001658 <processData+0x518>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fff3 	bl	8000588 <__aeabi_f2d>
 80015a2:	4605      	mov	r5, r0
 80015a4:	460e      	mov	r6, r1
 80015a6:	4b2f      	ldr	r3, [pc, #188]	; (8001664 <processData+0x524>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ffec 	bl	8000588 <__aeabi_f2d>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80015b8:	e9cd 5606 	strd	r5, r6, [sp, #24]
 80015bc:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80015c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	9201      	str	r2, [sp, #4]
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	9200      	str	r2, [sp, #0]
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4a2f      	ldr	r2, [pc, #188]	; (800168c <processData+0x54c>)
 80015d0:	4621      	mov	r1, r4
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f00a f8f8 	bl	800b7c8 <sniprintf>
					"%d,%d,%d,%.3f,%.3f,%.3f,d = %.3f\r\n",
					batch, cluster, explosionDetected, current_audio, current_pressure, current_acc, delta_audio);

			// The current samples will be the "previous" samples for the next samples
			// These are placed in this loop for the same reason that the deltas are placed here
			previous_audio = current_audio;
 80015d8:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <processData+0x544>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a2c      	ldr	r2, [pc, #176]	; (8001690 <processData+0x550>)
 80015de:	6013      	str	r3, [r2, #0]
			previous_pressure = current_pressure;
 80015e0:	4b29      	ldr	r3, [pc, #164]	; (8001688 <processData+0x548>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a2b      	ldr	r2, [pc, #172]	; (8001694 <processData+0x554>)
 80015e6:	6013      	str	r3, [r2, #0]
			previous_acc = current_acc;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <processData+0x518>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a1b      	ldr	r2, [pc, #108]	; (800165c <processData+0x51c>)
 80015ee:	6013      	str	r3, [r2, #0]

			previous_acc_x = current_acc_x;
 80015f0:	4b29      	ldr	r3, [pc, #164]	; (8001698 <processData+0x558>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a29      	ldr	r2, [pc, #164]	; (800169c <processData+0x55c>)
 80015f6:	6013      	str	r3, [r2, #0]
			previous_acc_y = current_acc_y;
 80015f8:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <processData+0x560>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a29      	ldr	r2, [pc, #164]	; (80016a4 <processData+0x564>)
 80015fe:	6013      	str	r3, [r2, #0]

			sample_index++;
 8001600:	7dbb      	ldrb	r3, [r7, #22]
 8001602:	3301      	adds	r3, #1
 8001604:	75bb      	strb	r3, [r7, #22]
		}

		// Use Friedlander waveform to estimate how long the explosion will last for,
		// then set flag to 0 when time reaches that value
		explosionDetected = 0;
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <processData+0x52c>)
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]

		// Increment channel counter to read from next channel
		if(channel < 3) {
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d803      	bhi.n	800161a <processData+0x4da>
			channel += 1;
 8001612:	7dfb      	ldrb	r3, [r7, #23]
 8001614:	3301      	adds	r3, #1
 8001616:	75fb      	strb	r3, [r7, #23]
 8001618:	e001      	b.n	800161e <processData+0x4de>
		}
		else {
			channel = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i < (ADC_BUFFER_SIZE)/2; i++) {
 800161e:	7d7b      	ldrb	r3, [r7, #21]
 8001620:	3301      	adds	r3, #1
 8001622:	757b      	strb	r3, [r7, #21]
 8001624:	7d7b      	ldrb	r3, [r7, #21]
 8001626:	2bc7      	cmp	r3, #199	; 0xc7
 8001628:	f67f ad9e 	bls.w	8001168 <processData+0x28>
		}
	}
	// Get length of huge buffer to be written to SD card
	write_len = strlen(SD_buffer);
 800162c:	4814      	ldr	r0, [pc, #80]	; (8001680 <processData+0x540>)
 800162e:	f7fe fdef 	bl	8000210 <strlen>
 8001632:	4603      	mov	r3, r0
 8001634:	827b      	strh	r3, [r7, #18]
	// Finally, write huge buffer to SD card
	writeSD(SD_buffer, write_len);
 8001636:	8a7b      	ldrh	r3, [r7, #18]
 8001638:	4619      	mov	r1, r3
 800163a:	4811      	ldr	r0, [pc, #68]	; (8001680 <processData+0x540>)
 800163c:	f7ff fd5a 	bl	80010f4 <writeSD>

	// Clear SD_buffer so new data can be written (next half of DMA buffer)
	SDbufclear();
 8001640:	f7ff fd04 	bl	800104c <SDbufclear>

	dataReady = 0;
 8001644:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <processData+0x568>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
}
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001654:	200031b4 	.word	0x200031b4
 8001658:	20003190 	.word	0x20003190
 800165c:	200031a4 	.word	0x200031a4
 8001660:	200031b8 	.word	0x200031b8
 8001664:	200031b0 	.word	0x200031b0
 8001668:	42200000 	.word	0x42200000
 800166c:	2000317c 	.word	0x2000317c
 8001670:	2000317d 	.word	0x2000317d
 8001674:	200010f1 	.word	0x200010f1
 8001678:	20003178 	.word	0x20003178
 800167c:	2000317a 	.word	0x2000317a
 8001680:	2000072c 	.word	0x2000072c
 8001684:	20003188 	.word	0x20003188
 8001688:	2000318c 	.word	0x2000318c
 800168c:	0800e3d8 	.word	0x0800e3d8
 8001690:	2000319c 	.word	0x2000319c
 8001694:	200031a0 	.word	0x200031a0
 8001698:	20003194 	.word	0x20003194
 800169c:	200031a8 	.word	0x200031a8
 80016a0:	20003198 	.word	0x20003198
 80016a4:	200031ac 	.word	0x200031ac
 80016a8:	200010f0 	.word	0x200010f0

080016ac <saveBufferFile>:





void saveBufferFile() {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
	char file_name[20];

	// Do something here
	fresult = f_close(&fil);
 80016b2:	4811      	ldr	r0, [pc, #68]	; (80016f8 <saveBufferFile+0x4c>)
 80016b4:	f008 fcec 	bl	800a090 <f_close>
 80016b8:	4603      	mov	r3, r0
 80016ba:	461a      	mov	r2, r3
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <saveBufferFile+0x50>)
 80016be:	701a      	strb	r2, [r3, #0]

	// FIXME: This is janky, please fix lol
	// need to have variable length string for file name (depends on batch #)
	snprintf(file_name, BUFFER_SIZE, "BATCH_%d.csv", batch);
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <saveBufferFile+0x54>)
 80016c2:	881b      	ldrh	r3, [r3, #0]
 80016c4:	1d38      	adds	r0, r7, #4
 80016c6:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <saveBufferFile+0x58>)
 80016c8:	2180      	movs	r1, #128	; 0x80
 80016ca:	f00a f87d 	bl	800b7c8 <sniprintf>
	snprintf(file_name, strlen(file_name)+1, "BATCH_%d.csv", batch);
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe fd9d 	bl	8000210 <strlen>
 80016d6:	4603      	mov	r3, r0
 80016d8:	1c59      	adds	r1, r3, #1
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <saveBufferFile+0x54>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	1d38      	adds	r0, r7, #4
 80016e0:	4a08      	ldr	r2, [pc, #32]	; (8001704 <saveBufferFile+0x58>)
 80016e2:	f00a f871 	bl	800b7c8 <sniprintf>

	f_rename("adc_data.csv", file_name);
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	4619      	mov	r1, r3
 80016ea:	4807      	ldr	r0, [pc, #28]	; (8001708 <saveBufferFile+0x5c>)
 80016ec:	f008 ff57 	bl	800a59e <f_rename>
}
 80016f0:	bf00      	nop
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20002128 	.word	0x20002128
 80016fc:	20003170 	.word	0x20003170
 8001700:	2000317a 	.word	0x2000317a
 8001704:	0800e3fc 	.word	0x0800e3fc
 8001708:	0800e40c 	.word	0x0800e40c

0800170c <setupBufferFile>:





void setupBufferFile() {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
	char *name = "adc_data.csv";
 8001712:	4b1f      	ldr	r3, [pc, #124]	; (8001790 <setupBufferFile+0x84>)
 8001714:	607b      	str	r3, [r7, #4]

	fresult = f_stat(name, &fno);
 8001716:	491f      	ldr	r1, [pc, #124]	; (8001794 <setupBufferFile+0x88>)
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f008 ff07 	bl	800a52c <f_stat>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <setupBufferFile+0x8c>)
 8001724:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_OK) {
 8001726:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <setupBufferFile+0x8c>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d106      	bne.n	800173c <setupBufferFile+0x30>
		printf("*%s* already exists!!!\n",name);
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	481a      	ldr	r0, [pc, #104]	; (800179c <setupBufferFile+0x90>)
 8001732:	f009 ffbb 	bl	800b6ac <iprintf>
		bufclear();
 8001736:	f7ff fc6f 	bl	8001018 <bufclear>
 800173a:	e008      	b.n	800174e <setupBufferFile+0x42>
	}
	else {
		// FA_CREATE_ALWAYS
		// Creates a new file. If the file is existing, it will be truncated and overwritten.
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 800173c:	220b      	movs	r2, #11
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	4817      	ldr	r0, [pc, #92]	; (80017a0 <setupBufferFile+0x94>)
 8001742:	f008 f8c7 	bl	80098d4 <f_open>
 8001746:	4603      	mov	r3, r0
 8001748:	461a      	mov	r2, r3
 800174a:	4b13      	ldr	r3, [pc, #76]	; (8001798 <setupBufferFile+0x8c>)
 800174c:	701a      	strb	r2, [r3, #0]
	}

	if(fresult != FR_OK) {
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <setupBufferFile+0x8c>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d009      	beq.n	800176a <setupBufferFile+0x5e>
		printf ("ERROR: no %d in creating file *%s*\n", fresult, name);
 8001756:	4b10      	ldr	r3, [pc, #64]	; (8001798 <setupBufferFile+0x8c>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4619      	mov	r1, r3
 800175e:	4811      	ldr	r0, [pc, #68]	; (80017a4 <setupBufferFile+0x98>)
 8001760:	f009 ffa4 	bl	800b6ac <iprintf>
		bufclear();
 8001764:	f7ff fc58 	bl	8001018 <bufclear>
 8001768:	e005      	b.n	8001776 <setupBufferFile+0x6a>
	}
	else {
		printf ("*%s* created successfully\n",name);
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	480e      	ldr	r0, [pc, #56]	; (80017a8 <setupBufferFile+0x9c>)
 800176e:	f009 ff9d 	bl	800b6ac <iprintf>
		bufclear();
 8001772:	f7ff fc51 	bl	8001018 <bufclear>
	}

	fresult = f_printf(&fil, "time,explosion,audio,pressure,acceleration,delta_audio\r\n");
 8001776:	490d      	ldr	r1, [pc, #52]	; (80017ac <setupBufferFile+0xa0>)
 8001778:	4809      	ldr	r0, [pc, #36]	; (80017a0 <setupBufferFile+0x94>)
 800177a:	f009 f881 	bl	800a880 <f_printf>
 800177e:	4603      	mov	r3, r0
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b05      	ldr	r3, [pc, #20]	; (8001798 <setupBufferFile+0x8c>)
 8001784:	701a      	strb	r2, [r3, #0]
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	0800e40c 	.word	0x0800e40c
 8001794:	20003158 	.word	0x20003158
 8001798:	20003170 	.word	0x20003170
 800179c:	0800e41c 	.word	0x0800e41c
 80017a0:	20002128 	.word	0x20002128
 80017a4:	0800e434 	.word	0x0800e434
 80017a8:	0800e458 	.word	0x0800e458
 80017ac:	0800e474 	.word	0x0800e474

080017b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b0:	b5b0      	push	{r4, r5, r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b6:	f000 fe87 	bl	80024c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ba:	f000 f93f 	bl	8001a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017be:	f000 faf3 	bl	8001da8 <MX_GPIO_Init>
  MX_DMA_Init();
 80017c2:	f000 fad1 	bl	8001d68 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80017c6:	f000 faa5 	bl	8001d14 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80017ca:	f000 f9ad 	bl	8001b28 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 80017ce:	f000 fa81 	bl	8001cd4 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80017d2:	f005 fff9 	bl	80077c8 <MX_FATFS_Init>
  MX_RTC_Init();
 80017d6:	f000 fa23 	bl	8001c20 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Start DMA buffer
  HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_data, ADC_BUFFER_SIZE);
 80017da:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80017de:	497c      	ldr	r1, [pc, #496]	; (80019d0 <main+0x220>)
 80017e0:	487c      	ldr	r0, [pc, #496]	; (80019d4 <main+0x224>)
 80017e2:	f000 ff4b 	bl	800267c <HAL_ADC_Start_DMA>

  // Mount SD card
  fresult = f_mount(&fs, "", 0);
 80017e6:	2200      	movs	r2, #0
 80017e8:	497b      	ldr	r1, [pc, #492]	; (80019d8 <main+0x228>)
 80017ea:	487c      	ldr	r0, [pc, #496]	; (80019dc <main+0x22c>)
 80017ec:	f008 f82c 	bl	8009848 <f_mount>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	4b7a      	ldr	r3, [pc, #488]	; (80019e0 <main+0x230>)
 80017f6:	701a      	strb	r2, [r3, #0]

  if(fresult != FR_OK){
 80017f8:	4b79      	ldr	r3, [pc, #484]	; (80019e0 <main+0x230>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d003      	beq.n	8001808 <main+0x58>
	  printf("ERROR in mounting SD card...\n");
 8001800:	4878      	ldr	r0, [pc, #480]	; (80019e4 <main+0x234>)
 8001802:	f009 ffd9 	bl	800b7b8 <puts>
 8001806:	e002      	b.n	800180e <main+0x5e>
  }
  else {
	  printf("SD card mounted successfully...\n");
 8001808:	4877      	ldr	r0, [pc, #476]	; (80019e8 <main+0x238>)
 800180a:	f009 ffd5 	bl	800b7b8 <puts>
//  printf("SD card free space: \t%lu\n", free_space);
//  bufclear();

  // Turn this setup process into a function

  char *name = "adc_data.csv";
 800180e:	4b77      	ldr	r3, [pc, #476]	; (80019ec <main+0x23c>)
 8001810:	60fb      	str	r3, [r7, #12]
  char *column_names = "batch,time,explosion,audio,pressure,acceleration,delta_audio\r\n";
 8001812:	4b77      	ldr	r3, [pc, #476]	; (80019f0 <main+0x240>)
 8001814:	60bb      	str	r3, [r7, #8]

  fresult = f_stat(name, &fno);
 8001816:	4977      	ldr	r1, [pc, #476]	; (80019f4 <main+0x244>)
 8001818:	68f8      	ldr	r0, [r7, #12]
 800181a:	f008 fe87 	bl	800a52c <f_stat>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <main+0x230>)
 8001824:	701a      	strb	r2, [r3, #0]

  if (fresult == FR_OK) {
 8001826:	4b6e      	ldr	r3, [pc, #440]	; (80019e0 <main+0x230>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d106      	bne.n	800183c <main+0x8c>
	  printf("*%s* already exists!!!\n",name);
 800182e:	68f9      	ldr	r1, [r7, #12]
 8001830:	4871      	ldr	r0, [pc, #452]	; (80019f8 <main+0x248>)
 8001832:	f009 ff3b 	bl	800b6ac <iprintf>
	  bufclear();
 8001836:	f7ff fbef 	bl	8001018 <bufclear>
 800183a:	e008      	b.n	800184e <main+0x9e>
  }
  else {
	  fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 800183c:	220b      	movs	r2, #11
 800183e:	68f9      	ldr	r1, [r7, #12]
 8001840:	486e      	ldr	r0, [pc, #440]	; (80019fc <main+0x24c>)
 8001842:	f008 f847 	bl	80098d4 <f_open>
 8001846:	4603      	mov	r3, r0
 8001848:	461a      	mov	r2, r3
 800184a:	4b65      	ldr	r3, [pc, #404]	; (80019e0 <main+0x230>)
 800184c:	701a      	strb	r2, [r3, #0]
  }
	  if(fresult != FR_OK) {
 800184e:	4b64      	ldr	r3, [pc, #400]	; (80019e0 <main+0x230>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d009      	beq.n	800186a <main+0xba>
		  printf ("ERROR: no %d in creating file *%s*\n", fresult, name);
 8001856:	4b62      	ldr	r3, [pc, #392]	; (80019e0 <main+0x230>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4619      	mov	r1, r3
 800185e:	4868      	ldr	r0, [pc, #416]	; (8001a00 <main+0x250>)
 8001860:	f009 ff24 	bl	800b6ac <iprintf>
		  bufclear();
 8001864:	f7ff fbd8 	bl	8001018 <bufclear>
 8001868:	e005      	b.n	8001876 <main+0xc6>
	  }
	  else {
		  printf ("*%s* created successfully\n",name);
 800186a:	68f9      	ldr	r1, [r7, #12]
 800186c:	4865      	ldr	r0, [pc, #404]	; (8001a04 <main+0x254>)
 800186e:	f009 ff1d 	bl	800b6ac <iprintf>
		  bufclear();
 8001872:	f7ff fbd1 	bl	8001018 <bufclear>
	  }

  fresult = f_printf(&fil, "batch,time,explosion,audio,pressure,acceleration,delta_audio\r\n");
 8001876:	495e      	ldr	r1, [pc, #376]	; (80019f0 <main+0x240>)
 8001878:	4860      	ldr	r0, [pc, #384]	; (80019fc <main+0x24c>)
 800187a:	f009 f801 	bl	800a880 <f_printf>
 800187e:	4603      	mov	r3, r0
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4b57      	ldr	r3, [pc, #348]	; (80019e0 <main+0x230>)
 8001884:	701a      	strb	r2, [r3, #0]

  // Get starting tick value (start timer)
  int start = HAL_GetTick();
 8001886:	f000 fe85 	bl	8002594 <HAL_GetTick>
 800188a:	4603      	mov	r3, r0
 800188c:	607b      	str	r3, [r7, #4]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(dataReady) {
 800188e:	4b5e      	ldr	r3, [pc, #376]	; (8001a08 <main+0x258>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d007      	beq.n	80018a8 <main+0xf8>

		  // Read BUFFER_SIZE/2 data points from ADC and add to buffer
		  processData();
 8001898:	f7ff fc52 	bl	8001140 <processData>
		  // Increment cluster count
		  cluster++;
 800189c:	4b5b      	ldr	r3, [pc, #364]	; (8001a0c <main+0x25c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	3301      	adds	r3, #1
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b59      	ldr	r3, [pc, #356]	; (8001a0c <main+0x25c>)
 80018a6:	701a      	strb	r2, [r3, #0]

	  	  }

	  // Stop when cluster is a certain value (leads to unmount SD card)
//	  if((cluster >= CLUSTER_SIZE) && SAVE_BUFFER_FILE) {
	  if(cluster >= CLUSTER_SIZE) {
 80018a8:	4b58      	ldr	r3, [pc, #352]	; (8001a0c <main+0x25c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2bc7      	cmp	r3, #199	; 0xc7
 80018ae:	d924      	bls.n	80018fa <main+0x14a>
		  saveBufferStart = HAL_GetTick();
 80018b0:	f000 fe70 	bl	8002594 <HAL_GetTick>
 80018b4:	4603      	mov	r3, r0
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b55      	ldr	r3, [pc, #340]	; (8001a10 <main+0x260>)
 80018ba:	601a      	str	r2, [r3, #0]
		  saveBufferFile();
 80018bc:	f7ff fef6 	bl	80016ac <saveBufferFile>
		  setupBufferFile();
 80018c0:	f7ff ff24 	bl	800170c <setupBufferFile>
		  saveBufferStop = HAL_GetTick();
 80018c4:	f000 fe66 	bl	8002594 <HAL_GetTick>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	4b51      	ldr	r3, [pc, #324]	; (8001a14 <main+0x264>)
 80018ce:	601a      	str	r2, [r3, #0]

		  printf("Time wasted making saving buffer data and creating new buffer file: %d\r\n", saveBufferStop-saveBufferStart);
 80018d0:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <main+0x264>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b4e      	ldr	r3, [pc, #312]	; (8001a10 <main+0x260>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	4619      	mov	r1, r3
 80018dc:	484e      	ldr	r0, [pc, #312]	; (8001a18 <main+0x268>)
 80018de:	f009 fee5 	bl	800b6ac <iprintf>

		  cluster = 0;
 80018e2:	4b4a      	ldr	r3, [pc, #296]	; (8001a0c <main+0x25c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
		  SAVE_BUFFER_FILE = 0;
 80018e8:	4b4c      	ldr	r3, [pc, #304]	; (8001a1c <main+0x26c>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]

		  batch++;
 80018ee:	4b4c      	ldr	r3, [pc, #304]	; (8001a20 <main+0x270>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	3301      	adds	r3, #1
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	4b4a      	ldr	r3, [pc, #296]	; (8001a20 <main+0x270>)
 80018f8:	801a      	strh	r2, [r3, #0]
//		  // overwriteBufferFile();
//	  }

	  // This will eventually turn into an external interrupt from the user
	  // pressing a button
	  if(batch >= 10) {
 80018fa:	4b49      	ldr	r3, [pc, #292]	; (8001a20 <main+0x270>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	2b09      	cmp	r3, #9
 8001900:	d800      	bhi.n	8001904 <main+0x154>
	  if(dataReady) {
 8001902:	e7c4      	b.n	800188e <main+0xde>
		  break;
 8001904:	bf00      	nop
	  }

  }

  int stop = HAL_GetTick();
 8001906:	f000 fe45 	bl	8002594 <HAL_GetTick>
 800190a:	4603      	mov	r3, r0
 800190c:	603b      	str	r3, [r7, #0]

  printf("Total time to write %d samples to SD card (WITH printf): %d ms\n", (ADC_BUFFER_SIZE/8)*CLUSTER_SIZE*batch, (stop - start));
 800190e:	4b44      	ldr	r3, [pc, #272]	; (8001a20 <main+0x270>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	f242 7310 	movw	r3, #10000	; 0x2710
 8001918:	fb03 f102 	mul.w	r1, r3, r2
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	461a      	mov	r2, r3
 8001924:	483f      	ldr	r0, [pc, #252]	; (8001a24 <main+0x274>)
 8001926:	f009 fec1 	bl	800b6ac <iprintf>
  printf("Samples per second: %.3f\n", 1.0*(ADC_BUFFER_SIZE/8)*CLUSTER_SIZE*batch/(stop - start));
 800192a:	4b3d      	ldr	r3, [pc, #244]	; (8001a20 <main+0x270>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fe18 	bl	8000564 <__aeabi_i2d>
 8001934:	a324      	add	r3, pc, #144	; (adr r3, 80019c8 <main+0x218>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	f7fe fe7d 	bl	8000638 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4614      	mov	r4, r2
 8001944:	461d      	mov	r5, r3
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fe09 	bl	8000564 <__aeabi_i2d>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4620      	mov	r0, r4
 8001958:	4629      	mov	r1, r5
 800195a:	f7fe ff97 	bl	800088c <__aeabi_ddiv>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4831      	ldr	r0, [pc, #196]	; (8001a28 <main+0x278>)
 8001964:	f009 fea2 	bl	800b6ac <iprintf>

  // Stop ADC DMA and disable ADC
  HAL_ADC_Stop_DMA(&hadc1);
 8001968:	481a      	ldr	r0, [pc, #104]	; (80019d4 <main+0x224>)
 800196a:	f000 ff97 	bl	800289c <HAL_ADC_Stop_DMA>

  // Close buffer file
  f_close(&fil);
 800196e:	4823      	ldr	r0, [pc, #140]	; (80019fc <main+0x24c>)
 8001970:	f008 fb8e 	bl	800a090 <f_close>
  if (fresult != FR_OK) {
 8001974:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <main+0x230>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <main+0x1de>
	  printf ("ERROR: no %d in closing file *%s*\n", fresult, name);
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <main+0x230>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	4619      	mov	r1, r3
 8001984:	4829      	ldr	r0, [pc, #164]	; (8001a2c <main+0x27c>)
 8001986:	f009 fe91 	bl	800b6ac <iprintf>
	  bufclear();
 800198a:	f7ff fb45 	bl	8001018 <bufclear>
  }

  // After while loop when break
  // Unmount SD card
  fresult = f_mount(NULL, "/", 1);
 800198e:	2201      	movs	r2, #1
 8001990:	4927      	ldr	r1, [pc, #156]	; (8001a30 <main+0x280>)
 8001992:	2000      	movs	r0, #0
 8001994:	f007 ff58 	bl	8009848 <f_mount>
 8001998:	4603      	mov	r3, r0
 800199a:	461a      	mov	r2, r3
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <main+0x230>)
 800199e:	701a      	strb	r2, [r3, #0]
  if (fresult == FR_OK) {
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <main+0x230>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d105      	bne.n	80019b4 <main+0x204>
	  printf("SD card unmounted successfully...\n");
 80019a8:	4822      	ldr	r0, [pc, #136]	; (8001a34 <main+0x284>)
 80019aa:	f009 ff05 	bl	800b7b8 <puts>
	  bufclear();
 80019ae:	f7ff fb33 	bl	8001018 <bufclear>
 80019b2:	e004      	b.n	80019be <main+0x20e>
  }
  else {
	  printf("ERROR: unmounting SD card\n");
 80019b4:	4820      	ldr	r0, [pc, #128]	; (8001a38 <main+0x288>)
 80019b6:	f009 feff 	bl	800b7b8 <puts>
	  bufclear();
 80019ba:	f7ff fb2d 	bl	8001018 <bufclear>
 80019be:	2300      	movs	r3, #0
  }

  /* USER CODE END 3 */
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bdb0      	pop	{r4, r5, r7, pc}
 80019c8:	00000000 	.word	0x00000000
 80019cc:	40c38800 	.word	0x40c38800
 80019d0:	20000388 	.word	0x20000388
 80019d4:	200001f8 	.word	0x200001f8
 80019d8:	0800e4b0 	.word	0x0800e4b0
 80019dc:	200010f4 	.word	0x200010f4
 80019e0:	20003170 	.word	0x20003170
 80019e4:	0800e4b4 	.word	0x0800e4b4
 80019e8:	0800e4d4 	.word	0x0800e4d4
 80019ec:	0800e40c 	.word	0x0800e40c
 80019f0:	0800e4f4 	.word	0x0800e4f4
 80019f4:	20003158 	.word	0x20003158
 80019f8:	0800e41c 	.word	0x0800e41c
 80019fc:	20002128 	.word	0x20002128
 8001a00:	0800e434 	.word	0x0800e434
 8001a04:	0800e458 	.word	0x0800e458
 8001a08:	200010f0 	.word	0x200010f0
 8001a0c:	20003178 	.word	0x20003178
 8001a10:	20003180 	.word	0x20003180
 8001a14:	20003184 	.word	0x20003184
 8001a18:	0800e534 	.word	0x0800e534
 8001a1c:	2000317d 	.word	0x2000317d
 8001a20:	2000317a 	.word	0x2000317a
 8001a24:	0800e580 	.word	0x0800e580
 8001a28:	0800e5c0 	.word	0x0800e5c0
 8001a2c:	0800e5dc 	.word	0x0800e5dc
 8001a30:	0800e600 	.word	0x0800e600
 8001a34:	0800e604 	.word	0x0800e604
 8001a38:	0800e628 	.word	0x0800e628

08001a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b094      	sub	sp, #80	; 0x50
 8001a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	2234      	movs	r2, #52	; 0x34
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f009 f9bc 	bl	800adc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a50:	f107 0308 	add.w	r3, r7, #8
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	4b2e      	ldr	r3, [pc, #184]	; (8001b20 <SystemClock_Config+0xe4>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	4a2d      	ldr	r2, [pc, #180]	; (8001b20 <SystemClock_Config+0xe4>)
 8001a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a70:	4b2b      	ldr	r3, [pc, #172]	; (8001b20 <SystemClock_Config+0xe4>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <SystemClock_Config+0xe8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a27      	ldr	r2, [pc, #156]	; (8001b24 <SystemClock_Config+0xe8>)
 8001a86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b25      	ldr	r3, [pc, #148]	; (8001b24 <SystemClock_Config+0xe8>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a94:	603b      	str	r3, [r7, #0]
 8001a96:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001a98:	230a      	movs	r3, #10
 8001a9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa4:	2310      	movs	r3, #16
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aac:	2302      	movs	r3, #2
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ab4:	2308      	movs	r3, #8
 8001ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001ab8:	23b4      	movs	r3, #180	; 0xb4
 8001aba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001abc:	2302      	movs	r3, #2
 8001abe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 ff97 	bl	8004a00 <HAL_RCC_OscConfig>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001ad8:	f000 f9ee 	bl	8001eb8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001adc:	f002 f8cc 	bl	8003c78 <HAL_PWREx_EnableOverDrive>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001ae6:	f000 f9e7 	bl	8001eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aea:	230f      	movs	r3, #15
 8001aec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aee:	2302      	movs	r3, #2
 8001af0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001af6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001afa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b00:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	2105      	movs	r1, #5
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f002 f905 	bl	8003d18 <HAL_RCC_ClockConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8001b14:	f000 f9d0 	bl	8001eb8 <Error_Handler>
  }
}
 8001b18:	bf00      	nop
 8001b1a:	3750      	adds	r7, #80	; 0x50
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40007000 	.word	0x40007000

08001b28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b2e:	463b      	mov	r3, r7
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b3a:	4b36      	ldr	r3, [pc, #216]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b3c:	4a36      	ldr	r2, [pc, #216]	; (8001c18 <MX_ADC1_Init+0xf0>)
 8001b3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b40:	4b34      	ldr	r3, [pc, #208]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b42:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b46:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b48:	4b32      	ldr	r3, [pc, #200]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001b4e:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b54:	4b2f      	ldr	r3, [pc, #188]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b5a:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b62:	4b2c      	ldr	r3, [pc, #176]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b68:	4b2a      	ldr	r3, [pc, #168]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b6a:	4a2c      	ldr	r2, [pc, #176]	; (8001c1c <MX_ADC1_Init+0xf4>)
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b6e:	4b29      	ldr	r3, [pc, #164]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001b74:	4b27      	ldr	r3, [pc, #156]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b76:	2204      	movs	r2, #4
 8001b78:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b7a:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b82:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b88:	4822      	ldr	r0, [pc, #136]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001b8a:	f000 fd33 	bl	80025f4 <HAL_ADC_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b94:	f000 f990 	bl	8001eb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	481a      	ldr	r0, [pc, #104]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001baa:	f000 fedb 	bl	8002964 <HAL_ADC_ConfigChannel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001bb4:	f000 f980 	bl	8001eb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4813      	ldr	r0, [pc, #76]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001bc6:	f000 fecd 	bl	8002964 <HAL_ADC_ConfigChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001bd0:	f000 f972 	bl	8001eb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001bd4:	230c      	movs	r3, #12
 8001bd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bdc:	463b      	mov	r3, r7
 8001bde:	4619      	mov	r1, r3
 8001be0:	480c      	ldr	r0, [pc, #48]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001be2:	f000 febf 	bl	8002964 <HAL_ADC_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001bec:	f000 f964 	bl	8001eb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001bf0:	230d      	movs	r3, #13
 8001bf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bf8:	463b      	mov	r3, r7
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4805      	ldr	r0, [pc, #20]	; (8001c14 <MX_ADC1_Init+0xec>)
 8001bfe:	f000 feb1 	bl	8002964 <HAL_ADC_ConfigChannel>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001c08:	f000 f956 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c0c:	bf00      	nop
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	200001f8 	.word	0x200001f8
 8001c18:	40012000 	.word	0x40012000
 8001c1c:	0f000001 	.word	0x0f000001

08001c20 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001c34:	2300      	movs	r3, #0
 8001c36:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c38:	4b24      	ldr	r3, [pc, #144]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c3a:	4a25      	ldr	r2, [pc, #148]	; (8001cd0 <MX_RTC_Init+0xb0>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c3e:	4b23      	ldr	r3, [pc, #140]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001c44:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c46:	227f      	movs	r2, #127	; 0x7f
 8001c48:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001c4a:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c4c:	22ff      	movs	r2, #255	; 0xff
 8001c4e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c50:	4b1e      	ldr	r3, [pc, #120]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c56:	4b1d      	ldr	r3, [pc, #116]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c62:	481a      	ldr	r0, [pc, #104]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c64:	f003 f96a 	bl	8004f3c <HAL_RTC_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001c6e:	f000 f923 	bl	8001eb8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480f      	ldr	r0, [pc, #60]	; (8001ccc <MX_RTC_Init+0xac>)
 8001c8e:	f003 f9cb 	bl	8005028 <HAL_RTC_SetTime>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001c98:	f000 f90e 	bl	8001eb8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x17;
 8001ca4:	2317      	movs	r3, #23
 8001ca6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001ca8:	2323      	movs	r3, #35	; 0x23
 8001caa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001cac:	463b      	mov	r3, r7
 8001cae:	2201      	movs	r2, #1
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4806      	ldr	r0, [pc, #24]	; (8001ccc <MX_RTC_Init+0xac>)
 8001cb4:	f003 fa52 	bl	800515c <HAL_RTC_SetDate>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001cbe:	f000 f8fb 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	200002a0 	.word	0x200002a0
 8001cd0:	40002800 	.word	0x40002800

08001cd4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001cda:	4a0d      	ldr	r2, [pc, #52]	; (8001d10 <MX_SDIO_SD_Init+0x3c>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 18;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <MX_SDIO_SD_Init+0x38>)
 8001cfe:	2212      	movs	r2, #18
 8001d00:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	200002c0 	.word	0x200002c0
 8001d10:	40012c00 	.word	0x40012c00

08001d14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d1a:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <MX_USART2_UART_Init+0x50>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d4c:	f004 fd48 	bl	80067e0 <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d56:	f000 f8af 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000344 	.word	0x20000344
 8001d64:	40004400 	.word	0x40004400

08001d68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <MX_DMA_Init+0x3c>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a0b      	ldr	r2, [pc, #44]	; (8001da4 <MX_DMA_Init+0x3c>)
 8001d78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <MX_DMA_Init+0x3c>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	2038      	movs	r0, #56	; 0x38
 8001d90:	f001 f973 	bl	800307a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d94:	2038      	movs	r0, #56	; 0x38
 8001d96:	f001 f98c 	bl	80030b2 <HAL_NVIC_EnableIRQ>

}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dae:	f107 0314 	add.w	r3, r7, #20
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
 8001dbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	4b3a      	ldr	r3, [pc, #232]	; (8001eac <MX_GPIO_Init+0x104>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a39      	ldr	r2, [pc, #228]	; (8001eac <MX_GPIO_Init+0x104>)
 8001dc8:	f043 0304 	orr.w	r3, r3, #4
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b37      	ldr	r3, [pc, #220]	; (8001eac <MX_GPIO_Init+0x104>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b33      	ldr	r3, [pc, #204]	; (8001eac <MX_GPIO_Init+0x104>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a32      	ldr	r2, [pc, #200]	; (8001eac <MX_GPIO_Init+0x104>)
 8001de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b30      	ldr	r3, [pc, #192]	; (8001eac <MX_GPIO_Init+0x104>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <MX_GPIO_Init+0x104>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	4a2b      	ldr	r2, [pc, #172]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6313      	str	r3, [r2, #48]	; 0x30
 8001e06:	4b29      	ldr	r3, [pc, #164]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	607b      	str	r3, [r7, #4]
 8001e16:	4b25      	ldr	r3, [pc, #148]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a24      	ldr	r2, [pc, #144]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b22      	ldr	r3, [pc, #136]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	4a1d      	ldr	r2, [pc, #116]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e38:	f043 0308 	orr.w	r3, r3, #8
 8001e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3e:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <MX_GPIO_Init+0x104>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2120      	movs	r1, #32
 8001e4e:	4818      	ldr	r0, [pc, #96]	; (8001eb0 <MX_GPIO_Init+0x108>)
 8001e50:	f001 fef8 	bl	8003c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e5a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4812      	ldr	r0, [pc, #72]	; (8001eb4 <MX_GPIO_Init+0x10c>)
 8001e6c:	f001 fd3e 	bl	80038ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e70:	2302      	movs	r3, #2
 8001e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	480c      	ldr	r0, [pc, #48]	; (8001eb4 <MX_GPIO_Init+0x10c>)
 8001e84:	f001 fd32 	bl	80038ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e88:	2320      	movs	r3, #32
 8001e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4804      	ldr	r0, [pc, #16]	; (8001eb0 <MX_GPIO_Init+0x108>)
 8001ea0:	f001 fd24 	bl	80038ec <HAL_GPIO_Init>

}
 8001ea4:	bf00      	nop
 8001ea6:	3728      	adds	r7, #40	; 0x28
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40020000 	.word	0x40020000
 8001eb4:	40020800 	.word	0x40020800

08001eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ebc:	b672      	cpsid	i
}
 8001ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <Error_Handler+0x8>
	...

08001ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <HAL_MspInit+0x4c>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	4a0f      	ldr	r2, [pc, #60]	; (8001f10 <HAL_MspInit+0x4c>)
 8001ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <HAL_MspInit+0x4c>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	603b      	str	r3, [r7, #0]
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <HAL_MspInit+0x4c>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	4a08      	ldr	r2, [pc, #32]	; (8001f10 <HAL_MspInit+0x4c>)
 8001ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_MspInit+0x4c>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f02:	2007      	movs	r0, #7
 8001f04:	f001 f8ae 	bl	8003064 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40023800 	.word	0x40023800

08001f14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	; 0x28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a3c      	ldr	r2, [pc, #240]	; (8002024 <HAL_ADC_MspInit+0x110>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d171      	bne.n	800201a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	4b3b      	ldr	r3, [pc, #236]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3e:	4a3a      	ldr	r2, [pc, #232]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f44:	6453      	str	r3, [r2, #68]	; 0x44
 8001f46:	4b38      	ldr	r3, [pc, #224]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	4b34      	ldr	r3, [pc, #208]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a33      	ldr	r2, [pc, #204]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f5c:	f043 0304 	orr.w	r3, r3, #4
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b31      	ldr	r3, [pc, #196]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f003 0304 	and.w	r3, r3, #4
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	4b2d      	ldr	r3, [pc, #180]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	4a2c      	ldr	r2, [pc, #176]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <HAL_ADC_MspInit+0x114>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f8a:	230c      	movs	r3, #12
 8001f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4823      	ldr	r0, [pc, #140]	; (800202c <HAL_ADC_MspInit+0x118>)
 8001f9e:	f001 fca5 	bl	80038ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001fa2:	2313      	movs	r3, #19
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fae:	f107 0314 	add.w	r3, r7, #20
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	481e      	ldr	r0, [pc, #120]	; (8002030 <HAL_ADC_MspInit+0x11c>)
 8001fb6:	f001 fc99 	bl	80038ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fbc:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <HAL_ADC_MspInit+0x124>)
 8001fbe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001fc0:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fc6:	4b1b      	ldr	r3, [pc, #108]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fd4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fda:	4b16      	ldr	r3, [pc, #88]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fe0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fe2:	4b14      	ldr	r3, [pc, #80]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fe4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fe8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fea:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001fec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ff0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ff2:	4b10      	ldr	r3, [pc, #64]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ffe:	480d      	ldr	r0, [pc, #52]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8002000:	f001 f872 	bl	80030e8 <HAL_DMA_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800200a:	f7ff ff55 	bl	8001eb8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a08      	ldr	r2, [pc, #32]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8002012:	639a      	str	r2, [r3, #56]	; 0x38
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <HAL_ADC_MspInit+0x120>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40012000 	.word	0x40012000
 8002028:	40023800 	.word	0x40023800
 800202c:	40020800 	.word	0x40020800
 8002030:	40020000 	.word	0x40020000
 8002034:	20000240 	.word	0x20000240
 8002038:	40026410 	.word	0x40026410

0800203c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b09a      	sub	sp, #104	; 0x68
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	225c      	movs	r2, #92	; 0x5c
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f008 febb 	bl	800adc8 <memset>
  if(hrtc->Instance==RTC)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <HAL_RTC_MspInit+0x4c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d111      	bne.n	8002080 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800205c:	2320      	movs	r3, #32
 800205e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002060:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002064:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	4618      	mov	r0, r3
 800206c:	f001 ff6e 	bl	8003f4c <HAL_RCCEx_PeriphCLKConfig>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002076:	f7ff ff1f 	bl	8001eb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800207a:	4b04      	ldr	r3, [pc, #16]	; (800208c <HAL_RTC_MspInit+0x50>)
 800207c:	2201      	movs	r2, #1
 800207e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002080:	bf00      	nop
 8002082:	3768      	adds	r7, #104	; 0x68
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40002800 	.word	0x40002800
 800208c:	42470e3c 	.word	0x42470e3c

08002090 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b0a2      	sub	sp, #136	; 0x88
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020a8:	f107 0318 	add.w	r3, r7, #24
 80020ac:	225c      	movs	r2, #92	; 0x5c
 80020ae:	2100      	movs	r1, #0
 80020b0:	4618      	mov	r0, r3
 80020b2:	f008 fe89 	bl	800adc8 <memset>
  if(hsd->Instance==SDIO)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a48      	ldr	r2, [pc, #288]	; (80021dc <HAL_SD_MspInit+0x14c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	f040 8088 	bne.w	80021d2 <HAL_SD_MspInit+0x142>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80020c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80020c8:	2300      	movs	r3, #0
 80020ca:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80020cc:	2300      	movs	r3, #0
 80020ce:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020d0:	f107 0318 	add.w	r3, r7, #24
 80020d4:	4618      	mov	r0, r3
 80020d6:	f001 ff39 	bl	8003f4c <HAL_RCCEx_PeriphCLKConfig>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80020e0:	f7ff feea 	bl	8001eb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <HAL_SD_MspInit+0x150>)
 80020ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ec:	4a3c      	ldr	r2, [pc, #240]	; (80021e0 <HAL_SD_MspInit+0x150>)
 80020ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f2:	6453      	str	r3, [r2, #68]	; 0x44
 80020f4:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_SD_MspInit+0x150>)
 80020f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	4b36      	ldr	r3, [pc, #216]	; (80021e0 <HAL_SD_MspInit+0x150>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	4a35      	ldr	r2, [pc, #212]	; (80021e0 <HAL_SD_MspInit+0x150>)
 800210a:	f043 0302 	orr.w	r3, r3, #2
 800210e:	6313      	str	r3, [r2, #48]	; 0x30
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <HAL_SD_MspInit+0x150>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	4b2f      	ldr	r3, [pc, #188]	; (80021e0 <HAL_SD_MspInit+0x150>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002124:	4a2e      	ldr	r2, [pc, #184]	; (80021e0 <HAL_SD_MspInit+0x150>)
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	6313      	str	r3, [r2, #48]	; 0x30
 800212c:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_SD_MspInit+0x150>)
 800212e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002138:	2300      	movs	r3, #0
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <HAL_SD_MspInit+0x150>)
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002140:	4a27      	ldr	r2, [pc, #156]	; (80021e0 <HAL_SD_MspInit+0x150>)
 8002142:	f043 0308 	orr.w	r3, r3, #8
 8002146:	6313      	str	r3, [r2, #48]	; 0x30
 8002148:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <HAL_SD_MspInit+0x150>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002154:	2304      	movs	r3, #4
 8002156:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002158:	2302      	movs	r3, #2
 800215a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002160:	2303      	movs	r3, #3
 8002162:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002166:	230c      	movs	r3, #12
 8002168:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800216c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002170:	4619      	mov	r1, r3
 8002172:	481c      	ldr	r0, [pc, #112]	; (80021e4 <HAL_SD_MspInit+0x154>)
 8002174:	f001 fbba 	bl	80038ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002178:	f44f 7380 	mov.w	r3, #256	; 0x100
 800217c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002186:	2303      	movs	r3, #3
 8002188:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800218c:	230c      	movs	r3, #12
 800218e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002192:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002196:	4619      	mov	r1, r3
 8002198:	4813      	ldr	r0, [pc, #76]	; (80021e8 <HAL_SD_MspInit+0x158>)
 800219a:	f001 fba7 	bl	80038ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800219e:	2304      	movs	r3, #4
 80021a0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021b0:	230c      	movs	r3, #12
 80021b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021ba:	4619      	mov	r1, r3
 80021bc:	480b      	ldr	r0, [pc, #44]	; (80021ec <HAL_SD_MspInit+0x15c>)
 80021be:	f001 fb95 	bl	80038ec <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	2031      	movs	r0, #49	; 0x31
 80021c8:	f000 ff57 	bl	800307a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80021cc:	2031      	movs	r0, #49	; 0x31
 80021ce:	f000 ff70 	bl	80030b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80021d2:	bf00      	nop
 80021d4:	3788      	adds	r7, #136	; 0x88
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40012c00 	.word	0x40012c00
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020400 	.word	0x40020400
 80021e8:	40020800 	.word	0x40020800
 80021ec:	40020c00 	.word	0x40020c00

080021f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a19      	ldr	r2, [pc, #100]	; (8002274 <HAL_UART_MspInit+0x84>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d12b      	bne.n	800226a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	4b18      	ldr	r3, [pc, #96]	; (8002278 <HAL_UART_MspInit+0x88>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a17      	ldr	r2, [pc, #92]	; (8002278 <HAL_UART_MspInit+0x88>)
 800221c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <HAL_UART_MspInit+0x88>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_UART_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a10      	ldr	r2, [pc, #64]	; (8002278 <HAL_UART_MspInit+0x88>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <HAL_UART_MspInit+0x88>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800224a:	230c      	movs	r3, #12
 800224c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224e:	2302      	movs	r3, #2
 8002250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800225a:	2307      	movs	r3, #7
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4619      	mov	r1, r3
 8002264:	4805      	ldr	r0, [pc, #20]	; (800227c <HAL_UART_MspInit+0x8c>)
 8002266:	f001 fb41 	bl	80038ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800226a:	bf00      	nop
 800226c:	3728      	adds	r7, #40	; 0x28
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40004400 	.word	0x40004400
 8002278:	40023800 	.word	0x40023800
 800227c:	40020000 	.word	0x40020000

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <NMI_Handler+0x4>

08002286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800228a:	e7fe      	b.n	800228a <HardFault_Handler+0x4>

0800228c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002290:	e7fe      	b.n	8002290 <MemManage_Handler+0x4>

08002292 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002296:	e7fe      	b.n	8002296 <BusFault_Handler+0x4>

08002298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800229c:	e7fe      	b.n	800229c <UsageFault_Handler+0x4>

0800229e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022cc:	f000 f94e 	bl	800256c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <SDIO_IRQHandler+0x10>)
 80022da:	f003 fc79 	bl	8005bd0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	200002c0 	.word	0x200002c0

080022e8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <DMA2_Stream0_IRQHandler+0x10>)
 80022ee:	f001 f893 	bl	8003418 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000240 	.word	0x20000240

080022fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return 1;
 8002300:	2301      	movs	r3, #1
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_kill>:

int _kill(int pid, int sig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002316:	f008 fd2d 	bl	800ad74 <__errno>
 800231a:	4603      	mov	r3, r0
 800231c:	2216      	movs	r2, #22
 800231e:	601a      	str	r2, [r3, #0]
  return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_exit>:

void _exit (int status)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffe7 	bl	800230c <_kill>
  while (1) {}    /* Make sure we hang here */
 800233e:	e7fe      	b.n	800233e <_exit+0x12>

08002340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	e00a      	b.n	8002368 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002352:	f3af 8000 	nop.w
 8002356:	4601      	mov	r1, r0
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	60ba      	str	r2, [r7, #8]
 800235e:	b2ca      	uxtb	r2, r1
 8002360:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	3301      	adds	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	429a      	cmp	r2, r3
 800236e:	dbf0      	blt.n	8002352 <_read+0x12>
  }

  return len;
 8002370:	687b      	ldr	r3, [r7, #4]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <_close>:
  }
  return len;
}

int _close(int file)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002382:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
 800239a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023a2:	605a      	str	r2, [r3, #4]
  return 0;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <_isatty>:

int _isatty(int file)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023ec:	4a14      	ldr	r2, [pc, #80]	; (8002440 <_sbrk+0x5c>)
 80023ee:	4b15      	ldr	r3, [pc, #84]	; (8002444 <_sbrk+0x60>)
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f8:	4b13      	ldr	r3, [pc, #76]	; (8002448 <_sbrk+0x64>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d102      	bne.n	8002406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002400:	4b11      	ldr	r3, [pc, #68]	; (8002448 <_sbrk+0x64>)
 8002402:	4a12      	ldr	r2, [pc, #72]	; (800244c <_sbrk+0x68>)
 8002404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002406:	4b10      	ldr	r3, [pc, #64]	; (8002448 <_sbrk+0x64>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4413      	add	r3, r2
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	429a      	cmp	r2, r3
 8002412:	d207      	bcs.n	8002424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002414:	f008 fcae 	bl	800ad74 <__errno>
 8002418:	4603      	mov	r3, r0
 800241a:	220c      	movs	r2, #12
 800241c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800241e:	f04f 33ff 	mov.w	r3, #4294967295
 8002422:	e009      	b.n	8002438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002424:	4b08      	ldr	r3, [pc, #32]	; (8002448 <_sbrk+0x64>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800242a:	4b07      	ldr	r3, [pc, #28]	; (8002448 <_sbrk+0x64>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4413      	add	r3, r2
 8002432:	4a05      	ldr	r2, [pc, #20]	; (8002448 <_sbrk+0x64>)
 8002434:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002436:	68fb      	ldr	r3, [r7, #12]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20020000 	.word	0x20020000
 8002444:	00000400 	.word	0x00000400
 8002448:	200031bc 	.word	0x200031bc
 800244c:	20003210 	.word	0x20003210

08002450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <SystemInit+0x20>)
 8002456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245a:	4a05      	ldr	r2, [pc, #20]	; (8002470 <SystemInit+0x20>)
 800245c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002460:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002474:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002478:	480d      	ldr	r0, [pc, #52]	; (80024b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800247a:	490e      	ldr	r1, [pc, #56]	; (80024b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800247c:	4a0e      	ldr	r2, [pc, #56]	; (80024b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002480:	e002      	b.n	8002488 <LoopCopyDataInit>

08002482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002486:	3304      	adds	r3, #4

08002488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800248a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800248c:	d3f9      	bcc.n	8002482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248e:	4a0b      	ldr	r2, [pc, #44]	; (80024bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002490:	4c0b      	ldr	r4, [pc, #44]	; (80024c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002494:	e001      	b.n	800249a <LoopFillZerobss>

08002496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002498:	3204      	adds	r2, #4

0800249a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800249a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800249c:	d3fb      	bcc.n	8002496 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800249e:	f7ff ffd7 	bl	8002450 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024a2:	f008 fc6d 	bl	800ad80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024a6:	f7ff f983 	bl	80017b0 <main>
  bx  lr    
 80024aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024b4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024b8:	0800eb24 	.word	0x0800eb24
  ldr r2, =_sbss
 80024bc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024c0:	20003210 	.word	0x20003210

080024c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024c4:	e7fe      	b.n	80024c4 <ADC_IRQHandler>
	...

080024c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024cc:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <HAL_Init+0x40>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a0d      	ldr	r2, [pc, #52]	; (8002508 <HAL_Init+0x40>)
 80024d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d8:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <HAL_Init+0x40>)
 80024de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024e4:	4b08      	ldr	r3, [pc, #32]	; (8002508 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a07      	ldr	r2, [pc, #28]	; (8002508 <HAL_Init+0x40>)
 80024ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f0:	2003      	movs	r0, #3
 80024f2:	f000 fdb7 	bl	8003064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024f6:	2000      	movs	r0, #0
 80024f8:	f000 f808 	bl	800250c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024fc:	f7ff fce2 	bl	8001ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40023c00 	.word	0x40023c00

0800250c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <HAL_InitTick+0x54>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <HAL_InitTick+0x58>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002522:	fbb3 f3f1 	udiv	r3, r3, r1
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	4618      	mov	r0, r3
 800252c:	f000 fdcf 	bl	80030ce <HAL_SYSTICK_Config>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e00e      	b.n	8002558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b0f      	cmp	r3, #15
 800253e:	d80a      	bhi.n	8002556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002540:	2200      	movs	r2, #0
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	f04f 30ff 	mov.w	r0, #4294967295
 8002548:	f000 fd97 	bl	800307a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800254c:	4a06      	ldr	r2, [pc, #24]	; (8002568 <HAL_InitTick+0x5c>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	e000      	b.n	8002558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
}
 8002558:	4618      	mov	r0, r3
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000000 	.word	0x20000000
 8002564:	20000008 	.word	0x20000008
 8002568:	20000004 	.word	0x20000004

0800256c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002570:	4b06      	ldr	r3, [pc, #24]	; (800258c <HAL_IncTick+0x20>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	461a      	mov	r2, r3
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <HAL_IncTick+0x24>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4413      	add	r3, r2
 800257c:	4a04      	ldr	r2, [pc, #16]	; (8002590 <HAL_IncTick+0x24>)
 800257e:	6013      	str	r3, [r2, #0]
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000008 	.word	0x20000008
 8002590:	200031c0 	.word	0x200031c0

08002594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return uwTick;
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <HAL_GetTick+0x14>)
 800259a:	681b      	ldr	r3, [r3, #0]
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	200031c0 	.word	0x200031c0

080025ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b4:	f7ff ffee 	bl	8002594 <HAL_GetTick>
 80025b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c4:	d005      	beq.n	80025d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025c6:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <HAL_Delay+0x44>)
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	4413      	add	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025d2:	bf00      	nop
 80025d4:	f7ff ffde 	bl	8002594 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d8f7      	bhi.n	80025d4 <HAL_Delay+0x28>
  {
  }
}
 80025e4:	bf00      	nop
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008

080025f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e033      	b.n	8002672 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	2b00      	cmp	r3, #0
 8002610:	d109      	bne.n	8002626 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7ff fc7e 	bl	8001f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	2b00      	cmp	r3, #0
 8002630:	d118      	bne.n	8002664 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800263a:	f023 0302 	bic.w	r3, r3, #2
 800263e:	f043 0202 	orr.w	r2, r3, #2
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fabe 	bl	8002bc8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f023 0303 	bic.w	r3, r3, #3
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
 8002662:	e001      	b.n	8002668 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002670:	7bfb      	ldrb	r3, [r7, #15]
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_ADC_Start_DMA+0x1e>
 8002696:	2302      	movs	r3, #2
 8002698:	e0e9      	b.n	800286e <HAL_ADC_Start_DMA+0x1f2>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d018      	beq.n	80026e2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0201 	orr.w	r2, r2, #1
 80026be:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026c0:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_ADC_Start_DMA+0x1fc>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a6d      	ldr	r2, [pc, #436]	; (800287c <HAL_ADC_Start_DMA+0x200>)
 80026c6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ca:	0c9a      	lsrs	r2, r3, #18
 80026cc:	4613      	mov	r3, r2
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	4413      	add	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026d4:	e002      	b.n	80026dc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	3b01      	subs	r3, #1
 80026da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f9      	bne.n	80026d6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026f0:	d107      	bne.n	8002702 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002700:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b01      	cmp	r3, #1
 800270e:	f040 80a1 	bne.w	8002854 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800271a:	f023 0301 	bic.w	r3, r3, #1
 800271e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002730:	2b00      	cmp	r3, #0
 8002732:	d007      	beq.n	8002744 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800273c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002750:	d106      	bne.n	8002760 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	f023 0206 	bic.w	r2, r3, #6
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	645a      	str	r2, [r3, #68]	; 0x44
 800275e:	e002      	b.n	8002766 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800276e:	4b44      	ldr	r3, [pc, #272]	; (8002880 <HAL_ADC_Start_DMA+0x204>)
 8002770:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002776:	4a43      	ldr	r2, [pc, #268]	; (8002884 <HAL_ADC_Start_DMA+0x208>)
 8002778:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277e:	4a42      	ldr	r2, [pc, #264]	; (8002888 <HAL_ADC_Start_DMA+0x20c>)
 8002780:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002786:	4a41      	ldr	r2, [pc, #260]	; (800288c <HAL_ADC_Start_DMA+0x210>)
 8002788:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002792:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80027a2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027b2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	334c      	adds	r3, #76	; 0x4c
 80027be:	4619      	mov	r1, r3
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f000 fd3e 	bl	8003244 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d12a      	bne.n	800282a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a2d      	ldr	r2, [pc, #180]	; (8002890 <HAL_ADC_Start_DMA+0x214>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d015      	beq.n	800280a <HAL_ADC_Start_DMA+0x18e>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2c      	ldr	r2, [pc, #176]	; (8002894 <HAL_ADC_Start_DMA+0x218>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d105      	bne.n	80027f4 <HAL_ADC_Start_DMA+0x178>
 80027e8:	4b25      	ldr	r3, [pc, #148]	; (8002880 <HAL_ADC_Start_DMA+0x204>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00a      	beq.n	800280a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a27      	ldr	r2, [pc, #156]	; (8002898 <HAL_ADC_Start_DMA+0x21c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d136      	bne.n	800286c <HAL_ADC_Start_DMA+0x1f0>
 80027fe:	4b20      	ldr	r3, [pc, #128]	; (8002880 <HAL_ADC_Start_DMA+0x204>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0310 	and.w	r3, r3, #16
 8002806:	2b00      	cmp	r3, #0
 8002808:	d130      	bne.n	800286c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d129      	bne.n	800286c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	e020      	b.n	800286c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a18      	ldr	r2, [pc, #96]	; (8002890 <HAL_ADC_Start_DMA+0x214>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d11b      	bne.n	800286c <HAL_ADC_Start_DMA+0x1f0>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d114      	bne.n	800286c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	e00b      	b.n	800286c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f043 0210 	orr.w	r2, r3, #16
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002864:	f043 0201 	orr.w	r2, r3, #1
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000000 	.word	0x20000000
 800287c:	431bde83 	.word	0x431bde83
 8002880:	40012300 	.word	0x40012300
 8002884:	08002dc1 	.word	0x08002dc1
 8002888:	08002e7b 	.word	0x08002e7b
 800288c:	08002e97 	.word	0x08002e97
 8002890:	40012000 	.word	0x40012000
 8002894:	40012100 	.word	0x40012100
 8002898:	40012200 	.word	0x40012200

0800289c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_Stop_DMA+0x1a>
 80028b2:	2302      	movs	r3, #2
 80028b4:	e048      	b.n	8002948 <HAL_ADC_Stop_DMA+0xac>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d130      	bne.n	800293e <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028ea:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d10f      	bne.n	800291a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fe:	4618      	mov	r0, r3
 8002900:	f000 fcf8 	bl	80032f4 <HAL_DMA_Abort>
 8002904:	4603      	mov	r3, r0
 8002906:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002908:	7bfb      	ldrb	r3, [r7, #15]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002928:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002932:	f023 0301 	bic.w	r3, r3, #1
 8002936:	f043 0201 	orr.w	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002946:	7bfb      	ldrb	r3, [r7, #15]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002978:	2b01      	cmp	r3, #1
 800297a:	d101      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x1c>
 800297c:	2302      	movs	r3, #2
 800297e:	e113      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x244>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b09      	cmp	r3, #9
 800298e:	d925      	bls.n	80029dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68d9      	ldr	r1, [r3, #12]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	b29b      	uxth	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	3b1e      	subs	r3, #30
 80029a6:	2207      	movs	r2, #7
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43da      	mvns	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	400a      	ands	r2, r1
 80029b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68d9      	ldr	r1, [r3, #12]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	4618      	mov	r0, r3
 80029c8:	4603      	mov	r3, r0
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	4403      	add	r3, r0
 80029ce:	3b1e      	subs	r3, #30
 80029d0:	409a      	lsls	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	e022      	b.n	8002a22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6919      	ldr	r1, [r3, #16]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	461a      	mov	r2, r3
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	2207      	movs	r2, #7
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43da      	mvns	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	400a      	ands	r2, r1
 80029fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6919      	ldr	r1, [r3, #16]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	4618      	mov	r0, r3
 8002a12:	4603      	mov	r3, r0
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	4403      	add	r3, r0
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d824      	bhi.n	8002a74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	4613      	mov	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	3b05      	subs	r3, #5
 8002a3c:	221f      	movs	r2, #31
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43da      	mvns	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	400a      	ands	r2, r1
 8002a4a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	4618      	mov	r0, r3
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	3b05      	subs	r3, #5
 8002a66:	fa00 f203 	lsl.w	r2, r0, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	635a      	str	r2, [r3, #52]	; 0x34
 8002a72:	e04c      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b0c      	cmp	r3, #12
 8002a7a:	d824      	bhi.n	8002ac6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	3b23      	subs	r3, #35	; 0x23
 8002a8e:	221f      	movs	r2, #31
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43da      	mvns	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	400a      	ands	r2, r1
 8002a9c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	4618      	mov	r0, r3
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3b23      	subs	r3, #35	; 0x23
 8002ab8:	fa00 f203 	lsl.w	r2, r0, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ac4:	e023      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3b41      	subs	r3, #65	; 0x41
 8002ad8:	221f      	movs	r2, #31
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43da      	mvns	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	400a      	ands	r2, r1
 8002ae6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	4618      	mov	r0, r3
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	3b41      	subs	r3, #65	; 0x41
 8002b02:	fa00 f203 	lsl.w	r2, r0, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b0e:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <HAL_ADC_ConfigChannel+0x250>)
 8002b10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a28      	ldr	r2, [pc, #160]	; (8002bb8 <HAL_ADC_ConfigChannel+0x254>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d10f      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x1d8>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b12      	cmp	r3, #18
 8002b22:	d10b      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1d      	ldr	r2, [pc, #116]	; (8002bb8 <HAL_ADC_ConfigChannel+0x254>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d12b      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x23a>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1c      	ldr	r2, [pc, #112]	; (8002bbc <HAL_ADC_ConfigChannel+0x258>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d003      	beq.n	8002b58 <HAL_ADC_ConfigChannel+0x1f4>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b11      	cmp	r3, #17
 8002b56:	d122      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a11      	ldr	r2, [pc, #68]	; (8002bbc <HAL_ADC_ConfigChannel+0x258>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d111      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b7a:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <HAL_ADC_ConfigChannel+0x25c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <HAL_ADC_ConfigChannel+0x260>)
 8002b80:	fba2 2303 	umull	r2, r3, r2, r3
 8002b84:	0c9a      	lsrs	r2, r3, #18
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b90:	e002      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	3b01      	subs	r3, #1
 8002b96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f9      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	40012300 	.word	0x40012300
 8002bb8:	40012000 	.word	0x40012000
 8002bbc:	10000012 	.word	0x10000012
 8002bc0:	20000000 	.word	0x20000000
 8002bc4:	431bde83 	.word	0x431bde83

08002bc8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bd0:	4b79      	ldr	r3, [pc, #484]	; (8002db8 <ADC_Init+0x1f0>)
 8002bd2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	431a      	orrs	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bfc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6859      	ldr	r1, [r3, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	021a      	lsls	r2, r3, #8
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6859      	ldr	r1, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	689a      	ldr	r2, [r3, #8]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6899      	ldr	r1, [r3, #8]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	4a58      	ldr	r2, [pc, #352]	; (8002dbc <ADC_Init+0x1f4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d022      	beq.n	8002ca6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6899      	ldr	r1, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6899      	ldr	r1, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	e00f      	b.n	8002cc6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cc4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0202 	bic.w	r2, r2, #2
 8002cd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6899      	ldr	r1, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	7e1b      	ldrb	r3, [r3, #24]
 8002ce0:	005a      	lsls	r2, r3, #1
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d01b      	beq.n	8002d2c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d02:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d12:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6859      	ldr	r1, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	035a      	lsls	r2, r3, #13
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e007      	b.n	8002d3c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	051a      	lsls	r2, r3, #20
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6899      	ldr	r1, [r3, #8]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d7e:	025a      	lsls	r2, r3, #9
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6899      	ldr	r1, [r3, #8]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	029a      	lsls	r2, r3, #10
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	609a      	str	r2, [r3, #8]
}
 8002dac:	bf00      	nop
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	40012300 	.word	0x40012300
 8002dbc:	0f000001 	.word	0x0f000001

08002dc0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dcc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d13c      	bne.n	8002e54 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d12b      	bne.n	8002e4c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d127      	bne.n	8002e4c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e02:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d006      	beq.n	8002e18 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d119      	bne.n	8002e4c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0220 	bic.w	r2, r2, #32
 8002e26:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	f043 0201 	orr.w	r2, r3, #1
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f7fe f935 	bl	80010bc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e52:	e00e      	b.n	8002e72 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f003 0310 	and.w	r3, r3, #16
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff fd75 	bl	8002950 <HAL_ADC_ErrorCallback>
}
 8002e66:	e004      	b.n	8002e72 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	4798      	blx	r3
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e86:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f7fe f8fb 	bl	8001084 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e8e:	bf00      	nop
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2240      	movs	r2, #64	; 0x40
 8002ea8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	f043 0204 	orr.w	r2, r3, #4
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f7ff fd4a 	bl	8002950 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <__NVIC_SetPriorityGrouping>:
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ef6:	4a04      	ldr	r2, [pc, #16]	; (8002f08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	60d3      	str	r3, [r2, #12]
}
 8002efc:	bf00      	nop
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <__NVIC_GetPriorityGrouping>:
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f10:	4b04      	ldr	r3, [pc, #16]	; (8002f24 <__NVIC_GetPriorityGrouping+0x18>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	f003 0307 	and.w	r3, r3, #7
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_EnableIRQ>:
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	db0b      	blt.n	8002f52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	f003 021f 	and.w	r2, r3, #31
 8002f40:	4907      	ldr	r1, [pc, #28]	; (8002f60 <__NVIC_EnableIRQ+0x38>)
 8002f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f46:	095b      	lsrs	r3, r3, #5
 8002f48:	2001      	movs	r0, #1
 8002f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000e100 	.word	0xe000e100

08002f64 <__NVIC_SetPriority>:
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	6039      	str	r1, [r7, #0]
 8002f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	db0a      	blt.n	8002f8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	490c      	ldr	r1, [pc, #48]	; (8002fb0 <__NVIC_SetPriority+0x4c>)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	0112      	lsls	r2, r2, #4
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	440b      	add	r3, r1
 8002f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002f8c:	e00a      	b.n	8002fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	4908      	ldr	r1, [pc, #32]	; (8002fb4 <__NVIC_SetPriority+0x50>)
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	3b04      	subs	r3, #4
 8002f9c:	0112      	lsls	r2, r2, #4
 8002f9e:	b2d2      	uxtb	r2, r2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	761a      	strb	r2, [r3, #24]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	e000e100 	.word	0xe000e100
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <NVIC_EncodePriority>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	; 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f1c3 0307 	rsb	r3, r3, #7
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	bf28      	it	cs
 8002fd6:	2304      	movcs	r3, #4
 8002fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	2b06      	cmp	r3, #6
 8002fe0:	d902      	bls.n	8002fe8 <NVIC_EncodePriority+0x30>
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3b03      	subs	r3, #3
 8002fe6:	e000      	b.n	8002fea <NVIC_EncodePriority+0x32>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fec:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003000:	f04f 31ff 	mov.w	r1, #4294967295
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	fa01 f303 	lsl.w	r3, r1, r3
 800300a:	43d9      	mvns	r1, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003010:	4313      	orrs	r3, r2
}
 8003012:	4618      	mov	r0, r3
 8003014:	3724      	adds	r7, #36	; 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <SysTick_Config>:
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3b01      	subs	r3, #1
 800302c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003030:	d301      	bcc.n	8003036 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003032:	2301      	movs	r3, #1
 8003034:	e00f      	b.n	8003056 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003036:	4a0a      	ldr	r2, [pc, #40]	; (8003060 <SysTick_Config+0x40>)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3b01      	subs	r3, #1
 800303c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800303e:	210f      	movs	r1, #15
 8003040:	f04f 30ff 	mov.w	r0, #4294967295
 8003044:	f7ff ff8e 	bl	8002f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <SysTick_Config+0x40>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800304e:	4b04      	ldr	r3, [pc, #16]	; (8003060 <SysTick_Config+0x40>)
 8003050:	2207      	movs	r2, #7
 8003052:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	e000e010 	.word	0xe000e010

08003064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ff29 	bl	8002ec4 <__NVIC_SetPriorityGrouping>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800307a:	b580      	push	{r7, lr}
 800307c:	b086      	sub	sp, #24
 800307e:	af00      	add	r7, sp, #0
 8003080:	4603      	mov	r3, r0
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
 8003086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800308c:	f7ff ff3e 	bl	8002f0c <__NVIC_GetPriorityGrouping>
 8003090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	68b9      	ldr	r1, [r7, #8]
 8003096:	6978      	ldr	r0, [r7, #20]
 8003098:	f7ff ff8e 	bl	8002fb8 <NVIC_EncodePriority>
 800309c:	4602      	mov	r2, r0
 800309e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030a2:	4611      	mov	r1, r2
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff ff5d 	bl	8002f64 <__NVIC_SetPriority>
}
 80030aa:	bf00      	nop
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	4603      	mov	r3, r0
 80030ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff31 	bl	8002f28 <__NVIC_EnableIRQ>
}
 80030c6:	bf00      	nop
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff ffa2 	bl	8003020 <SysTick_Config>
 80030dc:	4603      	mov	r3, r0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
	...

080030e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030f4:	f7ff fa4e 	bl	8002594 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e099      	b.n	8003238 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0201 	bic.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003124:	e00f      	b.n	8003146 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003126:	f7ff fa35 	bl	8002594 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b05      	cmp	r3, #5
 8003132:	d908      	bls.n	8003146 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2203      	movs	r2, #3
 800313e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e078      	b.n	8003238 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e8      	bne.n	8003126 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	4b38      	ldr	r3, [pc, #224]	; (8003240 <HAL_DMA_Init+0x158>)
 8003160:	4013      	ands	r3, r2
 8003162:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003172:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800317e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800318a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	2b04      	cmp	r3, #4
 800319e:	d107      	bne.n	80031b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	4313      	orrs	r3, r2
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f023 0307 	bic.w	r3, r3, #7
 80031c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d117      	bne.n	800320a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00e      	beq.n	800320a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 fb01 	bl	80037f4 <DMA_CheckFifoParam>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2240      	movs	r2, #64	; 0x40
 80031fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003206:	2301      	movs	r3, #1
 8003208:	e016      	b.n	8003238 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 fab8 	bl	8003788 <DMA_CalcBaseAndBitshift>
 8003218:	4603      	mov	r3, r0
 800321a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003220:	223f      	movs	r2, #63	; 0x3f
 8003222:	409a      	lsls	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	f010803f 	.word	0xf010803f

08003244 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
 8003250:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003262:	2b01      	cmp	r3, #1
 8003264:	d101      	bne.n	800326a <HAL_DMA_Start_IT+0x26>
 8003266:	2302      	movs	r3, #2
 8003268:	e040      	b.n	80032ec <HAL_DMA_Start_IT+0xa8>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b01      	cmp	r3, #1
 800327c:	d12f      	bne.n	80032de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2202      	movs	r2, #2
 8003282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	68b9      	ldr	r1, [r7, #8]
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 fa4a 	bl	800372c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329c:	223f      	movs	r2, #63	; 0x3f
 800329e:	409a      	lsls	r2, r3
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0216 	orr.w	r2, r2, #22
 80032b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d007      	beq.n	80032cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0208 	orr.w	r2, r2, #8
 80032ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0201 	orr.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e005      	b.n	80032ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032e6:	2302      	movs	r3, #2
 80032e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3718      	adds	r7, #24
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003302:	f7ff f947 	bl	8002594 <HAL_GetTick>
 8003306:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d008      	beq.n	8003326 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2280      	movs	r2, #128	; 0x80
 8003318:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e052      	b.n	80033cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 0216 	bic.w	r2, r2, #22
 8003334:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	695a      	ldr	r2, [r3, #20]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003344:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	2b00      	cmp	r3, #0
 800334c:	d103      	bne.n	8003356 <HAL_DMA_Abort+0x62>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003352:	2b00      	cmp	r3, #0
 8003354:	d007      	beq.n	8003366 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0208 	bic.w	r2, r2, #8
 8003364:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003376:	e013      	b.n	80033a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003378:	f7ff f90c 	bl	8002594 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b05      	cmp	r3, #5
 8003384:	d90c      	bls.n	80033a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2220      	movs	r2, #32
 800338a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2203      	movs	r2, #3
 8003390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e015      	b.n	80033cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1e4      	bne.n	8003378 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b2:	223f      	movs	r2, #63	; 0x3f
 80033b4:	409a      	lsls	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d004      	beq.n	80033f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2280      	movs	r2, #128	; 0x80
 80033ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e00c      	b.n	800340c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2205      	movs	r2, #5
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0201 	bic.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003424:	4b8e      	ldr	r3, [pc, #568]	; (8003660 <HAL_DMA_IRQHandler+0x248>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a8e      	ldr	r2, [pc, #568]	; (8003664 <HAL_DMA_IRQHandler+0x24c>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	0a9b      	lsrs	r3, r3, #10
 8003430:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003436:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003442:	2208      	movs	r2, #8
 8003444:	409a      	lsls	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d01a      	beq.n	8003484 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0204 	bic.w	r2, r2, #4
 800346a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003470:	2208      	movs	r2, #8
 8003472:	409a      	lsls	r2, r3
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347c:	f043 0201 	orr.w	r2, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003488:	2201      	movs	r2, #1
 800348a:	409a      	lsls	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d012      	beq.n	80034ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00b      	beq.n	80034ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a6:	2201      	movs	r2, #1
 80034a8:	409a      	lsls	r2, r3
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b2:	f043 0202 	orr.w	r2, r3, #2
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034be:	2204      	movs	r2, #4
 80034c0:	409a      	lsls	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4013      	ands	r3, r2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d012      	beq.n	80034f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00b      	beq.n	80034f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034dc:	2204      	movs	r2, #4
 80034de:	409a      	lsls	r2, r3
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	f043 0204 	orr.w	r2, r3, #4
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	2210      	movs	r2, #16
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d043      	beq.n	8003588 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	2b00      	cmp	r3, #0
 800350c:	d03c      	beq.n	8003588 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003512:	2210      	movs	r2, #16
 8003514:	409a      	lsls	r2, r3
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d018      	beq.n	800355a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d108      	bne.n	8003548 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	2b00      	cmp	r3, #0
 800353c:	d024      	beq.n	8003588 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	4798      	blx	r3
 8003546:	e01f      	b.n	8003588 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01b      	beq.n	8003588 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	4798      	blx	r3
 8003558:	e016      	b.n	8003588 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003564:	2b00      	cmp	r3, #0
 8003566:	d107      	bne.n	8003578 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0208 	bic.w	r2, r2, #8
 8003576:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358c:	2220      	movs	r2, #32
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 808f 	beq.w	80036b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 8087 	beq.w	80036b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ae:	2220      	movs	r2, #32
 80035b0:	409a      	lsls	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b05      	cmp	r3, #5
 80035c0:	d136      	bne.n	8003630 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 0216 	bic.w	r2, r2, #22
 80035d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695a      	ldr	r2, [r3, #20]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d103      	bne.n	80035f2 <HAL_DMA_IRQHandler+0x1da>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d007      	beq.n	8003602 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0208 	bic.w	r2, r2, #8
 8003600:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003606:	223f      	movs	r2, #63	; 0x3f
 8003608:	409a      	lsls	r2, r3
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003622:	2b00      	cmp	r3, #0
 8003624:	d07e      	beq.n	8003724 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	4798      	blx	r3
        }
        return;
 800362e:	e079      	b.n	8003724 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d01d      	beq.n	800367a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10d      	bne.n	8003668 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003650:	2b00      	cmp	r3, #0
 8003652:	d031      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	4798      	blx	r3
 800365c:	e02c      	b.n	80036b8 <HAL_DMA_IRQHandler+0x2a0>
 800365e:	bf00      	nop
 8003660:	20000000 	.word	0x20000000
 8003664:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366c:	2b00      	cmp	r3, #0
 800366e:	d023      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	4798      	blx	r3
 8003678:	e01e      	b.n	80036b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10f      	bne.n	80036a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0210 	bic.w	r2, r2, #16
 8003696:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d032      	beq.n	8003726 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d022      	beq.n	8003712 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2205      	movs	r2, #5
 80036d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0201 	bic.w	r2, r2, #1
 80036e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	3301      	adds	r3, #1
 80036e8:	60bb      	str	r3, [r7, #8]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d307      	bcc.n	8003700 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1f2      	bne.n	80036e4 <HAL_DMA_IRQHandler+0x2cc>
 80036fe:	e000      	b.n	8003702 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003700:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	2b00      	cmp	r3, #0
 8003718:	d005      	beq.n	8003726 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	4798      	blx	r3
 8003722:	e000      	b.n	8003726 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003724:	bf00      	nop
    }
  }
}
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003748:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b40      	cmp	r3, #64	; 0x40
 8003758:	d108      	bne.n	800376c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800376a:	e007      	b.n	800377c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68ba      	ldr	r2, [r7, #8]
 8003772:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	60da      	str	r2, [r3, #12]
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	3b10      	subs	r3, #16
 8003798:	4a14      	ldr	r2, [pc, #80]	; (80037ec <DMA_CalcBaseAndBitshift+0x64>)
 800379a:	fba2 2303 	umull	r2, r3, r2, r3
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037a2:	4a13      	ldr	r2, [pc, #76]	; (80037f0 <DMA_CalcBaseAndBitshift+0x68>)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4413      	add	r3, r2
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d909      	bls.n	80037ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037be:	f023 0303 	bic.w	r3, r3, #3
 80037c2:	1d1a      	adds	r2, r3, #4
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	659a      	str	r2, [r3, #88]	; 0x58
 80037c8:	e007      	b.n	80037da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037d2:	f023 0303 	bic.w	r3, r3, #3
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	aaaaaaab 	.word	0xaaaaaaab
 80037f0:	0800e6a0 	.word	0x0800e6a0

080037f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11f      	bne.n	800384e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d856      	bhi.n	80038c2 <DMA_CheckFifoParam+0xce>
 8003814:	a201      	add	r2, pc, #4	; (adr r2, 800381c <DMA_CheckFifoParam+0x28>)
 8003816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381a:	bf00      	nop
 800381c:	0800382d 	.word	0x0800382d
 8003820:	0800383f 	.word	0x0800383f
 8003824:	0800382d 	.word	0x0800382d
 8003828:	080038c3 	.word	0x080038c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003830:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d046      	beq.n	80038c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800383c:	e043      	b.n	80038c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003846:	d140      	bne.n	80038ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800384c:	e03d      	b.n	80038ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003856:	d121      	bne.n	800389c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b03      	cmp	r3, #3
 800385c:	d837      	bhi.n	80038ce <DMA_CheckFifoParam+0xda>
 800385e:	a201      	add	r2, pc, #4	; (adr r2, 8003864 <DMA_CheckFifoParam+0x70>)
 8003860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003864:	08003875 	.word	0x08003875
 8003868:	0800387b 	.word	0x0800387b
 800386c:	08003875 	.word	0x08003875
 8003870:	0800388d 	.word	0x0800388d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
      break;
 8003878:	e030      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d025      	beq.n	80038d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388a:	e022      	b.n	80038d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003890:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003894:	d11f      	bne.n	80038d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800389a:	e01c      	b.n	80038d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d903      	bls.n	80038aa <DMA_CheckFifoParam+0xb6>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d003      	beq.n	80038b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038a8:	e018      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	73fb      	strb	r3, [r7, #15]
      break;
 80038ae:	e015      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00e      	beq.n	80038da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	73fb      	strb	r3, [r7, #15]
      break;
 80038c0:	e00b      	b.n	80038da <DMA_CheckFifoParam+0xe6>
      break;
 80038c2:	bf00      	nop
 80038c4:	e00a      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038c6:	bf00      	nop
 80038c8:	e008      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038ca:	bf00      	nop
 80038cc:	e006      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038ce:	bf00      	nop
 80038d0:	e004      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038d2:	bf00      	nop
 80038d4:	e002      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;   
 80038d6:	bf00      	nop
 80038d8:	e000      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038da:	bf00      	nop
    }
  } 
  
  return status; 
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop

080038ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b089      	sub	sp, #36	; 0x24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038fe:	2300      	movs	r3, #0
 8003900:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003902:	2300      	movs	r3, #0
 8003904:	61fb      	str	r3, [r7, #28]
 8003906:	e165      	b.n	8003bd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003908:	2201      	movs	r2, #1
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	429a      	cmp	r2, r3
 8003922:	f040 8154 	bne.w	8003bce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	2b01      	cmp	r3, #1
 8003930:	d005      	beq.n	800393e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800393a:	2b02      	cmp	r3, #2
 800393c:	d130      	bne.n	80039a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	2203      	movs	r2, #3
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68da      	ldr	r2, [r3, #12]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003974:	2201      	movs	r2, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	091b      	lsrs	r3, r3, #4
 800398a:	f003 0201 	and.w	r2, r3, #1
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d017      	beq.n	80039dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	2203      	movs	r2, #3
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	4013      	ands	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0303 	and.w	r3, r3, #3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d123      	bne.n	8003a30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	08da      	lsrs	r2, r3, #3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3208      	adds	r2, #8
 80039f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	220f      	movs	r2, #15
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	08da      	lsrs	r2, r3, #3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	3208      	adds	r2, #8
 8003a2a:	69b9      	ldr	r1, [r7, #24]
 8003a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 0203 	and.w	r2, r3, #3
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f000 80ae 	beq.w	8003bce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	4b5d      	ldr	r3, [pc, #372]	; (8003bec <HAL_GPIO_Init+0x300>)
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	4a5c      	ldr	r2, [pc, #368]	; (8003bec <HAL_GPIO_Init+0x300>)
 8003a7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a80:	6453      	str	r3, [r2, #68]	; 0x44
 8003a82:	4b5a      	ldr	r3, [pc, #360]	; (8003bec <HAL_GPIO_Init+0x300>)
 8003a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a8e:	4a58      	ldr	r2, [pc, #352]	; (8003bf0 <HAL_GPIO_Init+0x304>)
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	089b      	lsrs	r3, r3, #2
 8003a94:	3302      	adds	r3, #2
 8003a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	220f      	movs	r2, #15
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a4f      	ldr	r2, [pc, #316]	; (8003bf4 <HAL_GPIO_Init+0x308>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d025      	beq.n	8003b06 <HAL_GPIO_Init+0x21a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a4e      	ldr	r2, [pc, #312]	; (8003bf8 <HAL_GPIO_Init+0x30c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d01f      	beq.n	8003b02 <HAL_GPIO_Init+0x216>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a4d      	ldr	r2, [pc, #308]	; (8003bfc <HAL_GPIO_Init+0x310>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d019      	beq.n	8003afe <HAL_GPIO_Init+0x212>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a4c      	ldr	r2, [pc, #304]	; (8003c00 <HAL_GPIO_Init+0x314>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d013      	beq.n	8003afa <HAL_GPIO_Init+0x20e>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a4b      	ldr	r2, [pc, #300]	; (8003c04 <HAL_GPIO_Init+0x318>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d00d      	beq.n	8003af6 <HAL_GPIO_Init+0x20a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a4a      	ldr	r2, [pc, #296]	; (8003c08 <HAL_GPIO_Init+0x31c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d007      	beq.n	8003af2 <HAL_GPIO_Init+0x206>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a49      	ldr	r2, [pc, #292]	; (8003c0c <HAL_GPIO_Init+0x320>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d101      	bne.n	8003aee <HAL_GPIO_Init+0x202>
 8003aea:	2306      	movs	r3, #6
 8003aec:	e00c      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003aee:	2307      	movs	r3, #7
 8003af0:	e00a      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003af2:	2305      	movs	r3, #5
 8003af4:	e008      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003af6:	2304      	movs	r3, #4
 8003af8:	e006      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003afa:	2303      	movs	r3, #3
 8003afc:	e004      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e002      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <HAL_GPIO_Init+0x21c>
 8003b06:	2300      	movs	r3, #0
 8003b08:	69fa      	ldr	r2, [r7, #28]
 8003b0a:	f002 0203 	and.w	r2, r2, #3
 8003b0e:	0092      	lsls	r2, r2, #2
 8003b10:	4093      	lsls	r3, r2
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b18:	4935      	ldr	r1, [pc, #212]	; (8003bf0 <HAL_GPIO_Init+0x304>)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	089b      	lsrs	r3, r3, #2
 8003b1e:	3302      	adds	r3, #2
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b26:	4b3a      	ldr	r3, [pc, #232]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b4a:	4a31      	ldr	r2, [pc, #196]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b50:	4b2f      	ldr	r3, [pc, #188]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003b6c:	69ba      	ldr	r2, [r7, #24]
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b74:	4a26      	ldr	r2, [pc, #152]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b7a:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b9e:	4a1c      	ldr	r2, [pc, #112]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ba4:	4b1a      	ldr	r3, [pc, #104]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bc8:	4a11      	ldr	r2, [pc, #68]	; (8003c10 <HAL_GPIO_Init+0x324>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	2b0f      	cmp	r3, #15
 8003bd8:	f67f ae96 	bls.w	8003908 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bdc:	bf00      	nop
 8003bde:	bf00      	nop
 8003be0:	3724      	adds	r7, #36	; 0x24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40013800 	.word	0x40013800
 8003bf4:	40020000 	.word	0x40020000
 8003bf8:	40020400 	.word	0x40020400
 8003bfc:	40020800 	.word	0x40020800
 8003c00:	40020c00 	.word	0x40020c00
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40021400 	.word	0x40021400
 8003c0c:	40021800 	.word	0x40021800
 8003c10:	40013c00 	.word	0x40013c00

08003c14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691a      	ldr	r2, [r3, #16]
 8003c24:	887b      	ldrh	r3, [r7, #2]
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
 8003c30:	e001      	b.n	8003c36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c32:	2300      	movs	r3, #0
 8003c34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	807b      	strh	r3, [r7, #2]
 8003c50:	4613      	mov	r3, r2
 8003c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c54:	787b      	ldrb	r3, [r7, #1]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c5a:	887a      	ldrh	r2, [r7, #2]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c60:	e003      	b.n	8003c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c62:	887b      	ldrh	r3, [r7, #2]
 8003c64:	041a      	lsls	r2, r3, #16
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	619a      	str	r2, [r3, #24]
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c82:	2300      	movs	r3, #0
 8003c84:	603b      	str	r3, [r7, #0]
 8003c86:	4b20      	ldr	r3, [pc, #128]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	4a1f      	ldr	r2, [pc, #124]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c90:	6413      	str	r3, [r2, #64]	; 0x40
 8003c92:	4b1d      	ldr	r3, [pc, #116]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9a:	603b      	str	r3, [r7, #0]
 8003c9c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c9e:	4b1b      	ldr	r3, [pc, #108]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x94>)
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ca4:	f7fe fc76 	bl	8002594 <HAL_GetTick>
 8003ca8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003caa:	e009      	b.n	8003cc0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cac:	f7fe fc72 	bl	8002594 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cba:	d901      	bls.n	8003cc0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e01f      	b.n	8003d00 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cc0:	4b13      	ldr	r3, [pc, #76]	; (8003d10 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ccc:	d1ee      	bne.n	8003cac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cce:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd4:	f7fe fc5e 	bl	8002594 <HAL_GetTick>
 8003cd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cda:	e009      	b.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cdc:	f7fe fc5a 	bl	8002594 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cea:	d901      	bls.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e007      	b.n	8003d00 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cf0:	4b07      	ldr	r3, [pc, #28]	; (8003d10 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003cfc:	d1ee      	bne.n	8003cdc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	420e0040 	.word	0x420e0040
 8003d10:	40007000 	.word	0x40007000
 8003d14:	420e0044 	.word	0x420e0044

08003d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0cc      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d2c:	4b68      	ldr	r3, [pc, #416]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 030f 	and.w	r3, r3, #15
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d90c      	bls.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3a:	4b65      	ldr	r3, [pc, #404]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d42:	4b63      	ldr	r3, [pc, #396]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d001      	beq.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e0b8      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d020      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d6c:	4b59      	ldr	r3, [pc, #356]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	4a58      	ldr	r2, [pc, #352]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d84:	4b53      	ldr	r3, [pc, #332]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	4a52      	ldr	r2, [pc, #328]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d90:	4b50      	ldr	r3, [pc, #320]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	494d      	ldr	r1, [pc, #308]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d044      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	4b47      	ldr	r3, [pc, #284]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d119      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e07f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d003      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd6:	4b3f      	ldr	r3, [pc, #252]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e06f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	4b3b      	ldr	r3, [pc, #236]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e067      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df6:	4b37      	ldr	r3, [pc, #220]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f023 0203 	bic.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4934      	ldr	r1, [pc, #208]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e08:	f7fe fbc4 	bl	8002594 <HAL_GetTick>
 8003e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7fe fbc0 	bl	8002594 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e04f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	4b2b      	ldr	r3, [pc, #172]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 020c 	and.w	r2, r3, #12
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d1eb      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e38:	4b25      	ldr	r3, [pc, #148]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d20c      	bcs.n	8003e60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e46:	4b22      	ldr	r3, [pc, #136]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b20      	ldr	r3, [pc, #128]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 030f 	and.w	r3, r3, #15
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e032      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6c:	4b19      	ldr	r3, [pc, #100]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4916      	ldr	r1, [pc, #88]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e8a:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	490e      	ldr	r1, [pc, #56]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e9e:	f000 fb7f 	bl	80045a0 <HAL_RCC_GetSysClockFreq>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	091b      	lsrs	r3, r3, #4
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	490a      	ldr	r1, [pc, #40]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	5ccb      	ldrb	r3, [r1, r3]
 8003eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb6:	4a09      	ldr	r2, [pc, #36]	; (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eba:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fe fb24 	bl	800250c <HAL_InitTick>

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023c00 	.word	0x40023c00
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	0800e688 	.word	0x0800e688
 8003edc:	20000000 	.word	0x20000000
 8003ee0:	20000004 	.word	0x20000004

08003ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee8:	4b03      	ldr	r3, [pc, #12]	; (8003ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eea:	681b      	ldr	r3, [r3, #0]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000000 	.word	0x20000000

08003efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f00:	f7ff fff0 	bl	8003ee4 <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	0a9b      	lsrs	r3, r3, #10
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4903      	ldr	r1, [pc, #12]	; (8003f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	0800e698 	.word	0x0800e698

08003f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f28:	f7ff ffdc 	bl	8003ee4 <HAL_RCC_GetHCLKFreq>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	0b5b      	lsrs	r3, r3, #13
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	4903      	ldr	r1, [pc, #12]	; (8003f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f3a:	5ccb      	ldrb	r3, [r1, r3]
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40023800 	.word	0x40023800
 8003f48:	0800e698 	.word	0x0800e698

08003f4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08c      	sub	sp, #48	; 0x30
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003f70:	2300      	movs	r3, #0
 8003f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d010      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003f84:	4b6f      	ldr	r3, [pc, #444]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f8a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	496c      	ldr	r1, [pc, #432]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d010      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003fb2:	4b64      	ldr	r3, [pc, #400]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fb8:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc0:	4960      	ldr	r1, [pc, #384]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0304 	and.w	r3, r3, #4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d017      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fe0:	4b58      	ldr	r3, [pc, #352]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fe6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	4955      	ldr	r1, [pc, #340]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ffe:	d101      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004000:	2301      	movs	r3, #1
 8004002:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800400c:	2301      	movs	r3, #1
 800400e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0308 	and.w	r3, r3, #8
 8004018:	2b00      	cmp	r3, #0
 800401a:	d017      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800401c:	4b49      	ldr	r3, [pc, #292]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800401e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004022:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800402a:	4946      	ldr	r1, [pc, #280]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800403a:	d101      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800403c:	2301      	movs	r3, #1
 800403e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004048:	2301      	movs	r3, #1
 800404a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0320 	and.w	r3, r3, #32
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 808a 	beq.w	800416e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800405a:	2300      	movs	r3, #0
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	4b39      	ldr	r3, [pc, #228]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	4a38      	ldr	r2, [pc, #224]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004068:	6413      	str	r3, [r2, #64]	; 0x40
 800406a:	4b36      	ldr	r3, [pc, #216]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004076:	4b34      	ldr	r3, [pc, #208]	; (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a33      	ldr	r2, [pc, #204]	; (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800407c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004080:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004082:	f7fe fa87 	bl	8002594 <HAL_GetTick>
 8004086:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800408a:	f7fe fa83 	bl	8002594 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e278      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800409c:	4b2a      	ldr	r3, [pc, #168]	; (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040a8:	4b26      	ldr	r3, [pc, #152]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b0:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d02f      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c0:	6a3a      	ldr	r2, [r7, #32]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d028      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c6:	4b1f      	ldr	r3, [pc, #124]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ce:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d0:	4b1e      	ldr	r3, [pc, #120]	; (800414c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d6:	4b1d      	ldr	r3, [pc, #116]	; (800414c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80040dc:	4a19      	ldr	r2, [pc, #100]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040e2:	4b18      	ldr	r3, [pc, #96]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d114      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fe fa51 	bl	8002594 <HAL_GetTick>
 80040f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fe fa4d 	bl	8002594 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	; 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e240      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410c:	4b0d      	ldr	r3, [pc, #52]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800410e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ee      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004124:	d114      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004126:	4b07      	ldr	r3, [pc, #28]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413a:	4902      	ldr	r1, [pc, #8]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800413c:	4313      	orrs	r3, r2
 800413e:	608b      	str	r3, [r1, #8]
 8004140:	e00c      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004142:	bf00      	nop
 8004144:	40023800 	.word	0x40023800
 8004148:	40007000 	.word	0x40007000
 800414c:	42470e40 	.word	0x42470e40
 8004150:	4b4a      	ldr	r3, [pc, #296]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	4a49      	ldr	r2, [pc, #292]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004156:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800415a:	6093      	str	r3, [r2, #8]
 800415c:	4b47      	ldr	r3, [pc, #284]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800415e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004168:	4944      	ldr	r1, [pc, #272]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800416a:	4313      	orrs	r3, r2
 800416c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	d004      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004180:	4b3f      	ldr	r3, [pc, #252]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004182:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00a      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004190:	4b3a      	ldr	r3, [pc, #232]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004192:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004196:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419e:	4937      	ldr	r1, [pc, #220]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00a      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041b2:	4b32      	ldr	r3, [pc, #200]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041b8:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041c0:	492e      	ldr	r1, [pc, #184]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d011      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80041d4:	4b29      	ldr	r3, [pc, #164]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041da:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e2:	4926      	ldr	r1, [pc, #152]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041f2:	d101      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80041f4:	2301      	movs	r3, #1
 80041f6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004204:	4b1d      	ldr	r3, [pc, #116]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004206:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800420a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004212:	491a      	ldr	r1, [pc, #104]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004222:	2b00      	cmp	r3, #0
 8004224:	d011      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004226:	4b15      	ldr	r3, [pc, #84]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004228:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800422c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004234:	4911      	ldr	r1, [pc, #68]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004240:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004244:	d101      	bne.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004246:	2301      	movs	r3, #1
 8004248:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800424a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424c:	2b01      	cmp	r3, #1
 800424e:	d005      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004258:	f040 80ff 	bne.w	800445a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800425c:	4b09      	ldr	r3, [pc, #36]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800425e:	2200      	movs	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004262:	f7fe f997 	bl	8002594 <HAL_GetTick>
 8004266:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004268:	e00e      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800426a:	f7fe f993 	bl	8002594 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d907      	bls.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e188      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800427c:	40023800 	.word	0x40023800
 8004280:	424711e0 	.word	0x424711e0
 8004284:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004288:	4b7e      	ldr	r3, [pc, #504]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1ea      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d009      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d028      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d124      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80042bc:	4b71      	ldr	r3, [pc, #452]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042c2:	0c1b      	lsrs	r3, r3, #16
 80042c4:	f003 0303 	and.w	r3, r3, #3
 80042c8:	3301      	adds	r3, #1
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80042ce:	4b6d      	ldr	r3, [pc, #436]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042d4:	0e1b      	lsrs	r3, r3, #24
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	019b      	lsls	r3, r3, #6
 80042e6:	431a      	orrs	r2, r3
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	085b      	lsrs	r3, r3, #1
 80042ec:	3b01      	subs	r3, #1
 80042ee:	041b      	lsls	r3, r3, #16
 80042f0:	431a      	orrs	r2, r3
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	061b      	lsls	r3, r3, #24
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	071b      	lsls	r3, r3, #28
 80042fe:	4961      	ldr	r1, [pc, #388]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004300:	4313      	orrs	r3, r2
 8004302:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d004      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800431a:	d00a      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004324:	2b00      	cmp	r3, #0
 8004326:	d035      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004330:	d130      	bne.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004332:	4b54      	ldr	r3, [pc, #336]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004334:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004338:	0c1b      	lsrs	r3, r3, #16
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	3301      	adds	r3, #1
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004344:	4b4f      	ldr	r3, [pc, #316]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800434a:	0f1b      	lsrs	r3, r3, #28
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	019b      	lsls	r3, r3, #6
 800435c:	431a      	orrs	r2, r3
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	3b01      	subs	r3, #1
 8004364:	041b      	lsls	r3, r3, #16
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	431a      	orrs	r2, r3
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	071b      	lsls	r3, r3, #28
 8004374:	4943      	ldr	r1, [pc, #268]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800437c:	4b41      	ldr	r3, [pc, #260]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800437e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004382:	f023 021f 	bic.w	r2, r3, #31
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	3b01      	subs	r3, #1
 800438c:	493d      	ldr	r1, [pc, #244]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439c:	2b00      	cmp	r3, #0
 800439e:	d029      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043a8:	d124      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80043aa:	4b36      	ldr	r3, [pc, #216]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80043ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043b0:	0c1b      	lsrs	r3, r3, #16
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	3301      	adds	r3, #1
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043bc:	4b31      	ldr	r3, [pc, #196]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80043be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043c2:	0f1b      	lsrs	r3, r3, #28
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	019b      	lsls	r3, r3, #6
 80043d4:	431a      	orrs	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	085b      	lsrs	r3, r3, #1
 80043dc:	3b01      	subs	r3, #1
 80043de:	041b      	lsls	r3, r3, #16
 80043e0:	431a      	orrs	r2, r3
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	061b      	lsls	r3, r3, #24
 80043e6:	431a      	orrs	r2, r3
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	071b      	lsls	r3, r3, #28
 80043ec:	4925      	ldr	r1, [pc, #148]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d016      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	019b      	lsls	r3, r3, #6
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	085b      	lsrs	r3, r3, #1
 8004412:	3b01      	subs	r3, #1
 8004414:	041b      	lsls	r3, r3, #16
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	061b      	lsls	r3, r3, #24
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	071b      	lsls	r3, r3, #28
 8004426:	4917      	ldr	r1, [pc, #92]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800442e:	4b16      	ldr	r3, [pc, #88]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004430:	2201      	movs	r2, #1
 8004432:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004434:	f7fe f8ae 	bl	8002594 <HAL_GetTick>
 8004438:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800443a:	e008      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800443c:	f7fe f8aa 	bl	8002594 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e09f      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800444e:	4b0d      	ldr	r3, [pc, #52]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0f0      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800445a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445c:	2b01      	cmp	r3, #1
 800445e:	f040 8095 	bne.w	800458c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004462:	4b0a      	ldr	r3, [pc, #40]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004468:	f7fe f894 	bl	8002594 <HAL_GetTick>
 800446c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800446e:	e00f      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004470:	f7fe f890 	bl	8002594 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d908      	bls.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e085      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004482:	bf00      	nop
 8004484:	40023800 	.word	0x40023800
 8004488:	42470068 	.word	0x42470068
 800448c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004490:	4b41      	ldr	r3, [pc, #260]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004498:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800449c:	d0e8      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d02b      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d127      	bne.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80044c6:	4b34      	ldr	r3, [pc, #208]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044cc:	0c1b      	lsrs	r3, r3, #16
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	3301      	adds	r3, #1
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699a      	ldr	r2, [r3, #24]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	019b      	lsls	r3, r3, #6
 80044e2:	431a      	orrs	r2, r3
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	085b      	lsrs	r3, r3, #1
 80044e8:	3b01      	subs	r3, #1
 80044ea:	041b      	lsls	r3, r3, #16
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	061b      	lsls	r3, r3, #24
 80044f4:	4928      	ldr	r1, [pc, #160]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80044fc:	4b26      	ldr	r3, [pc, #152]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004502:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450a:	3b01      	subs	r3, #1
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	4922      	ldr	r1, [pc, #136]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01d      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004526:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800452a:	d118      	bne.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800452c:	4b1a      	ldr	r3, [pc, #104]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800452e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004532:	0e1b      	lsrs	r3, r3, #24
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699a      	ldr	r2, [r3, #24]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	019b      	lsls	r3, r3, #6
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	085b      	lsrs	r3, r3, #1
 800454c:	3b01      	subs	r3, #1
 800454e:	041b      	lsls	r3, r3, #16
 8004550:	431a      	orrs	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	061b      	lsls	r3, r3, #24
 8004556:	4910      	ldr	r1, [pc, #64]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800455e:	4b0f      	ldr	r3, [pc, #60]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004560:	2201      	movs	r2, #1
 8004562:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004564:	f7fe f816 	bl	8002594 <HAL_GetTick>
 8004568:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800456a:	e008      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800456c:	f7fe f812 	bl	8002594 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e007      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800457e:	4b06      	ldr	r3, [pc, #24]	; (8004598 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004586:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800458a:	d1ef      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3730      	adds	r7, #48	; 0x30
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40023800 	.word	0x40023800
 800459c:	42470070 	.word	0x42470070

080045a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a4:	b0ae      	sub	sp, #184	; 0xb8
 80045a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045c6:	4bcb      	ldr	r3, [pc, #812]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b0c      	cmp	r3, #12
 80045d0:	f200 8206 	bhi.w	80049e0 <HAL_RCC_GetSysClockFreq+0x440>
 80045d4:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80045d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045da:	bf00      	nop
 80045dc:	08004611 	.word	0x08004611
 80045e0:	080049e1 	.word	0x080049e1
 80045e4:	080049e1 	.word	0x080049e1
 80045e8:	080049e1 	.word	0x080049e1
 80045ec:	08004619 	.word	0x08004619
 80045f0:	080049e1 	.word	0x080049e1
 80045f4:	080049e1 	.word	0x080049e1
 80045f8:	080049e1 	.word	0x080049e1
 80045fc:	08004621 	.word	0x08004621
 8004600:	080049e1 	.word	0x080049e1
 8004604:	080049e1 	.word	0x080049e1
 8004608:	080049e1 	.word	0x080049e1
 800460c:	08004811 	.word	0x08004811
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004610:	4bb9      	ldr	r3, [pc, #740]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004612:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004616:	e1e7      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004618:	4bb8      	ldr	r3, [pc, #736]	; (80048fc <HAL_RCC_GetSysClockFreq+0x35c>)
 800461a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800461e:	e1e3      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004620:	4bb4      	ldr	r3, [pc, #720]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004628:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800462c:	4bb1      	ldr	r3, [pc, #708]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d071      	beq.n	800471c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004638:	4bae      	ldr	r3, [pc, #696]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	2200      	movs	r2, #0
 8004640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004644:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004648:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800464c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004650:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004654:	2300      	movs	r3, #0
 8004656:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800465a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800465e:	4622      	mov	r2, r4
 8004660:	462b      	mov	r3, r5
 8004662:	f04f 0000 	mov.w	r0, #0
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	0159      	lsls	r1, r3, #5
 800466c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004670:	0150      	lsls	r0, r2, #5
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	4621      	mov	r1, r4
 8004678:	1a51      	subs	r1, r2, r1
 800467a:	6439      	str	r1, [r7, #64]	; 0x40
 800467c:	4629      	mov	r1, r5
 800467e:	eb63 0301 	sbc.w	r3, r3, r1
 8004682:	647b      	str	r3, [r7, #68]	; 0x44
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004690:	4649      	mov	r1, r9
 8004692:	018b      	lsls	r3, r1, #6
 8004694:	4641      	mov	r1, r8
 8004696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800469a:	4641      	mov	r1, r8
 800469c:	018a      	lsls	r2, r1, #6
 800469e:	4641      	mov	r1, r8
 80046a0:	1a51      	subs	r1, r2, r1
 80046a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80046a4:	4649      	mov	r1, r9
 80046a6:	eb63 0301 	sbc.w	r3, r3, r1
 80046aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80046b8:	4649      	mov	r1, r9
 80046ba:	00cb      	lsls	r3, r1, #3
 80046bc:	4641      	mov	r1, r8
 80046be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046c2:	4641      	mov	r1, r8
 80046c4:	00ca      	lsls	r2, r1, #3
 80046c6:	4610      	mov	r0, r2
 80046c8:	4619      	mov	r1, r3
 80046ca:	4603      	mov	r3, r0
 80046cc:	4622      	mov	r2, r4
 80046ce:	189b      	adds	r3, r3, r2
 80046d0:	633b      	str	r3, [r7, #48]	; 0x30
 80046d2:	462b      	mov	r3, r5
 80046d4:	460a      	mov	r2, r1
 80046d6:	eb42 0303 	adc.w	r3, r2, r3
 80046da:	637b      	str	r3, [r7, #52]	; 0x34
 80046dc:	f04f 0200 	mov.w	r2, #0
 80046e0:	f04f 0300 	mov.w	r3, #0
 80046e4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046e8:	4629      	mov	r1, r5
 80046ea:	024b      	lsls	r3, r1, #9
 80046ec:	4621      	mov	r1, r4
 80046ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046f2:	4621      	mov	r1, r4
 80046f4:	024a      	lsls	r2, r1, #9
 80046f6:	4610      	mov	r0, r2
 80046f8:	4619      	mov	r1, r3
 80046fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046fe:	2200      	movs	r2, #0
 8004700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004704:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004708:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800470c:	f7fc fabc 	bl	8000c88 <__aeabi_uldivmod>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4613      	mov	r3, r2
 8004716:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800471a:	e067      	b.n	80047ec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800471c:	4b75      	ldr	r3, [pc, #468]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	099b      	lsrs	r3, r3, #6
 8004722:	2200      	movs	r2, #0
 8004724:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004728:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800472c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004734:	67bb      	str	r3, [r7, #120]	; 0x78
 8004736:	2300      	movs	r3, #0
 8004738:	67fb      	str	r3, [r7, #124]	; 0x7c
 800473a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	f04f 0000 	mov.w	r0, #0
 8004746:	f04f 0100 	mov.w	r1, #0
 800474a:	0159      	lsls	r1, r3, #5
 800474c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004750:	0150      	lsls	r0, r2, #5
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	4621      	mov	r1, r4
 8004758:	1a51      	subs	r1, r2, r1
 800475a:	62b9      	str	r1, [r7, #40]	; 0x28
 800475c:	4629      	mov	r1, r5
 800475e:	eb63 0301 	sbc.w	r3, r3, r1
 8004762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004770:	4649      	mov	r1, r9
 8004772:	018b      	lsls	r3, r1, #6
 8004774:	4641      	mov	r1, r8
 8004776:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800477a:	4641      	mov	r1, r8
 800477c:	018a      	lsls	r2, r1, #6
 800477e:	4641      	mov	r1, r8
 8004780:	ebb2 0a01 	subs.w	sl, r2, r1
 8004784:	4649      	mov	r1, r9
 8004786:	eb63 0b01 	sbc.w	fp, r3, r1
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004796:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800479a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800479e:	4692      	mov	sl, r2
 80047a0:	469b      	mov	fp, r3
 80047a2:	4623      	mov	r3, r4
 80047a4:	eb1a 0303 	adds.w	r3, sl, r3
 80047a8:	623b      	str	r3, [r7, #32]
 80047aa:	462b      	mov	r3, r5
 80047ac:	eb4b 0303 	adc.w	r3, fp, r3
 80047b0:	627b      	str	r3, [r7, #36]	; 0x24
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80047be:	4629      	mov	r1, r5
 80047c0:	028b      	lsls	r3, r1, #10
 80047c2:	4621      	mov	r1, r4
 80047c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c8:	4621      	mov	r1, r4
 80047ca:	028a      	lsls	r2, r1, #10
 80047cc:	4610      	mov	r0, r2
 80047ce:	4619      	mov	r1, r3
 80047d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047d4:	2200      	movs	r2, #0
 80047d6:	673b      	str	r3, [r7, #112]	; 0x70
 80047d8:	677a      	str	r2, [r7, #116]	; 0x74
 80047da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80047de:	f7fc fa53 	bl	8000c88 <__aeabi_uldivmod>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4613      	mov	r3, r2
 80047e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047ec:	4b41      	ldr	r3, [pc, #260]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	0c1b      	lsrs	r3, r3, #16
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	3301      	adds	r3, #1
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80047fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004802:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004806:	fbb2 f3f3 	udiv	r3, r2, r3
 800480a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800480e:	e0eb      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004810:	4b38      	ldr	r3, [pc, #224]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004818:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800481c:	4b35      	ldr	r3, [pc, #212]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d06b      	beq.n	8004900 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004828:	4b32      	ldr	r3, [pc, #200]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	099b      	lsrs	r3, r3, #6
 800482e:	2200      	movs	r2, #0
 8004830:	66bb      	str	r3, [r7, #104]	; 0x68
 8004832:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004834:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483a:	663b      	str	r3, [r7, #96]	; 0x60
 800483c:	2300      	movs	r3, #0
 800483e:	667b      	str	r3, [r7, #100]	; 0x64
 8004840:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004844:	4622      	mov	r2, r4
 8004846:	462b      	mov	r3, r5
 8004848:	f04f 0000 	mov.w	r0, #0
 800484c:	f04f 0100 	mov.w	r1, #0
 8004850:	0159      	lsls	r1, r3, #5
 8004852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004856:	0150      	lsls	r0, r2, #5
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4621      	mov	r1, r4
 800485e:	1a51      	subs	r1, r2, r1
 8004860:	61b9      	str	r1, [r7, #24]
 8004862:	4629      	mov	r1, r5
 8004864:	eb63 0301 	sbc.w	r3, r3, r1
 8004868:	61fb      	str	r3, [r7, #28]
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004876:	4659      	mov	r1, fp
 8004878:	018b      	lsls	r3, r1, #6
 800487a:	4651      	mov	r1, sl
 800487c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004880:	4651      	mov	r1, sl
 8004882:	018a      	lsls	r2, r1, #6
 8004884:	4651      	mov	r1, sl
 8004886:	ebb2 0801 	subs.w	r8, r2, r1
 800488a:	4659      	mov	r1, fp
 800488c:	eb63 0901 	sbc.w	r9, r3, r1
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	f04f 0300 	mov.w	r3, #0
 8004898:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800489c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048a4:	4690      	mov	r8, r2
 80048a6:	4699      	mov	r9, r3
 80048a8:	4623      	mov	r3, r4
 80048aa:	eb18 0303 	adds.w	r3, r8, r3
 80048ae:	613b      	str	r3, [r7, #16]
 80048b0:	462b      	mov	r3, r5
 80048b2:	eb49 0303 	adc.w	r3, r9, r3
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f04f 0300 	mov.w	r3, #0
 80048c0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80048c4:	4629      	mov	r1, r5
 80048c6:	024b      	lsls	r3, r1, #9
 80048c8:	4621      	mov	r1, r4
 80048ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80048ce:	4621      	mov	r1, r4
 80048d0:	024a      	lsls	r2, r1, #9
 80048d2:	4610      	mov	r0, r2
 80048d4:	4619      	mov	r1, r3
 80048d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048da:	2200      	movs	r2, #0
 80048dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80048de:	65fa      	str	r2, [r7, #92]	; 0x5c
 80048e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048e4:	f7fc f9d0 	bl	8000c88 <__aeabi_uldivmod>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4613      	mov	r3, r2
 80048ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048f2:	e065      	b.n	80049c0 <HAL_RCC_GetSysClockFreq+0x420>
 80048f4:	40023800 	.word	0x40023800
 80048f8:	00f42400 	.word	0x00f42400
 80048fc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004900:	4b3d      	ldr	r3, [pc, #244]	; (80049f8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	099b      	lsrs	r3, r3, #6
 8004906:	2200      	movs	r2, #0
 8004908:	4618      	mov	r0, r3
 800490a:	4611      	mov	r1, r2
 800490c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004910:	653b      	str	r3, [r7, #80]	; 0x50
 8004912:	2300      	movs	r3, #0
 8004914:	657b      	str	r3, [r7, #84]	; 0x54
 8004916:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800491a:	4642      	mov	r2, r8
 800491c:	464b      	mov	r3, r9
 800491e:	f04f 0000 	mov.w	r0, #0
 8004922:	f04f 0100 	mov.w	r1, #0
 8004926:	0159      	lsls	r1, r3, #5
 8004928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800492c:	0150      	lsls	r0, r2, #5
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4641      	mov	r1, r8
 8004934:	1a51      	subs	r1, r2, r1
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	4649      	mov	r1, r9
 800493a:	eb63 0301 	sbc.w	r3, r3, r1
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	f04f 0200 	mov.w	r2, #0
 8004944:	f04f 0300 	mov.w	r3, #0
 8004948:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800494c:	4659      	mov	r1, fp
 800494e:	018b      	lsls	r3, r1, #6
 8004950:	4651      	mov	r1, sl
 8004952:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004956:	4651      	mov	r1, sl
 8004958:	018a      	lsls	r2, r1, #6
 800495a:	4651      	mov	r1, sl
 800495c:	1a54      	subs	r4, r2, r1
 800495e:	4659      	mov	r1, fp
 8004960:	eb63 0501 	sbc.w	r5, r3, r1
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	f04f 0300 	mov.w	r3, #0
 800496c:	00eb      	lsls	r3, r5, #3
 800496e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004972:	00e2      	lsls	r2, r4, #3
 8004974:	4614      	mov	r4, r2
 8004976:	461d      	mov	r5, r3
 8004978:	4643      	mov	r3, r8
 800497a:	18e3      	adds	r3, r4, r3
 800497c:	603b      	str	r3, [r7, #0]
 800497e:	464b      	mov	r3, r9
 8004980:	eb45 0303 	adc.w	r3, r5, r3
 8004984:	607b      	str	r3, [r7, #4]
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004992:	4629      	mov	r1, r5
 8004994:	028b      	lsls	r3, r1, #10
 8004996:	4621      	mov	r1, r4
 8004998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800499c:	4621      	mov	r1, r4
 800499e:	028a      	lsls	r2, r1, #10
 80049a0:	4610      	mov	r0, r2
 80049a2:	4619      	mov	r1, r3
 80049a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80049a8:	2200      	movs	r2, #0
 80049aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80049ac:	64fa      	str	r2, [r7, #76]	; 0x4c
 80049ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80049b2:	f7fc f969 	bl	8000c88 <__aeabi_uldivmod>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4613      	mov	r3, r2
 80049bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80049c0:	4b0d      	ldr	r3, [pc, #52]	; (80049f8 <HAL_RCC_GetSysClockFreq+0x458>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	0f1b      	lsrs	r3, r3, #28
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80049ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80049d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80049d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80049de:	e003      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049e0:	4b06      	ldr	r3, [pc, #24]	; (80049fc <HAL_RCC_GetSysClockFreq+0x45c>)
 80049e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80049e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	37b8      	adds	r7, #184	; 0xb8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049f6:	bf00      	nop
 80049f8:	40023800 	.word	0x40023800
 80049fc:	00f42400 	.word	0x00f42400

08004a00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e28d      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 8083 	beq.w	8004b26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004a20:	4b94      	ldr	r3, [pc, #592]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 030c 	and.w	r3, r3, #12
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d019      	beq.n	8004a60 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004a2c:	4b91      	ldr	r3, [pc, #580]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d106      	bne.n	8004a46 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004a38:	4b8e      	ldr	r3, [pc, #568]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a44:	d00c      	beq.n	8004a60 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a46:	4b8b      	ldr	r3, [pc, #556]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004a4e:	2b0c      	cmp	r3, #12
 8004a50:	d112      	bne.n	8004a78 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a52:	4b88      	ldr	r3, [pc, #544]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a5e:	d10b      	bne.n	8004a78 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a60:	4b84      	ldr	r3, [pc, #528]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x124>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d157      	bne.n	8004b24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e25a      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a80:	d106      	bne.n	8004a90 <HAL_RCC_OscConfig+0x90>
 8004a82:	4b7c      	ldr	r3, [pc, #496]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a7b      	ldr	r2, [pc, #492]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	e01d      	b.n	8004acc <HAL_RCC_OscConfig+0xcc>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a98:	d10c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0xb4>
 8004a9a:	4b76      	ldr	r3, [pc, #472]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a75      	ldr	r2, [pc, #468]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b73      	ldr	r3, [pc, #460]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a72      	ldr	r2, [pc, #456]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0xcc>
 8004ab4:	4b6f      	ldr	r3, [pc, #444]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a6e      	ldr	r2, [pc, #440]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	4b6c      	ldr	r3, [pc, #432]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a6b      	ldr	r2, [pc, #428]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d013      	beq.n	8004afc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fd fd5e 	bl	8002594 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004adc:	f7fd fd5a 	bl	8002594 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b64      	cmp	r3, #100	; 0x64
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e21f      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b61      	ldr	r3, [pc, #388]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0xdc>
 8004afa:	e014      	b.n	8004b26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afc:	f7fd fd4a 	bl	8002594 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fd fd46 	bl	8002594 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	; 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e20b      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b16:	4b57      	ldr	r3, [pc, #348]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0x104>
 8004b22:	e000      	b.n	8004b26 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d06f      	beq.n	8004c12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004b32:	4b50      	ldr	r3, [pc, #320]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d017      	beq.n	8004b6e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b3e:	4b4d      	ldr	r3, [pc, #308]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d105      	bne.n	8004b56 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b4a:	4b4a      	ldr	r3, [pc, #296]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00b      	beq.n	8004b6e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b56:	4b47      	ldr	r3, [pc, #284]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b5e:	2b0c      	cmp	r3, #12
 8004b60:	d11c      	bne.n	8004b9c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b62:	4b44      	ldr	r3, [pc, #272]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d116      	bne.n	8004b9c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6e:	4b41      	ldr	r3, [pc, #260]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_RCC_OscConfig+0x186>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d001      	beq.n	8004b86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e1d3      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b86:	4b3b      	ldr	r3, [pc, #236]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	00db      	lsls	r3, r3, #3
 8004b94:	4937      	ldr	r1, [pc, #220]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b9a:	e03a      	b.n	8004c12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d020      	beq.n	8004be6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ba4:	4b34      	ldr	r3, [pc, #208]	; (8004c78 <HAL_RCC_OscConfig+0x278>)
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004baa:	f7fd fcf3 	bl	8002594 <HAL_GetTick>
 8004bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb0:	e008      	b.n	8004bc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bb2:	f7fd fcef 	bl	8002594 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e1b4      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc4:	4b2b      	ldr	r3, [pc, #172]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0f0      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd0:	4b28      	ldr	r3, [pc, #160]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	4925      	ldr	r1, [pc, #148]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	600b      	str	r3, [r1, #0]
 8004be4:	e015      	b.n	8004c12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be6:	4b24      	ldr	r3, [pc, #144]	; (8004c78 <HAL_RCC_OscConfig+0x278>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bec:	f7fd fcd2 	bl	8002594 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bf4:	f7fd fcce 	bl	8002594 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e193      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c06:	4b1b      	ldr	r3, [pc, #108]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f0      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d036      	beq.n	8004c8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d016      	beq.n	8004c54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c26:	4b15      	ldr	r3, [pc, #84]	; (8004c7c <HAL_RCC_OscConfig+0x27c>)
 8004c28:	2201      	movs	r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2c:	f7fd fcb2 	bl	8002594 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c34:	f7fd fcae 	bl	8002594 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e173      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c46:	4b0b      	ldr	r3, [pc, #44]	; (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x234>
 8004c52:	e01b      	b.n	8004c8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c54:	4b09      	ldr	r3, [pc, #36]	; (8004c7c <HAL_RCC_OscConfig+0x27c>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5a:	f7fd fc9b 	bl	8002594 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c60:	e00e      	b.n	8004c80 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c62:	f7fd fc97 	bl	8002594 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d907      	bls.n	8004c80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e15c      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
 8004c74:	40023800 	.word	0x40023800
 8004c78:	42470000 	.word	0x42470000
 8004c7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c80:	4b8a      	ldr	r3, [pc, #552]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1ea      	bne.n	8004c62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 8097 	beq.w	8004dc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c9e:	4b83      	ldr	r3, [pc, #524]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10f      	bne.n	8004cca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	4b7f      	ldr	r3, [pc, #508]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	4a7e      	ldr	r2, [pc, #504]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cba:	4b7c      	ldr	r3, [pc, #496]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cca:	4b79      	ldr	r3, [pc, #484]	; (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d118      	bne.n	8004d08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd6:	4b76      	ldr	r3, [pc, #472]	; (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a75      	ldr	r2, [pc, #468]	; (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce2:	f7fd fc57 	bl	8002594 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cea:	f7fd fc53 	bl	8002594 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e118      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfc:	4b6c      	ldr	r3, [pc, #432]	; (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x31e>
 8004d10:	4b66      	ldr	r3, [pc, #408]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d14:	4a65      	ldr	r2, [pc, #404]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d1c:	e01c      	b.n	8004d58 <HAL_RCC_OscConfig+0x358>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b05      	cmp	r3, #5
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0x340>
 8004d26:	4b61      	ldr	r3, [pc, #388]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	4a60      	ldr	r2, [pc, #384]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d2c:	f043 0304 	orr.w	r3, r3, #4
 8004d30:	6713      	str	r3, [r2, #112]	; 0x70
 8004d32:	4b5e      	ldr	r3, [pc, #376]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d36:	4a5d      	ldr	r2, [pc, #372]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d3e:	e00b      	b.n	8004d58 <HAL_RCC_OscConfig+0x358>
 8004d40:	4b5a      	ldr	r3, [pc, #360]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d44:	4a59      	ldr	r2, [pc, #356]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d46:	f023 0301 	bic.w	r3, r3, #1
 8004d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d4c:	4b57      	ldr	r3, [pc, #348]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d50:	4a56      	ldr	r2, [pc, #344]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d52:	f023 0304 	bic.w	r3, r3, #4
 8004d56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d015      	beq.n	8004d8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d60:	f7fd fc18 	bl	8002594 <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d66:	e00a      	b.n	8004d7e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d68:	f7fd fc14 	bl	8002594 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e0d7      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d7e:	4b4b      	ldr	r3, [pc, #300]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d0ee      	beq.n	8004d68 <HAL_RCC_OscConfig+0x368>
 8004d8a:	e014      	b.n	8004db6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8c:	f7fd fc02 	bl	8002594 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d92:	e00a      	b.n	8004daa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d94:	f7fd fbfe 	bl	8002594 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e0c1      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004daa:	4b40      	ldr	r3, [pc, #256]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1ee      	bne.n	8004d94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004db6:	7dfb      	ldrb	r3, [r7, #23]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbc:	4b3b      	ldr	r3, [pc, #236]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc0:	4a3a      	ldr	r2, [pc, #232]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 80ad 	beq.w	8004f2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dd2:	4b36      	ldr	r3, [pc, #216]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	2b08      	cmp	r3, #8
 8004ddc:	d060      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d145      	bne.n	8004e72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004de6:	4b33      	ldr	r3, [pc, #204]	; (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dec:	f7fd fbd2 	bl	8002594 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004df4:	f7fd fbce 	bl	8002594 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e093      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e06:	4b29      	ldr	r3, [pc, #164]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f0      	bne.n	8004df4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69da      	ldr	r2, [r3, #28]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e20:	019b      	lsls	r3, r3, #6
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e34:	061b      	lsls	r3, r3, #24
 8004e36:	431a      	orrs	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3c:	071b      	lsls	r3, r3, #28
 8004e3e:	491b      	ldr	r1, [pc, #108]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e44:	4b1b      	ldr	r3, [pc, #108]	; (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004e46:	2201      	movs	r2, #1
 8004e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4a:	f7fd fba3 	bl	8002594 <HAL_GetTick>
 8004e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e50:	e008      	b.n	8004e64 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e52:	f7fd fb9f 	bl	8002594 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e064      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e64:	4b11      	ldr	r3, [pc, #68]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0f0      	beq.n	8004e52 <HAL_RCC_OscConfig+0x452>
 8004e70:	e05c      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e72:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fd fb8c 	bl	8002594 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e80:	f7fd fb88 	bl	8002594 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e04d      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e92:	4b06      	ldr	r3, [pc, #24]	; (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f0      	bne.n	8004e80 <HAL_RCC_OscConfig+0x480>
 8004e9e:	e045      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	699b      	ldr	r3, [r3, #24]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d107      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e040      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	40007000 	.word	0x40007000
 8004eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004eb8:	4b1f      	ldr	r3, [pc, #124]	; (8004f38 <HAL_RCC_OscConfig+0x538>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d030      	beq.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d129      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d122      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ee8:	4013      	ands	r3, r2
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d119      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efe:	085b      	lsrs	r3, r3, #1
 8004f00:	3b01      	subs	r3, #1
 8004f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d10f      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d107      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d001      	beq.n	8004f2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40023800 	.word	0x40023800

08004f3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e066      	b.n	8005020 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	7f5b      	ldrb	r3, [r3, #29]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d105      	bne.n	8004f68 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fd f86a 	bl	800203c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	22ca      	movs	r2, #202	; 0xca
 8004f74:	625a      	str	r2, [r3, #36]	; 0x24
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2253      	movs	r2, #83	; 0x53
 8004f7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f998 	bl	80052b4 <RTC_EnterInitMode>
 8004f84:	4603      	mov	r3, r0
 8004f86:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d12c      	bne.n	8004fe8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6812      	ldr	r2, [r2, #0]
 8004f98:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fa0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6899      	ldr	r1, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	68d2      	ldr	r2, [r2, #12]
 8004fc8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	6919      	ldr	r1, [r3, #16]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	041a      	lsls	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f99f 	bl	8005322 <RTC_ExitInitMode>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d113      	bne.n	8005016 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ffc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699a      	ldr	r2, [r3, #24]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	22ff      	movs	r2, #255	; 0xff
 800501c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800501e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005028:	b590      	push	{r4, r7, lr}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	7f1b      	ldrb	r3, [r3, #28]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_RTC_SetTime+0x1c>
 8005040:	2302      	movs	r3, #2
 8005042:	e087      	b.n	8005154 <HAL_RTC_SetTime+0x12c>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2202      	movs	r2, #2
 800504e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d126      	bne.n	80050a4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2200      	movs	r2, #0
 8005068:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f000 f97c 	bl	800536c <RTC_ByteToBcd2>
 8005074:	4603      	mov	r3, r0
 8005076:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	785b      	ldrb	r3, [r3, #1]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 f975 	bl	800536c <RTC_ByteToBcd2>
 8005082:	4603      	mov	r3, r0
 8005084:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005086:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	789b      	ldrb	r3, [r3, #2]
 800508c:	4618      	mov	r0, r3
 800508e:	f000 f96d 	bl	800536c <RTC_ByteToBcd2>
 8005092:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005094:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	78db      	ldrb	r3, [r3, #3]
 800509c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800509e:	4313      	orrs	r3, r2
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	e018      	b.n	80050d6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d102      	bne.n	80050b8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2200      	movs	r2, #0
 80050b6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	785b      	ldrb	r3, [r3, #1]
 80050c2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80050c4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80050ca:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	78db      	ldrb	r3, [r3, #3]
 80050d0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	22ca      	movs	r2, #202	; 0xca
 80050dc:	625a      	str	r2, [r3, #36]	; 0x24
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2253      	movs	r2, #83	; 0x53
 80050e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 f8e4 	bl	80052b4 <RTC_EnterInitMode>
 80050ec:	4603      	mov	r3, r0
 80050ee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80050f0:	7cfb      	ldrb	r3, [r7, #19]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d120      	bne.n	8005138 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005100:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005104:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005114:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6899      	ldr	r1, [r3, #8]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	431a      	orrs	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f8f7 	bl	8005322 <RTC_ExitInitMode>
 8005134:	4603      	mov	r3, r0
 8005136:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005138:	7cfb      	ldrb	r3, [r7, #19]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d102      	bne.n	8005144 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	22ff      	movs	r2, #255	; 0xff
 800514a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	771a      	strb	r2, [r3, #28]

  return status;
 8005152:	7cfb      	ldrb	r3, [r7, #19]
}
 8005154:	4618      	mov	r0, r3
 8005156:	371c      	adds	r7, #28
 8005158:	46bd      	mov	sp, r7
 800515a:	bd90      	pop	{r4, r7, pc}

0800515c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800515c:	b590      	push	{r4, r7, lr}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	7f1b      	ldrb	r3, [r3, #28]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_RTC_SetDate+0x1c>
 8005174:	2302      	movs	r3, #2
 8005176:	e071      	b.n	800525c <HAL_RTC_SetDate+0x100>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2201      	movs	r2, #1
 800517c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2202      	movs	r2, #2
 8005182:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10e      	bne.n	80051a8 <HAL_RTC_SetDate+0x4c>
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	785b      	ldrb	r3, [r3, #1]
 800518e:	f003 0310 	and.w	r3, r3, #16
 8005192:	2b00      	cmp	r3, #0
 8005194:	d008      	beq.n	80051a8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	785b      	ldrb	r3, [r3, #1]
 800519a:	f023 0310 	bic.w	r3, r3, #16
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	330a      	adds	r3, #10
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d11c      	bne.n	80051e8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	78db      	ldrb	r3, [r3, #3]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 f8da 	bl	800536c <RTC_ByteToBcd2>
 80051b8:	4603      	mov	r3, r0
 80051ba:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	785b      	ldrb	r3, [r3, #1]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 f8d3 	bl	800536c <RTC_ByteToBcd2>
 80051c6:	4603      	mov	r3, r0
 80051c8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80051ca:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	789b      	ldrb	r3, [r3, #2]
 80051d0:	4618      	mov	r0, r3
 80051d2:	f000 f8cb 	bl	800536c <RTC_ByteToBcd2>
 80051d6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80051d8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e00e      	b.n	8005206 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	78db      	ldrb	r3, [r3, #3]
 80051ec:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	785b      	ldrb	r3, [r3, #1]
 80051f2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80051f4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80051fa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005202:	4313      	orrs	r3, r2
 8005204:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	22ca      	movs	r2, #202	; 0xca
 800520c:	625a      	str	r2, [r3, #36]	; 0x24
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2253      	movs	r2, #83	; 0x53
 8005214:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 f84c 	bl	80052b4 <RTC_EnterInitMode>
 800521c:	4603      	mov	r3, r0
 800521e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005220:	7cfb      	ldrb	r3, [r7, #19]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10c      	bne.n	8005240 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005230:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005234:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 f873 	bl	8005322 <RTC_ExitInitMode>
 800523c:	4603      	mov	r3, r0
 800523e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005240:	7cfb      	ldrb	r3, [r7, #19]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d102      	bne.n	800524c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2201      	movs	r2, #1
 800524a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	22ff      	movs	r2, #255	; 0xff
 8005252:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	771a      	strb	r2, [r3, #28]

  return status;
 800525a:	7cfb      	ldrb	r3, [r7, #19]
}
 800525c:	4618      	mov	r0, r3
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	bd90      	pop	{r4, r7, pc}

08005264 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800527e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005280:	f7fd f988 	bl	8002594 <HAL_GetTick>
 8005284:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005286:	e009      	b.n	800529c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005288:	f7fd f984 	bl	8002594 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005296:	d901      	bls.n	800529c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e007      	b.n	80052ac <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d0ee      	beq.n	8005288 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d122      	bne.n	8005318 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052e0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80052e2:	f7fd f957 	bl	8002594 <HAL_GetTick>
 80052e6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80052e8:	e00c      	b.n	8005304 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80052ea:	f7fd f953 	bl	8002594 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052f8:	d904      	bls.n	8005304 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2204      	movs	r2, #4
 80052fe:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800530e:	2b00      	cmp	r3, #0
 8005310:	d102      	bne.n	8005318 <RTC_EnterInitMode+0x64>
 8005312:	7bfb      	ldrb	r3, [r7, #15]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d1e8      	bne.n	80052ea <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005318:	7bfb      	ldrb	r3, [r7, #15]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800532a:	2300      	movs	r3, #0
 800532c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800533c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10a      	bne.n	8005362 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f7ff ff89 	bl	8005264 <HAL_RTC_WaitForSynchro>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d004      	beq.n	8005362 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2204      	movs	r2, #4
 800535c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005362:	7bfb      	ldrb	r3, [r7, #15]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	4603      	mov	r3, r0
 8005374:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800537a:	e005      	b.n	8005388 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800537c:	7bfb      	ldrb	r3, [r7, #15]
 800537e:	3301      	adds	r3, #1
 8005380:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005382:	79fb      	ldrb	r3, [r7, #7]
 8005384:	3b0a      	subs	r3, #10
 8005386:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005388:	79fb      	ldrb	r3, [r7, #7]
 800538a:	2b09      	cmp	r3, #9
 800538c:	d8f6      	bhi.n	800537c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800538e:	7bfb      	ldrb	r3, [r7, #15]
 8005390:	011b      	lsls	r3, r3, #4
 8005392:	b2da      	uxtb	r2, r3
 8005394:	79fb      	ldrb	r3, [r7, #7]
 8005396:	4313      	orrs	r3, r2
 8005398:	b2db      	uxtb	r3, r3
}
 800539a:	4618      	mov	r0, r3
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b082      	sub	sp, #8
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e022      	b.n	80053fe <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d105      	bne.n	80053d0 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fc fe60 	bl	8002090 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2203      	movs	r2, #3
 80053d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f815 	bl	8005408 <HAL_SD_InitCard>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e00a      	b.n	80053fe <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005408:	b5b0      	push	{r4, r5, r7, lr}
 800540a:	b08e      	sub	sp, #56	; 0x38
 800540c:	af04      	add	r7, sp, #16
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005410:	2300      	movs	r3, #0
 8005412:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005418:	2300      	movs	r3, #0
 800541a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800541c:	2300      	movs	r3, #0
 800541e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005420:	2300      	movs	r3, #0
 8005422:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005424:	2376      	movs	r3, #118	; 0x76
 8005426:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681d      	ldr	r5, [r3, #0]
 800542c:	466c      	mov	r4, sp
 800542e:	f107 0314 	add.w	r3, r7, #20
 8005432:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005436:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800543a:	f107 0308 	add.w	r3, r7, #8
 800543e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005440:	4628      	mov	r0, r5
 8005442:	f001 fc8f 	bl	8006d64 <SDIO_Init>
 8005446:	4603      	mov	r3, r0
 8005448:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800544c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e04f      	b.n	80054f8 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005458:	4b29      	ldr	r3, [pc, #164]	; (8005500 <HAL_SD_InitCard+0xf8>)
 800545a:	2200      	movs	r2, #0
 800545c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f001 fcc7 	bl	8006df6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005468:	4b25      	ldr	r3, [pc, #148]	; (8005500 <HAL_SD_InitCard+0xf8>)
 800546a:	2201      	movs	r2, #1
 800546c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800546e:	2002      	movs	r0, #2
 8005470:	f7fd f89c 	bl	80025ac <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f001 f857 	bl	8006528 <SD_PowerON>
 800547a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00b      	beq.n	800549a <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e02e      	b.n	80054f8 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 ff76 	bl	800638c <SD_InitCard>
 80054a0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00b      	beq.n	80054c0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e01b      	b.n	80054f8 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054c8:	4618      	mov	r0, r3
 80054ca:	f001 fd26 	bl	8006f1a <SDMMC_CmdBlockLength>
 80054ce:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054d0:	6a3b      	ldr	r3, [r7, #32]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00f      	beq.n	80054f6 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a0a      	ldr	r2, [pc, #40]	; (8005504 <HAL_SD_InitCard+0xfc>)
 80054dc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	431a      	orrs	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3728      	adds	r7, #40	; 0x28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005500:	422580a0 	.word	0x422580a0
 8005504:	004005ff 	.word	0x004005ff

08005508 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b092      	sub	sp, #72	; 0x48
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005516:	f7fd f83d 	bl	8002594 <HAL_GetTick>
 800551a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e1bd      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b01      	cmp	r3, #1
 8005544:	f040 81b0 	bne.w	80058a8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800554e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	441a      	add	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005558:	429a      	cmp	r2, r3
 800555a:	d907      	bls.n	800556c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005560:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e1a4      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2203      	movs	r2, #3
 8005570:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2200      	movs	r2, #0
 800557a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005580:	2b01      	cmp	r3, #1
 8005582:	d002      	beq.n	800558a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005586:	025b      	lsls	r3, r3, #9
 8005588:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800558a:	f04f 33ff 	mov.w	r3, #4294967295
 800558e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	025b      	lsls	r3, r3, #9
 8005594:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005596:	2390      	movs	r3, #144	; 0x90
 8005598:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800559a:	2302      	movs	r3, #2
 800559c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800559e:	2300      	movs	r3, #0
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80055a2:	2301      	movs	r3, #1
 80055a4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f107 0214 	add.w	r2, r7, #20
 80055ae:	4611      	mov	r1, r2
 80055b0:	4618      	mov	r0, r3
 80055b2:	f001 fc86 	bl	8006ec2 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d90a      	bls.n	80055d2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2202      	movs	r2, #2
 80055c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055c8:	4618      	mov	r0, r3
 80055ca:	f001 fcea 	bl	8006fa2 <SDMMC_CmdReadMultiBlock>
 80055ce:	6478      	str	r0, [r7, #68]	; 0x44
 80055d0:	e009      	b.n	80055e6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 fcbd 	bl	8006f5e <SDMMC_CmdReadSingleBlock>
 80055e4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80055e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d012      	beq.n	8005612 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a7a      	ldr	r2, [pc, #488]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 80055f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055fa:	431a      	orrs	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e151      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005616:	e061      	b.n	80056dc <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800561e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d03c      	beq.n	80056a0 <HAL_SD_ReadBlocks+0x198>
 8005626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005628:	2b00      	cmp	r3, #0
 800562a:	d039      	beq.n	80056a0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800562c:	2300      	movs	r3, #0
 800562e:	643b      	str	r3, [r7, #64]	; 0x40
 8005630:	e033      	b.n	800569a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f001 fbbf 	bl	8006dba <SDIO_ReadFIFO>
 800563c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800563e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005640:	b2da      	uxtb	r2, r3
 8005642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005644:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005648:	3301      	adds	r3, #1
 800564a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800564c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800564e:	3b01      	subs	r3, #1
 8005650:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005654:	0a1b      	lsrs	r3, r3, #8
 8005656:	b2da      	uxtb	r2, r3
 8005658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800565c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565e:	3301      	adds	r3, #1
 8005660:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005664:	3b01      	subs	r3, #1
 8005666:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566a:	0c1b      	lsrs	r3, r3, #16
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005670:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005674:	3301      	adds	r3, #1
 8005676:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800567a:	3b01      	subs	r3, #1
 800567c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005680:	0e1b      	lsrs	r3, r3, #24
 8005682:	b2da      	uxtb	r2, r3
 8005684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005686:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800568a:	3301      	adds	r3, #1
 800568c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800568e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005690:	3b01      	subs	r3, #1
 8005692:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005696:	3301      	adds	r3, #1
 8005698:	643b      	str	r3, [r7, #64]	; 0x40
 800569a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800569c:	2b07      	cmp	r3, #7
 800569e:	d9c8      	bls.n	8005632 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80056a0:	f7fc ff78 	bl	8002594 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d902      	bls.n	80056b6 <HAL_SD_ReadBlocks+0x1ae>
 80056b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d112      	bne.n	80056dc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a48      	ldr	r2, [pc, #288]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 80056bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e0ec      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d096      	beq.n	8005618 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d022      	beq.n	800573e <HAL_SD_ReadBlocks+0x236>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d91f      	bls.n	800573e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005702:	2b03      	cmp	r3, #3
 8005704:	d01b      	beq.n	800573e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f001 fcb0 	bl	8007070 <SDMMC_CmdStopTransfer>
 8005710:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005714:	2b00      	cmp	r3, #0
 8005716:	d012      	beq.n	800573e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a2f      	ldr	r2, [pc, #188]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 800571e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005726:	431a      	orrs	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e0bb      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d012      	beq.n	8005772 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a22      	ldr	r2, [pc, #136]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 8005752:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005758:	f043 0208 	orr.w	r2, r3, #8
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e0a1      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d012      	beq.n	80057a6 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a15      	ldr	r2, [pc, #84]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 8005786:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578c:	f043 0202 	orr.w	r2, r3, #2
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e087      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d064      	beq.n	800587e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a08      	ldr	r2, [pc, #32]	; (80057dc <HAL_SD_ReadBlocks+0x2d4>)
 80057ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	f043 0220 	orr.w	r2, r3, #32
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e06d      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
 80057da:	bf00      	nop
 80057dc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f001 fae8 	bl	8006dba <SDIO_ReadFIFO>
 80057ea:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80057ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057f2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80057f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057f6:	3301      	adds	r3, #1
 80057f8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80057fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057fc:	3b01      	subs	r3, #1
 80057fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005802:	0a1b      	lsrs	r3, r3, #8
 8005804:	b2da      	uxtb	r2, r3
 8005806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005808:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800580a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800580c:	3301      	adds	r3, #1
 800580e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005812:	3b01      	subs	r3, #1
 8005814:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005818:	0c1b      	lsrs	r3, r3, #16
 800581a:	b2da      	uxtb	r2, r3
 800581c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800581e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005822:	3301      	adds	r3, #1
 8005824:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005828:	3b01      	subs	r3, #1
 800582a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800582c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800582e:	0e1b      	lsrs	r3, r3, #24
 8005830:	b2da      	uxtb	r2, r3
 8005832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005834:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005838:	3301      	adds	r3, #1
 800583a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800583c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800583e:	3b01      	subs	r3, #1
 8005840:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005842:	f7fc fea7 	bl	8002594 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800584e:	429a      	cmp	r2, r3
 8005850:	d902      	bls.n	8005858 <HAL_SD_ReadBlocks+0x350>
 8005852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005854:	2b00      	cmp	r3, #0
 8005856:	d112      	bne.n	800587e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a18      	ldr	r2, [pc, #96]	; (80058c0 <HAL_SD_ReadBlocks+0x3b8>)
 800585e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005864:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e01b      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005884:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d002      	beq.n	8005892 <HAL_SD_ReadBlocks+0x38a>
 800588c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1a6      	bne.n	80057e0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f240 523a 	movw	r2, #1338	; 0x53a
 800589a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	e006      	b.n	80058b6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
  }
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3748      	adds	r7, #72	; 0x48
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	004005ff 	.word	0x004005ff

080058c4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b092      	sub	sp, #72	; 0x48
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80058d2:	f7fc fe5f 	bl	8002594 <HAL_GetTick>
 80058d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d107      	bne.n	80058f6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e165      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b01      	cmp	r3, #1
 8005900:	f040 8158 	bne.w	8005bb4 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800590a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	441a      	add	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005914:	429a      	cmp	r2, r3
 8005916:	d907      	bls.n	8005928 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e14c      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2203      	movs	r2, #3
 800592c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2200      	movs	r2, #0
 8005936:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800593c:	2b01      	cmp	r3, #1
 800593e:	d002      	beq.n	8005946 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005942:	025b      	lsls	r3, r3, #9
 8005944:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005946:	f04f 33ff 	mov.w	r3, #4294967295
 800594a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	025b      	lsls	r3, r3, #9
 8005950:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005952:	2390      	movs	r3, #144	; 0x90
 8005954:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005956:	2300      	movs	r3, #0
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800595a:	2300      	movs	r3, #0
 800595c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800595e:	2301      	movs	r3, #1
 8005960:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f107 0218 	add.w	r2, r7, #24
 800596a:	4611      	mov	r1, r2
 800596c:	4618      	mov	r0, r3
 800596e:	f001 faa8 	bl	8006ec2 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d90a      	bls.n	800598e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2220      	movs	r2, #32
 800597c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005984:	4618      	mov	r0, r3
 8005986:	f001 fb50 	bl	800702a <SDMMC_CmdWriteMultiBlock>
 800598a:	6478      	str	r0, [r7, #68]	; 0x44
 800598c:	e009      	b.n	80059a2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2210      	movs	r2, #16
 8005992:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800599a:	4618      	mov	r0, r3
 800599c:	f001 fb23 	bl	8006fe6 <SDMMC_CmdWriteSingleBlock>
 80059a0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80059a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d012      	beq.n	80059ce <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a87      	ldr	r2, [pc, #540]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 80059ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b6:	431a      	orrs	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e0f9      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80059d2:	e065      	b.n	8005aa0 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d040      	beq.n	8005a64 <HAL_SD_WriteBlocks+0x1a0>
 80059e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d03d      	beq.n	8005a64 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80059e8:	2300      	movs	r3, #0
 80059ea:	643b      	str	r3, [r7, #64]	; 0x40
 80059ec:	e037      	b.n	8005a5e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80059ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80059f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059f6:	3301      	adds	r3, #1
 80059f8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80059fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059fc:	3b01      	subs	r3, #1
 80059fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	021a      	lsls	r2, r3, #8
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a0e:	3301      	adds	r3, #1
 8005a10:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005a12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a14:	3b01      	subs	r3, #1
 8005a16:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	041a      	lsls	r2, r3, #16
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a26:	3301      	adds	r3, #1
 8005a28:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	061a      	lsls	r2, r3, #24
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3e:	3301      	adds	r3, #1
 8005a40:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a44:	3b01      	subs	r3, #1
 8005a46:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f107 0214 	add.w	r2, r7, #20
 8005a50:	4611      	mov	r1, r2
 8005a52:	4618      	mov	r0, r3
 8005a54:	f001 f9be 	bl	8006dd4 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a60:	2b07      	cmp	r3, #7
 8005a62:	d9c4      	bls.n	80059ee <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005a64:	f7fc fd96 	bl	8002594 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d902      	bls.n	8005a7a <HAL_SD_WriteBlocks+0x1b6>
 8005a74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d112      	bne.n	8005aa0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a53      	ldr	r2, [pc, #332]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 8005a80:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e090      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d092      	beq.n	80059d4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d022      	beq.n	8005b02 <HAL_SD_WriteBlocks+0x23e>
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d91f      	bls.n	8005b02 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	d01b      	beq.n	8005b02 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f001 face 	bl	8007070 <SDMMC_CmdStopTransfer>
 8005ad4:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005ad6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d012      	beq.n	8005b02 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a3a      	ldr	r2, [pc, #232]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 8005ae2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ae8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aea:	431a      	orrs	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e05f      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d012      	beq.n	8005b36 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a2d      	ldr	r2, [pc, #180]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 8005b16:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1c:	f043 0208 	orr.w	r2, r3, #8
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e045      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d012      	beq.n	8005b6a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a20      	ldr	r2, [pc, #128]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 8005b4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b50:	f043 0202 	orr.w	r2, r3, #2
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e02b      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b70:	f003 0310 	and.w	r3, r3, #16
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d012      	beq.n	8005b9e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a13      	ldr	r2, [pc, #76]	; (8005bcc <HAL_SD_WriteBlocks+0x308>)
 8005b7e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	f043 0210 	orr.w	r2, r3, #16
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e011      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f240 523a 	movw	r2, #1338	; 0x53a
 8005ba6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	e006      	b.n	8005bc2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
  }
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3748      	adds	r7, #72	; 0x48
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	004005ff 	.word	0x004005ff

08005bd0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bdc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005be4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d008      	beq.n	8005bfe <HAL_SD_IRQHandler+0x2e>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f003 0308 	and.w	r3, r3, #8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fd4c 	bl	8006694 <SD_Read_IT>
 8005bfc:	e155      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 808f 	beq.w	8005d2c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c16:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8005c26:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8005c2a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f003 0308 	and.w	r3, r3, #8
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d039      	beq.n	8005cba <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d104      	bne.n	8005c5a <HAL_SD_IRQHandler+0x8a>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d011      	beq.n	8005c7e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f001 fa06 	bl	8007070 <SDMMC_CmdStopTransfer>
 8005c64:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d008      	beq.n	8005c7e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f91f 	bl	8005ebc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f240 523a 	movw	r2, #1338	; 0x53a
 8005c86:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d104      	bne.n	8005caa <HAL_SD_IRQHandler+0xda>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f001 fe2c 	bl	8007908 <HAL_SD_RxCpltCallback>
 8005cb0:	e0fb      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f001 fe1e 	bl	80078f4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005cb8:	e0f7      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80f2 	beq.w	8005eaa <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f003 0320 	and.w	r3, r3, #32
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d011      	beq.n	8005cf4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f001 f9cb 	bl	8007070 <SDMMC_CmdStopTransfer>
 8005cda:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d008      	beq.n	8005cf4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f8e4 	bl	8005ebc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f040 80d5 	bne.w	8005eaa <HAL_SD_IRQHandler+0x2da>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f040 80cf 	bne.w	8005eaa <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 0208 	bic.w	r2, r2, #8
 8005d1a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f001 fde5 	bl	80078f4 <HAL_SD_TxCpltCallback>
}
 8005d2a:	e0be      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d008      	beq.n	8005d4c <HAL_SD_IRQHandler+0x17c>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f003 0308 	and.w	r3, r3, #8
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d003      	beq.n	8005d4c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 fcf6 	bl	8006736 <SD_Write_IT>
 8005d4a:	e0ae      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d52:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 80a7 	beq.w	8005eaa <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d005      	beq.n	8005d76 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6e:	f043 0202 	orr.w	r2, r3, #2
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d88:	f043 0208 	orr.w	r2, r3, #8
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d96:	f003 0320 	and.w	r3, r3, #32
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d005      	beq.n	8005daa <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da2:	f043 0220 	orr.w	r2, r3, #32
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db0:	f003 0310 	and.w	r3, r3, #16
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d005      	beq.n	8005dc4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbc:	f043 0210 	orr.w	r2, r3, #16
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f240 523a 	movw	r2, #1338	; 0x53a
 8005dcc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005ddc:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f001 f944 	bl	8007070 <SDMMC_CmdStopTransfer>
 8005de8:	4602      	mov	r2, r0
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f003 0308 	and.w	r3, r3, #8
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00a      	beq.n	8005e14 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f855 	bl	8005ebc <HAL_SD_ErrorCallback>
}
 8005e12:	e04a      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d045      	beq.n	8005eaa <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0310 	and.w	r3, r3, #16
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d104      	bne.n	8005e32 <HAL_SD_IRQHandler+0x262>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d011      	beq.n	8005e56 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e36:	4a1f      	ldr	r2, [pc, #124]	; (8005eb4 <HAL_SD_IRQHandler+0x2e4>)
 8005e38:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7fd fac8 	bl	80033d4 <HAL_DMA_Abort_IT>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d02f      	beq.n	8005eaa <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fa2e 	bl	80062b0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005e54:	e029      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0301 	and.w	r3, r3, #1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d104      	bne.n	8005e6a <HAL_SD_IRQHandler+0x29a>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d011      	beq.n	8005e8e <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6e:	4a12      	ldr	r2, [pc, #72]	; (8005eb8 <HAL_SD_IRQHandler+0x2e8>)
 8005e70:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7fd faac 	bl	80033d4 <HAL_DMA_Abort_IT>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d013      	beq.n	8005eaa <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 fa49 	bl	800631e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005e8c:	e00d      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f001 fd1c 	bl	80078e0 <HAL_SD_AbortCallback>
}
 8005ea8:	e7ff      	b.n	8005eaa <HAL_SD_IRQHandler+0x2da>
 8005eaa:	bf00      	nop
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	080062b1 	.word	0x080062b1
 8005eb8:	0800631f 	.word	0x0800631f

08005ebc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ede:	0f9b      	lsrs	r3, r3, #30
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eea:	0e9b      	lsrs	r3, r3, #26
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	f003 030f 	and.w	r3, r3, #15
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005efc:	0e1b      	lsrs	r3, r3, #24
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f0e:	0c1b      	lsrs	r3, r3, #16
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f1a:	0a1b      	lsrs	r3, r3, #8
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f30:	0d1b      	lsrs	r3, r3, #20
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3c:	0c1b      	lsrs	r3, r3, #16
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f4e:	0bdb      	lsrs	r3, r3, #15
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f60:	0b9b      	lsrs	r3, r3, #14
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f72:	0b5b      	lsrs	r3, r3, #13
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	b2da      	uxtb	r2, r3
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f84:	0b1b      	lsrs	r3, r3, #12
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2200      	movs	r2, #0
 8005f96:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d163      	bne.n	8006068 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fa4:	009a      	lsls	r2, r3, #2
 8005fa6:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005faa:	4013      	ands	r3, r2
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005fb0:	0f92      	lsrs	r2, r2, #30
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fbc:	0edb      	lsrs	r3, r3, #27
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	f003 0307 	and.w	r3, r3, #7
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fce:	0e1b      	lsrs	r3, r3, #24
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fe0:	0d5b      	lsrs	r3, r3, #21
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	f003 0307 	and.w	r3, r3, #7
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ff2:	0c9b      	lsrs	r3, r3, #18
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006004:	0bdb      	lsrs	r3, r3, #15
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	b2da      	uxtb	r2, r3
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	7e1b      	ldrb	r3, [r3, #24]
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	3302      	adds	r3, #2
 8006028:	2201      	movs	r2, #1
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006032:	fb03 f202 	mul.w	r2, r3, r2
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	7a1b      	ldrb	r3, [r3, #8]
 800603e:	b2db      	uxtb	r3, r3
 8006040:	f003 030f 	and.w	r3, r3, #15
 8006044:	2201      	movs	r2, #1
 8006046:	409a      	lsls	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006054:	0a52      	lsrs	r2, r2, #9
 8006056:	fb03 f202 	mul.w	r2, r3, r2
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006064:	661a      	str	r2, [r3, #96]	; 0x60
 8006066:	e031      	b.n	80060cc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606c:	2b01      	cmp	r3, #1
 800606e:	d11d      	bne.n	80060ac <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006074:	041b      	lsls	r3, r3, #16
 8006076:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800607e:	0c1b      	lsrs	r3, r3, #16
 8006080:	431a      	orrs	r2, r3
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	691b      	ldr	r3, [r3, #16]
 800608a:	3301      	adds	r3, #1
 800608c:	029a      	lsls	r2, r3, #10
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060a0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	661a      	str	r2, [r3, #96]	; 0x60
 80060aa:	e00f      	b.n	80060cc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a58      	ldr	r2, [pc, #352]	; (8006214 <HAL_SD_GetCardCSD+0x344>)
 80060b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e09d      	b.n	8006208 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d0:	0b9b      	lsrs	r3, r3, #14
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060e2:	09db      	lsrs	r3, r3, #7
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006104:	0fdb      	lsrs	r3, r3, #31
 8006106:	b2da      	uxtb	r2, r3
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006110:	0f5b      	lsrs	r3, r3, #29
 8006112:	b2db      	uxtb	r3, r3
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	b2da      	uxtb	r2, r3
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006122:	0e9b      	lsrs	r3, r3, #26
 8006124:	b2db      	uxtb	r3, r3
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	b2da      	uxtb	r2, r3
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006134:	0d9b      	lsrs	r3, r3, #22
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f003 030f 	and.w	r3, r3, #15
 800613c:	b2da      	uxtb	r2, r3
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006146:	0d5b      	lsrs	r3, r3, #21
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	b2da      	uxtb	r2, r3
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006162:	0c1b      	lsrs	r3, r3, #16
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	b2da      	uxtb	r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006176:	0bdb      	lsrs	r3, r3, #15
 8006178:	b2db      	uxtb	r3, r3
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	b2da      	uxtb	r2, r3
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618a:	0b9b      	lsrs	r3, r3, #14
 800618c:	b2db      	uxtb	r3, r3
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	b2da      	uxtb	r2, r3
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619e:	0b5b      	lsrs	r3, r3, #13
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b2:	0b1b      	lsrs	r3, r3, #12
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	b2da      	uxtb	r2, r3
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c6:	0a9b      	lsrs	r3, r3, #10
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061da:	0a1b      	lsrs	r3, r3, #8
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	b2da      	uxtb	r2, r3
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ee:	085b      	lsrs	r3, r3, #1
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061f6:	b2da      	uxtb	r2, r3
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	004005ff 	.word	0x004005ff

08006218 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800627c:	f107 030c 	add.w	r3, r7, #12
 8006280:	4619      	mov	r1, r3
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f9de 	bl	8006644 <SD_SendStatus>
 8006288:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d005      	beq.n	800629c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	0a5b      	lsrs	r3, r3, #9
 80062a0:	f003 030f 	and.w	r3, r3, #15
 80062a4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80062a6:	693b      	ldr	r3, [r7, #16]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f240 523a 	movw	r2, #1338	; 0x53a
 80062c6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f7ff ffd1 	bl	8006270 <HAL_SD_GetCardState>
 80062ce:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b06      	cmp	r3, #6
 80062e2:	d002      	beq.n	80062ea <SD_DMATxAbort+0x3a>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	2b05      	cmp	r3, #5
 80062e8:	d10a      	bne.n	8006300 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 febe 	bl	8007070 <SDMMC_CmdStopTransfer>
 80062f4:	4602      	mov	r2, r0
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fa:	431a      	orrs	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	d103      	bne.n	8006310 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f001 fae9 	bl	80078e0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800630e:	e002      	b.n	8006316 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f7ff fdd3 	bl	8005ebc <HAL_SD_ErrorCallback>
}
 8006316:	bf00      	nop
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f240 523a 	movw	r2, #1338	; 0x53a
 8006334:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f7ff ff9a 	bl	8006270 <HAL_SD_GetCardState>
 800633c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2b06      	cmp	r3, #6
 8006350:	d002      	beq.n	8006358 <SD_DMARxAbort+0x3a>
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	2b05      	cmp	r3, #5
 8006356:	d10a      	bne.n	800636e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4618      	mov	r0, r3
 800635e:	f000 fe87 	bl	8007070 <SDMMC_CmdStopTransfer>
 8006362:	4602      	mov	r2, r0
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006368:	431a      	orrs	r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006372:	2b00      	cmp	r3, #0
 8006374:	d103      	bne.n	800637e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f001 fab2 	bl	80078e0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800637c:	e002      	b.n	8006384 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f7ff fd9c 	bl	8005ebc <HAL_SD_ErrorCallback>
}
 8006384:	bf00      	nop
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800638c:	b5b0      	push	{r4, r5, r7, lr}
 800638e:	b094      	sub	sp, #80	; 0x50
 8006390:	af04      	add	r7, sp, #16
 8006392:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006394:	2301      	movs	r3, #1
 8006396:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4618      	mov	r0, r3
 800639e:	f000 fd38 	bl	8006e12 <SDIO_GetPowerState>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d102      	bne.n	80063ae <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80063a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80063ac:	e0b8      	b.n	8006520 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b2:	2b03      	cmp	r3, #3
 80063b4:	d02f      	beq.n	8006416 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 ff1f 	bl	80071fe <SDMMC_CmdSendCID>
 80063c0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80063c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <SD_InitCard+0x40>
    {
      return errorstate;
 80063c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ca:	e0a9      	b.n	8006520 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2100      	movs	r1, #0
 80063d2:	4618      	mov	r0, r3
 80063d4:	f000 fd62 	bl	8006e9c <SDIO_GetResponse>
 80063d8:	4602      	mov	r2, r0
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2104      	movs	r1, #4
 80063e4:	4618      	mov	r0, r3
 80063e6:	f000 fd59 	bl	8006e9c <SDIO_GetResponse>
 80063ea:	4602      	mov	r2, r0
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2108      	movs	r1, #8
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 fd50 	bl	8006e9c <SDIO_GetResponse>
 80063fc:	4602      	mov	r2, r0
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	210c      	movs	r1, #12
 8006408:	4618      	mov	r0, r3
 800640a:	f000 fd47 	bl	8006e9c <SDIO_GetResponse>
 800640e:	4602      	mov	r2, r0
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800641a:	2b03      	cmp	r3, #3
 800641c:	d00d      	beq.n	800643a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f107 020e 	add.w	r2, r7, #14
 8006426:	4611      	mov	r1, r2
 8006428:	4618      	mov	r0, r3
 800642a:	f000 ff25 	bl	8007278 <SDMMC_CmdSetRelAdd>
 800642e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <SD_InitCard+0xae>
    {
      return errorstate;
 8006436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006438:	e072      	b.n	8006520 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643e:	2b03      	cmp	r3, #3
 8006440:	d036      	beq.n	80064b0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006442:	89fb      	ldrh	r3, [r7, #14]
 8006444:	461a      	mov	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006452:	041b      	lsls	r3, r3, #16
 8006454:	4619      	mov	r1, r3
 8006456:	4610      	mov	r0, r2
 8006458:	f000 feef 	bl	800723a <SDMMC_CmdSendCSD>
 800645c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800645e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006460:	2b00      	cmp	r3, #0
 8006462:	d001      	beq.n	8006468 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006466:	e05b      	b.n	8006520 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2100      	movs	r1, #0
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fd14 	bl	8006e9c <SDIO_GetResponse>
 8006474:	4602      	mov	r2, r0
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2104      	movs	r1, #4
 8006480:	4618      	mov	r0, r3
 8006482:	f000 fd0b 	bl	8006e9c <SDIO_GetResponse>
 8006486:	4602      	mov	r2, r0
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2108      	movs	r1, #8
 8006492:	4618      	mov	r0, r3
 8006494:	f000 fd02 	bl	8006e9c <SDIO_GetResponse>
 8006498:	4602      	mov	r2, r0
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	210c      	movs	r1, #12
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fcf9 	bl	8006e9c <SDIO_GetResponse>
 80064aa:	4602      	mov	r2, r0
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2104      	movs	r1, #4
 80064b6:	4618      	mov	r0, r3
 80064b8:	f000 fcf0 	bl	8006e9c <SDIO_GetResponse>
 80064bc:	4603      	mov	r3, r0
 80064be:	0d1a      	lsrs	r2, r3, #20
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80064c4:	f107 0310 	add.w	r3, r7, #16
 80064c8:	4619      	mov	r1, r3
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff fd00 	bl	8005ed0 <HAL_SD_GetCardCSD>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80064d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80064da:	e021      	b.n	8006520 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6819      	ldr	r1, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e4:	041b      	lsls	r3, r3, #16
 80064e6:	2200      	movs	r2, #0
 80064e8:	461c      	mov	r4, r3
 80064ea:	4615      	mov	r5, r2
 80064ec:	4622      	mov	r2, r4
 80064ee:	462b      	mov	r3, r5
 80064f0:	4608      	mov	r0, r1
 80064f2:	f000 fddf 	bl	80070b4 <SDMMC_CmdSelDesel>
 80064f6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80064f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <SD_InitCard+0x176>
  {
    return errorstate;
 80064fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006500:	e00e      	b.n	8006520 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681d      	ldr	r5, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	466c      	mov	r4, sp
 800650a:	f103 0210 	add.w	r2, r3, #16
 800650e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006510:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006514:	3304      	adds	r3, #4
 8006516:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006518:	4628      	mov	r0, r5
 800651a:	f000 fc23 	bl	8006d64 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3740      	adds	r7, #64	; 0x40
 8006524:	46bd      	mov	sp, r7
 8006526:	bdb0      	pop	{r4, r5, r7, pc}

08006528 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006530:	2300      	movs	r3, #0
 8006532:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	2300      	movs	r3, #0
 800653a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4618      	mov	r0, r3
 8006542:	f000 fdda 	bl	80070fa <SDMMC_CmdGoIdleState>
 8006546:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <SD_PowerON+0x2a>
  {
    return errorstate;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	e072      	b.n	8006638 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4618      	mov	r0, r3
 8006558:	f000 fded 	bl	8007136 <SDMMC_CmdOperCond>
 800655c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d00d      	beq.n	8006580 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fdc3 	bl	80070fa <SDMMC_CmdGoIdleState>
 8006574:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d004      	beq.n	8006586 <SD_PowerON+0x5e>
    {
      return errorstate;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	e05b      	b.n	8006638 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800658a:	2b01      	cmp	r3, #1
 800658c:	d137      	bne.n	80065fe <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2100      	movs	r1, #0
 8006594:	4618      	mov	r0, r3
 8006596:	f000 fded 	bl	8007174 <SDMMC_CmdAppCommand>
 800659a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d02d      	beq.n	80065fe <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80065a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80065a6:	e047      	b.n	8006638 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2100      	movs	r1, #0
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fde0 	bl	8007174 <SDMMC_CmdAppCommand>
 80065b4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d001      	beq.n	80065c0 <SD_PowerON+0x98>
    {
      return errorstate;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	e03b      	b.n	8006638 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	491e      	ldr	r1, [pc, #120]	; (8006640 <SD_PowerON+0x118>)
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 fdf6 	bl	80071b8 <SDMMC_CmdAppOperCommand>
 80065cc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80065d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80065d8:	e02e      	b.n	8006638 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2100      	movs	r1, #0
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fc5b 	bl	8006e9c <SDIO_GetResponse>
 80065e6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	0fdb      	lsrs	r3, r3, #31
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <SD_PowerON+0xcc>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <SD_PowerON+0xce>
 80065f4:	2300      	movs	r3, #0
 80065f6:	613b      	str	r3, [r7, #16]

    count++;
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	3301      	adds	r3, #1
 80065fc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006604:	4293      	cmp	r3, r2
 8006606:	d802      	bhi.n	800660e <SD_PowerON+0xe6>
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d0cc      	beq.n	80065a8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006614:	4293      	cmp	r3, r2
 8006616:	d902      	bls.n	800661e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006618:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800661c:	e00c      	b.n	8006638 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	645a      	str	r2, [r3, #68]	; 0x44
 800662e:	e002      	b.n	8006636 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	c1100000 	.word	0xc1100000

08006644 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d102      	bne.n	800665a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006654:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006658:	e018      	b.n	800668c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006662:	041b      	lsls	r3, r3, #16
 8006664:	4619      	mov	r1, r3
 8006666:	4610      	mov	r0, r2
 8006668:	f000 fe27 	bl	80072ba <SDMMC_CmdSendStatus>
 800666c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	e009      	b.n	800668c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2100      	movs	r1, #0
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fc0c 	bl	8006e9c <SDIO_GetResponse>
 8006684:	4602      	mov	r2, r0
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d03f      	beq.n	800672e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80066ae:	2300      	movs	r3, #0
 80066b0:	617b      	str	r3, [r7, #20]
 80066b2:	e033      	b.n	800671c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4618      	mov	r0, r3
 80066ba:	f000 fb7e 	bl	8006dba <SDIO_ReadFIFO>
 80066be:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	b2da      	uxtb	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	3301      	adds	r3, #1
 80066cc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	0a1b      	lsrs	r3, r3, #8
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	3301      	adds	r3, #1
 80066e2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	0c1b      	lsrs	r3, r3, #16
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	3301      	adds	r3, #1
 80066f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	0e1b      	lsrs	r3, r3, #24
 8006704:	b2da      	uxtb	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	701a      	strb	r2, [r3, #0]
      tmp++;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	3301      	adds	r3, #1
 800670e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3b01      	subs	r3, #1
 8006714:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	3301      	adds	r3, #1
 800671a:	617b      	str	r3, [r7, #20]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2b07      	cmp	r3, #7
 8006720:	d9c8      	bls.n	80066b4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	693a      	ldr	r2, [r7, #16]
 800672c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800672e:	bf00      	nop
 8006730:	3718      	adds	r7, #24
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b086      	sub	sp, #24
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006748:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d043      	beq.n	80067d8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006750:	2300      	movs	r3, #0
 8006752:	617b      	str	r3, [r7, #20]
 8006754:	e037      	b.n	80067c6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	3301      	adds	r3, #1
 8006760:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	3b01      	subs	r3, #1
 8006766:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	021a      	lsls	r2, r3, #8
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	4313      	orrs	r3, r2
 8006772:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	3301      	adds	r3, #1
 8006778:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	3b01      	subs	r3, #1
 800677e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	041a      	lsls	r2, r3, #16
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	4313      	orrs	r3, r2
 800678a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	3301      	adds	r3, #1
 8006790:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	3b01      	subs	r3, #1
 8006796:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	061a      	lsls	r2, r3, #24
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	3301      	adds	r3, #1
 80067a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	3b01      	subs	r3, #1
 80067ae:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f107 0208 	add.w	r2, r7, #8
 80067b8:	4611      	mov	r1, r2
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fb0a 	bl	8006dd4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	3301      	adds	r3, #1
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2b07      	cmp	r3, #7
 80067ca:	d9c4      	bls.n	8006756 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80067d8:	bf00      	nop
 80067da:	3718      	adds	r7, #24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e03f      	b.n	8006872 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fb fcf2 	bl	80021f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2224      	movs	r2, #36	; 0x24
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006822:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 f829 	bl	800687c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	691a      	ldr	r2, [r3, #16]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006838:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695a      	ldr	r2, [r3, #20]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006848:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006858:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
	...

0800687c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800687c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006880:	b0c0      	sub	sp, #256	; 0x100
 8006882:	af00      	add	r7, sp, #0
 8006884:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006898:	68d9      	ldr	r1, [r3, #12]
 800689a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	ea40 0301 	orr.w	r3, r0, r1
 80068a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80068a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068aa:	689a      	ldr	r2, [r3, #8]
 80068ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	431a      	orrs	r2, r3
 80068b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	431a      	orrs	r2, r3
 80068bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80068c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80068d4:	f021 010c 	bic.w	r1, r1, #12
 80068d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068e2:	430b      	orrs	r3, r1
 80068e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80068f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068f6:	6999      	ldr	r1, [r3, #24]
 80068f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	ea40 0301 	orr.w	r3, r0, r1
 8006902:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	4b8f      	ldr	r3, [pc, #572]	; (8006b48 <UART_SetConfig+0x2cc>)
 800690c:	429a      	cmp	r2, r3
 800690e:	d005      	beq.n	800691c <UART_SetConfig+0xa0>
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	4b8d      	ldr	r3, [pc, #564]	; (8006b4c <UART_SetConfig+0x2d0>)
 8006918:	429a      	cmp	r2, r3
 800691a:	d104      	bne.n	8006926 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800691c:	f7fd fb02 	bl	8003f24 <HAL_RCC_GetPCLK2Freq>
 8006920:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006924:	e003      	b.n	800692e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006926:	f7fd fae9 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 800692a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800692e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006932:	69db      	ldr	r3, [r3, #28]
 8006934:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006938:	f040 810c 	bne.w	8006b54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800693c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006940:	2200      	movs	r2, #0
 8006942:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006946:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800694a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800694e:	4622      	mov	r2, r4
 8006950:	462b      	mov	r3, r5
 8006952:	1891      	adds	r1, r2, r2
 8006954:	65b9      	str	r1, [r7, #88]	; 0x58
 8006956:	415b      	adcs	r3, r3
 8006958:	65fb      	str	r3, [r7, #92]	; 0x5c
 800695a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800695e:	4621      	mov	r1, r4
 8006960:	eb12 0801 	adds.w	r8, r2, r1
 8006964:	4629      	mov	r1, r5
 8006966:	eb43 0901 	adc.w	r9, r3, r1
 800696a:	f04f 0200 	mov.w	r2, #0
 800696e:	f04f 0300 	mov.w	r3, #0
 8006972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800697a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800697e:	4690      	mov	r8, r2
 8006980:	4699      	mov	r9, r3
 8006982:	4623      	mov	r3, r4
 8006984:	eb18 0303 	adds.w	r3, r8, r3
 8006988:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800698c:	462b      	mov	r3, r5
 800698e:	eb49 0303 	adc.w	r3, r9, r3
 8006992:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80069a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80069a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80069aa:	460b      	mov	r3, r1
 80069ac:	18db      	adds	r3, r3, r3
 80069ae:	653b      	str	r3, [r7, #80]	; 0x50
 80069b0:	4613      	mov	r3, r2
 80069b2:	eb42 0303 	adc.w	r3, r2, r3
 80069b6:	657b      	str	r3, [r7, #84]	; 0x54
 80069b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80069bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80069c0:	f7fa f962 	bl	8000c88 <__aeabi_uldivmod>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4b61      	ldr	r3, [pc, #388]	; (8006b50 <UART_SetConfig+0x2d4>)
 80069ca:	fba3 2302 	umull	r2, r3, r3, r2
 80069ce:	095b      	lsrs	r3, r3, #5
 80069d0:	011c      	lsls	r4, r3, #4
 80069d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80069e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	1891      	adds	r1, r2, r2
 80069ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80069ec:	415b      	adcs	r3, r3
 80069ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80069f4:	4641      	mov	r1, r8
 80069f6:	eb12 0a01 	adds.w	sl, r2, r1
 80069fa:	4649      	mov	r1, r9
 80069fc:	eb43 0b01 	adc.w	fp, r3, r1
 8006a00:	f04f 0200 	mov.w	r2, #0
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a14:	4692      	mov	sl, r2
 8006a16:	469b      	mov	fp, r3
 8006a18:	4643      	mov	r3, r8
 8006a1a:	eb1a 0303 	adds.w	r3, sl, r3
 8006a1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a22:	464b      	mov	r3, r9
 8006a24:	eb4b 0303 	adc.w	r3, fp, r3
 8006a28:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a38:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006a3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006a40:	460b      	mov	r3, r1
 8006a42:	18db      	adds	r3, r3, r3
 8006a44:	643b      	str	r3, [r7, #64]	; 0x40
 8006a46:	4613      	mov	r3, r2
 8006a48:	eb42 0303 	adc.w	r3, r2, r3
 8006a4c:	647b      	str	r3, [r7, #68]	; 0x44
 8006a4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006a56:	f7fa f917 	bl	8000c88 <__aeabi_uldivmod>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4611      	mov	r1, r2
 8006a60:	4b3b      	ldr	r3, [pc, #236]	; (8006b50 <UART_SetConfig+0x2d4>)
 8006a62:	fba3 2301 	umull	r2, r3, r3, r1
 8006a66:	095b      	lsrs	r3, r3, #5
 8006a68:	2264      	movs	r2, #100	; 0x64
 8006a6a:	fb02 f303 	mul.w	r3, r2, r3
 8006a6e:	1acb      	subs	r3, r1, r3
 8006a70:	00db      	lsls	r3, r3, #3
 8006a72:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006a76:	4b36      	ldr	r3, [pc, #216]	; (8006b50 <UART_SetConfig+0x2d4>)
 8006a78:	fba3 2302 	umull	r2, r3, r3, r2
 8006a7c:	095b      	lsrs	r3, r3, #5
 8006a7e:	005b      	lsls	r3, r3, #1
 8006a80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a84:	441c      	add	r4, r3
 8006a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a90:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006a94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006a98:	4642      	mov	r2, r8
 8006a9a:	464b      	mov	r3, r9
 8006a9c:	1891      	adds	r1, r2, r2
 8006a9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006aa0:	415b      	adcs	r3, r3
 8006aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006aa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006aa8:	4641      	mov	r1, r8
 8006aaa:	1851      	adds	r1, r2, r1
 8006aac:	6339      	str	r1, [r7, #48]	; 0x30
 8006aae:	4649      	mov	r1, r9
 8006ab0:	414b      	adcs	r3, r1
 8006ab2:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab4:	f04f 0200 	mov.w	r2, #0
 8006ab8:	f04f 0300 	mov.w	r3, #0
 8006abc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006ac0:	4659      	mov	r1, fp
 8006ac2:	00cb      	lsls	r3, r1, #3
 8006ac4:	4651      	mov	r1, sl
 8006ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aca:	4651      	mov	r1, sl
 8006acc:	00ca      	lsls	r2, r1, #3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	189b      	adds	r3, r3, r2
 8006ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006adc:	464b      	mov	r3, r9
 8006ade:	460a      	mov	r2, r1
 8006ae0:	eb42 0303 	adc.w	r3, r2, r3
 8006ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006af4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006af8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006afc:	460b      	mov	r3, r1
 8006afe:	18db      	adds	r3, r3, r3
 8006b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b02:	4613      	mov	r3, r2
 8006b04:	eb42 0303 	adc.w	r3, r2, r3
 8006b08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b12:	f7fa f8b9 	bl	8000c88 <__aeabi_uldivmod>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4b0d      	ldr	r3, [pc, #52]	; (8006b50 <UART_SetConfig+0x2d4>)
 8006b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	2164      	movs	r1, #100	; 0x64
 8006b24:	fb01 f303 	mul.w	r3, r1, r3
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	3332      	adds	r3, #50	; 0x32
 8006b2e:	4a08      	ldr	r2, [pc, #32]	; (8006b50 <UART_SetConfig+0x2d4>)
 8006b30:	fba2 2303 	umull	r2, r3, r2, r3
 8006b34:	095b      	lsrs	r3, r3, #5
 8006b36:	f003 0207 	and.w	r2, r3, #7
 8006b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4422      	add	r2, r4
 8006b42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b44:	e105      	b.n	8006d52 <UART_SetConfig+0x4d6>
 8006b46:	bf00      	nop
 8006b48:	40011000 	.word	0x40011000
 8006b4c:	40011400 	.word	0x40011400
 8006b50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006b5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006b62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006b66:	4642      	mov	r2, r8
 8006b68:	464b      	mov	r3, r9
 8006b6a:	1891      	adds	r1, r2, r2
 8006b6c:	6239      	str	r1, [r7, #32]
 8006b6e:	415b      	adcs	r3, r3
 8006b70:	627b      	str	r3, [r7, #36]	; 0x24
 8006b72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b76:	4641      	mov	r1, r8
 8006b78:	1854      	adds	r4, r2, r1
 8006b7a:	4649      	mov	r1, r9
 8006b7c:	eb43 0501 	adc.w	r5, r3, r1
 8006b80:	f04f 0200 	mov.w	r2, #0
 8006b84:	f04f 0300 	mov.w	r3, #0
 8006b88:	00eb      	lsls	r3, r5, #3
 8006b8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b8e:	00e2      	lsls	r2, r4, #3
 8006b90:	4614      	mov	r4, r2
 8006b92:	461d      	mov	r5, r3
 8006b94:	4643      	mov	r3, r8
 8006b96:	18e3      	adds	r3, r4, r3
 8006b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b9c:	464b      	mov	r3, r9
 8006b9e:	eb45 0303 	adc.w	r3, r5, r3
 8006ba2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006bb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	f04f 0300 	mov.w	r3, #0
 8006bbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006bc2:	4629      	mov	r1, r5
 8006bc4:	008b      	lsls	r3, r1, #2
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bcc:	4621      	mov	r1, r4
 8006bce:	008a      	lsls	r2, r1, #2
 8006bd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006bd4:	f7fa f858 	bl	8000c88 <__aeabi_uldivmod>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4b60      	ldr	r3, [pc, #384]	; (8006d60 <UART_SetConfig+0x4e4>)
 8006bde:	fba3 2302 	umull	r2, r3, r3, r2
 8006be2:	095b      	lsrs	r3, r3, #5
 8006be4:	011c      	lsls	r4, r3, #4
 8006be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bea:	2200      	movs	r2, #0
 8006bec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bf0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006bf4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006bf8:	4642      	mov	r2, r8
 8006bfa:	464b      	mov	r3, r9
 8006bfc:	1891      	adds	r1, r2, r2
 8006bfe:	61b9      	str	r1, [r7, #24]
 8006c00:	415b      	adcs	r3, r3
 8006c02:	61fb      	str	r3, [r7, #28]
 8006c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c08:	4641      	mov	r1, r8
 8006c0a:	1851      	adds	r1, r2, r1
 8006c0c:	6139      	str	r1, [r7, #16]
 8006c0e:	4649      	mov	r1, r9
 8006c10:	414b      	adcs	r3, r1
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	f04f 0200 	mov.w	r2, #0
 8006c18:	f04f 0300 	mov.w	r3, #0
 8006c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c20:	4659      	mov	r1, fp
 8006c22:	00cb      	lsls	r3, r1, #3
 8006c24:	4651      	mov	r1, sl
 8006c26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c2a:	4651      	mov	r1, sl
 8006c2c:	00ca      	lsls	r2, r1, #3
 8006c2e:	4610      	mov	r0, r2
 8006c30:	4619      	mov	r1, r3
 8006c32:	4603      	mov	r3, r0
 8006c34:	4642      	mov	r2, r8
 8006c36:	189b      	adds	r3, r3, r2
 8006c38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006c3c:	464b      	mov	r3, r9
 8006c3e:	460a      	mov	r2, r1
 8006c40:	eb42 0303 	adc.w	r3, r2, r3
 8006c44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	67bb      	str	r3, [r7, #120]	; 0x78
 8006c52:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	f04f 0300 	mov.w	r3, #0
 8006c5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006c60:	4649      	mov	r1, r9
 8006c62:	008b      	lsls	r3, r1, #2
 8006c64:	4641      	mov	r1, r8
 8006c66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c6a:	4641      	mov	r1, r8
 8006c6c:	008a      	lsls	r2, r1, #2
 8006c6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006c72:	f7fa f809 	bl	8000c88 <__aeabi_uldivmod>
 8006c76:	4602      	mov	r2, r0
 8006c78:	460b      	mov	r3, r1
 8006c7a:	4b39      	ldr	r3, [pc, #228]	; (8006d60 <UART_SetConfig+0x4e4>)
 8006c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006c80:	095b      	lsrs	r3, r3, #5
 8006c82:	2164      	movs	r1, #100	; 0x64
 8006c84:	fb01 f303 	mul.w	r3, r1, r3
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	3332      	adds	r3, #50	; 0x32
 8006c8e:	4a34      	ldr	r2, [pc, #208]	; (8006d60 <UART_SetConfig+0x4e4>)
 8006c90:	fba2 2303 	umull	r2, r3, r2, r3
 8006c94:	095b      	lsrs	r3, r3, #5
 8006c96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c9a:	441c      	add	r4, r3
 8006c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	673b      	str	r3, [r7, #112]	; 0x70
 8006ca4:	677a      	str	r2, [r7, #116]	; 0x74
 8006ca6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006caa:	4642      	mov	r2, r8
 8006cac:	464b      	mov	r3, r9
 8006cae:	1891      	adds	r1, r2, r2
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	415b      	adcs	r3, r3
 8006cb4:	60fb      	str	r3, [r7, #12]
 8006cb6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cba:	4641      	mov	r1, r8
 8006cbc:	1851      	adds	r1, r2, r1
 8006cbe:	6039      	str	r1, [r7, #0]
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	414b      	adcs	r3, r1
 8006cc4:	607b      	str	r3, [r7, #4]
 8006cc6:	f04f 0200 	mov.w	r2, #0
 8006cca:	f04f 0300 	mov.w	r3, #0
 8006cce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006cd2:	4659      	mov	r1, fp
 8006cd4:	00cb      	lsls	r3, r1, #3
 8006cd6:	4651      	mov	r1, sl
 8006cd8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cdc:	4651      	mov	r1, sl
 8006cde:	00ca      	lsls	r2, r1, #3
 8006ce0:	4610      	mov	r0, r2
 8006ce2:	4619      	mov	r1, r3
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	4642      	mov	r2, r8
 8006ce8:	189b      	adds	r3, r3, r2
 8006cea:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cec:	464b      	mov	r3, r9
 8006cee:	460a      	mov	r2, r1
 8006cf0:	eb42 0303 	adc.w	r3, r2, r3
 8006cf4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	663b      	str	r3, [r7, #96]	; 0x60
 8006d00:	667a      	str	r2, [r7, #100]	; 0x64
 8006d02:	f04f 0200 	mov.w	r2, #0
 8006d06:	f04f 0300 	mov.w	r3, #0
 8006d0a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d0e:	4649      	mov	r1, r9
 8006d10:	008b      	lsls	r3, r1, #2
 8006d12:	4641      	mov	r1, r8
 8006d14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d18:	4641      	mov	r1, r8
 8006d1a:	008a      	lsls	r2, r1, #2
 8006d1c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006d20:	f7f9 ffb2 	bl	8000c88 <__aeabi_uldivmod>
 8006d24:	4602      	mov	r2, r0
 8006d26:	460b      	mov	r3, r1
 8006d28:	4b0d      	ldr	r3, [pc, #52]	; (8006d60 <UART_SetConfig+0x4e4>)
 8006d2a:	fba3 1302 	umull	r1, r3, r3, r2
 8006d2e:	095b      	lsrs	r3, r3, #5
 8006d30:	2164      	movs	r1, #100	; 0x64
 8006d32:	fb01 f303 	mul.w	r3, r1, r3
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	011b      	lsls	r3, r3, #4
 8006d3a:	3332      	adds	r3, #50	; 0x32
 8006d3c:	4a08      	ldr	r2, [pc, #32]	; (8006d60 <UART_SetConfig+0x4e4>)
 8006d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d42:	095b      	lsrs	r3, r3, #5
 8006d44:	f003 020f 	and.w	r2, r3, #15
 8006d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4422      	add	r2, r4
 8006d50:	609a      	str	r2, [r3, #8]
}
 8006d52:	bf00      	nop
 8006d54:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d5e:	bf00      	nop
 8006d60:	51eb851f 	.word	0x51eb851f

08006d64 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006d64:	b084      	sub	sp, #16
 8006d66:	b480      	push	{r7}
 8006d68:	b085      	sub	sp, #20
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
 8006d6e:	f107 001c 	add.w	r0, r7, #28
 8006d72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006d76:	2300      	movs	r3, #0
 8006d78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006d7a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006d7e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006d82:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006d86:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006d8a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006d8e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006d9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	b004      	add	sp, #16
 8006db8:	4770      	bx	lr

08006dba <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b083      	sub	sp, #12
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006df6:	b480      	push	{r7}
 8006df8:	b083      	sub	sp, #12
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2203      	movs	r2, #3
 8006e02:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 0303 	and.w	r3, r3, #3
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	370c      	adds	r7, #12
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr

08006e2e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006e2e:	b480      	push	{r7}
 8006e30:	b085      	sub	sp, #20
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
 8006e36:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006e4c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006e52:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006e58:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006e68:	f023 030f 	bic.w	r3, r3, #15
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	b2db      	uxtb	r3, r3
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	3314      	adds	r3, #20
 8006eaa:	461a      	mov	r2, r3
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	4413      	add	r3, r2
 8006eb0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
}  
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b085      	sub	sp, #20
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006ee8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006eee:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006ef4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f00:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0

}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3714      	adds	r7, #20
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr

08006f1a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b088      	sub	sp, #32
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
 8006f22:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006f28:	2310      	movs	r3, #16
 8006f2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f2c:	2340      	movs	r3, #64	; 0x40
 8006f2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f30:	2300      	movs	r3, #0
 8006f32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f38:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f3a:	f107 0308 	add.w	r3, r7, #8
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f7ff ff74 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f4a:	2110      	movs	r1, #16
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 f9d7 	bl	8007300 <SDMMC_GetCmdResp1>
 8006f52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f54:	69fb      	ldr	r3, [r7, #28]
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3720      	adds	r7, #32
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b088      	sub	sp, #32
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
 8006f66:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006f6c:	2311      	movs	r3, #17
 8006f6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f70:	2340      	movs	r3, #64	; 0x40
 8006f72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f74:	2300      	movs	r3, #0
 8006f76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f7c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f7e:	f107 0308 	add.w	r3, r7, #8
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff ff52 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f8e:	2111      	movs	r1, #17
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 f9b5 	bl	8007300 <SDMMC_GetCmdResp1>
 8006f96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f98:	69fb      	ldr	r3, [r7, #28]
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3720      	adds	r7, #32
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b088      	sub	sp, #32
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006fb0:	2312      	movs	r3, #18
 8006fb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006fb4:	2340      	movs	r3, #64	; 0x40
 8006fb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006fbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006fc2:	f107 0308 	add.w	r3, r7, #8
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7ff ff30 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fd2:	2112      	movs	r1, #18
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f993 	bl	8007300 <SDMMC_GetCmdResp1>
 8006fda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3720      	adds	r7, #32
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b088      	sub	sp, #32
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
 8006fee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006ff4:	2318      	movs	r3, #24
 8006ff6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ff8:	2340      	movs	r3, #64	; 0x40
 8006ffa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007004:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007006:	f107 0308 	add.w	r3, r7, #8
 800700a:	4619      	mov	r1, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff ff0e 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007012:	f241 3288 	movw	r2, #5000	; 0x1388
 8007016:	2118      	movs	r1, #24
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 f971 	bl	8007300 <SDMMC_GetCmdResp1>
 800701e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007020:	69fb      	ldr	r3, [r7, #28]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3720      	adds	r7, #32
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b088      	sub	sp, #32
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
 8007032:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007038:	2319      	movs	r3, #25
 800703a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800703c:	2340      	movs	r3, #64	; 0x40
 800703e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007040:	2300      	movs	r3, #0
 8007042:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007048:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800704a:	f107 0308 	add.w	r3, r7, #8
 800704e:	4619      	mov	r1, r3
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7ff feec 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007056:	f241 3288 	movw	r2, #5000	; 0x1388
 800705a:	2119      	movs	r1, #25
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 f94f 	bl	8007300 <SDMMC_GetCmdResp1>
 8007062:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007064:	69fb      	ldr	r3, [r7, #28]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3720      	adds	r7, #32
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
	...

08007070 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b088      	sub	sp, #32
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007078:	2300      	movs	r3, #0
 800707a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800707c:	230c      	movs	r3, #12
 800707e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007080:	2340      	movs	r3, #64	; 0x40
 8007082:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007084:	2300      	movs	r3, #0
 8007086:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007088:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800708c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800708e:	f107 0308 	add.w	r3, r7, #8
 8007092:	4619      	mov	r1, r3
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f7ff feca 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800709a:	4a05      	ldr	r2, [pc, #20]	; (80070b0 <SDMMC_CmdStopTransfer+0x40>)
 800709c:	210c      	movs	r1, #12
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f92e 	bl	8007300 <SDMMC_GetCmdResp1>
 80070a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070a6:	69fb      	ldr	r3, [r7, #28]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3720      	adds	r7, #32
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	05f5e100 	.word	0x05f5e100

080070b4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b08a      	sub	sp, #40	; 0x28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80070c4:	2307      	movs	r3, #7
 80070c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80070c8:	2340      	movs	r3, #64	; 0x40
 80070ca:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80070cc:	2300      	movs	r3, #0
 80070ce:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80070d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070d4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80070d6:	f107 0310 	add.w	r3, r7, #16
 80070da:	4619      	mov	r1, r3
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f7ff fea6 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80070e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e6:	2107      	movs	r1, #7
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	f000 f909 	bl	8007300 <SDMMC_GetCmdResp1>
 80070ee:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3728      	adds	r7, #40	; 0x28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b088      	sub	sp, #32
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007106:	2300      	movs	r3, #0
 8007108:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800710a:	2300      	movs	r3, #0
 800710c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800710e:	2300      	movs	r3, #0
 8007110:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007116:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007118:	f107 0308 	add.w	r3, r7, #8
 800711c:	4619      	mov	r1, r3
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7ff fe85 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 fb23 	bl	8007770 <SDMMC_GetCmdError>
 800712a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800712c:	69fb      	ldr	r3, [r7, #28]
}
 800712e:	4618      	mov	r0, r3
 8007130:	3720      	adds	r7, #32
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b088      	sub	sp, #32
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800713e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007142:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007144:	2308      	movs	r3, #8
 8007146:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007148:	2340      	movs	r3, #64	; 0x40
 800714a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800714c:	2300      	movs	r3, #0
 800714e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007150:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007154:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007156:	f107 0308 	add.w	r3, r7, #8
 800715a:	4619      	mov	r1, r3
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f7ff fe66 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 fab6 	bl	80076d4 <SDMMC_GetCmdResp7>
 8007168:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800716a:	69fb      	ldr	r3, [r7, #28]
}
 800716c:	4618      	mov	r0, r3
 800716e:	3720      	adds	r7, #32
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b088      	sub	sp, #32
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007182:	2337      	movs	r3, #55	; 0x37
 8007184:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007186:	2340      	movs	r3, #64	; 0x40
 8007188:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800718e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007192:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007194:	f107 0308 	add.w	r3, r7, #8
 8007198:	4619      	mov	r1, r3
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7ff fe47 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80071a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80071a4:	2137      	movs	r1, #55	; 0x37
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 f8aa 	bl	8007300 <SDMMC_GetCmdResp1>
 80071ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80071ae:	69fb      	ldr	r3, [r7, #28]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3720      	adds	r7, #32
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b088      	sub	sp, #32
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80071c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80071ce:	2329      	movs	r3, #41	; 0x29
 80071d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80071d2:	2340      	movs	r3, #64	; 0x40
 80071d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80071d6:	2300      	movs	r3, #0
 80071d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80071da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80071e0:	f107 0308 	add.w	r3, r7, #8
 80071e4:	4619      	mov	r1, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7ff fe21 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f9bd 	bl	800756c <SDMMC_GetCmdResp3>
 80071f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80071f4:	69fb      	ldr	r3, [r7, #28]
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3720      	adds	r7, #32
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b088      	sub	sp, #32
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007206:	2300      	movs	r3, #0
 8007208:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800720a:	2302      	movs	r3, #2
 800720c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800720e:	23c0      	movs	r3, #192	; 0xc0
 8007210:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007212:	2300      	movs	r3, #0
 8007214:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007216:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800721a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800721c:	f107 0308 	add.w	r3, r7, #8
 8007220:	4619      	mov	r1, r3
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7ff fe03 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f957 	bl	80074dc <SDMMC_GetCmdResp2>
 800722e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007230:	69fb      	ldr	r3, [r7, #28]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3720      	adds	r7, #32
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b088      	sub	sp, #32
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
 8007242:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007248:	2309      	movs	r3, #9
 800724a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800724c:	23c0      	movs	r3, #192	; 0xc0
 800724e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007250:	2300      	movs	r3, #0
 8007252:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007258:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800725a:	f107 0308 	add.w	r3, r7, #8
 800725e:	4619      	mov	r1, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f7ff fde4 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f938 	bl	80074dc <SDMMC_GetCmdResp2>
 800726c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800726e:	69fb      	ldr	r3, [r7, #28]
}
 8007270:	4618      	mov	r0, r3
 8007272:	3720      	adds	r7, #32
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b088      	sub	sp, #32
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007282:	2300      	movs	r3, #0
 8007284:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007286:	2303      	movs	r3, #3
 8007288:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800728a:	2340      	movs	r3, #64	; 0x40
 800728c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800728e:	2300      	movs	r3, #0
 8007290:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007296:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007298:	f107 0308 	add.w	r3, r7, #8
 800729c:	4619      	mov	r1, r3
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7ff fdc5 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	2103      	movs	r1, #3
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 f99d 	bl	80075e8 <SDMMC_GetCmdResp6>
 80072ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80072b0:	69fb      	ldr	r3, [r7, #28]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3720      	adds	r7, #32
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b088      	sub	sp, #32
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80072c8:	230d      	movs	r3, #13
 80072ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072cc:	2340      	movs	r3, #64	; 0x40
 80072ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80072d0:	2300      	movs	r3, #0
 80072d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80072d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80072da:	f107 0308 	add.w	r3, r7, #8
 80072de:	4619      	mov	r1, r3
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f7ff fda4 	bl	8006e2e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80072e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80072ea:	210d      	movs	r1, #13
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f000 f807 	bl	8007300 <SDMMC_GetCmdResp1>
 80072f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80072f4:	69fb      	ldr	r3, [r7, #28]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3720      	adds	r7, #32
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
	...

08007300 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b088      	sub	sp, #32
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	460b      	mov	r3, r1
 800730a:	607a      	str	r2, [r7, #4]
 800730c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800730e:	4b70      	ldr	r3, [pc, #448]	; (80074d0 <SDMMC_GetCmdResp1+0x1d0>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a70      	ldr	r2, [pc, #448]	; (80074d4 <SDMMC_GetCmdResp1+0x1d4>)
 8007314:	fba2 2303 	umull	r2, r3, r2, r3
 8007318:	0a5a      	lsrs	r2, r3, #9
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	fb02 f303 	mul.w	r3, r2, r3
 8007320:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	1e5a      	subs	r2, r3, #1
 8007326:	61fa      	str	r2, [r7, #28]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d102      	bne.n	8007332 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800732c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007330:	e0c9      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007336:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0ef      	beq.n	8007322 <SDMMC_GetCmdResp1+0x22>
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1ea      	bne.n	8007322 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007350:	f003 0304 	and.w	r3, r3, #4
 8007354:	2b00      	cmp	r3, #0
 8007356:	d004      	beq.n	8007362 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2204      	movs	r2, #4
 800735c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800735e:	2304      	movs	r3, #4
 8007360:	e0b1      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d004      	beq.n	8007378 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2201      	movs	r2, #1
 8007372:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007374:	2301      	movs	r3, #1
 8007376:	e0a6      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	22c5      	movs	r2, #197	; 0xc5
 800737c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f7ff fd7f 	bl	8006e82 <SDIO_GetCommandResponse>
 8007384:	4603      	mov	r3, r0
 8007386:	461a      	mov	r2, r3
 8007388:	7afb      	ldrb	r3, [r7, #11]
 800738a:	4293      	cmp	r3, r2
 800738c:	d001      	beq.n	8007392 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800738e:	2301      	movs	r3, #1
 8007390:	e099      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007392:	2100      	movs	r1, #0
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f7ff fd81 	bl	8006e9c <SDIO_GetResponse>
 800739a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	4b4e      	ldr	r3, [pc, #312]	; (80074d8 <SDMMC_GetCmdResp1+0x1d8>)
 80073a0:	4013      	ands	r3, r2
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80073a6:	2300      	movs	r3, #0
 80073a8:	e08d      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	da02      	bge.n	80073b6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80073b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80073b4:	e087      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80073c0:	2340      	movs	r3, #64	; 0x40
 80073c2:	e080      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80073ce:	2380      	movs	r3, #128	; 0x80
 80073d0:	e079      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80073dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073e0:	e071      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80073ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073f0:	e069      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80073fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007400:	e061      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800740c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007410:	e059      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d002      	beq.n	8007422 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800741c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007420:	e051      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007428:	2b00      	cmp	r3, #0
 800742a:	d002      	beq.n	8007432 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800742c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007430:	e049      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d002      	beq.n	8007442 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800743c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007440:	e041      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800744c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007450:	e039      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007458:	2b00      	cmp	r3, #0
 800745a:	d002      	beq.n	8007462 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800745c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007460:	e031      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800746c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007470:	e029      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800747c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007480:	e021      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800748c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007490:	e019      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d002      	beq.n	80074a2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800749c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80074a0:	e011      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d002      	beq.n	80074b2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80074ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80074b0:	e009      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	f003 0308 	and.w	r3, r3, #8
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80074bc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80074c0:	e001      	b.n	80074c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3720      	adds	r7, #32
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop
 80074d0:	20000000 	.word	0x20000000
 80074d4:	10624dd3 	.word	0x10624dd3
 80074d8:	fdffe008 	.word	0xfdffe008

080074dc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074e4:	4b1f      	ldr	r3, [pc, #124]	; (8007564 <SDMMC_GetCmdResp2+0x88>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a1f      	ldr	r2, [pc, #124]	; (8007568 <SDMMC_GetCmdResp2+0x8c>)
 80074ea:	fba2 2303 	umull	r2, r3, r2, r3
 80074ee:	0a5b      	lsrs	r3, r3, #9
 80074f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074f4:	fb02 f303 	mul.w	r3, r2, r3
 80074f8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	1e5a      	subs	r2, r3, #1
 80074fe:	60fa      	str	r2, [r7, #12]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d102      	bne.n	800750a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007504:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007508:	e026      	b.n	8007558 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800750e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0ef      	beq.n	80074fa <SDMMC_GetCmdResp2+0x1e>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1ea      	bne.n	80074fa <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007528:	f003 0304 	and.w	r3, r3, #4
 800752c:	2b00      	cmp	r3, #0
 800752e:	d004      	beq.n	800753a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2204      	movs	r2, #4
 8007534:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007536:	2304      	movs	r3, #4
 8007538:	e00e      	b.n	8007558 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d004      	beq.n	8007550 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800754c:	2301      	movs	r3, #1
 800754e:	e003      	b.n	8007558 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	22c5      	movs	r2, #197	; 0xc5
 8007554:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	20000000 	.word	0x20000000
 8007568:	10624dd3 	.word	0x10624dd3

0800756c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007574:	4b1a      	ldr	r3, [pc, #104]	; (80075e0 <SDMMC_GetCmdResp3+0x74>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a1a      	ldr	r2, [pc, #104]	; (80075e4 <SDMMC_GetCmdResp3+0x78>)
 800757a:	fba2 2303 	umull	r2, r3, r2, r3
 800757e:	0a5b      	lsrs	r3, r3, #9
 8007580:	f241 3288 	movw	r2, #5000	; 0x1388
 8007584:	fb02 f303 	mul.w	r3, r2, r3
 8007588:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	1e5a      	subs	r2, r3, #1
 800758e:	60fa      	str	r2, [r7, #12]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d102      	bne.n	800759a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007594:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007598:	e01b      	b.n	80075d2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800759e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d0ef      	beq.n	800758a <SDMMC_GetCmdResp3+0x1e>
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1ea      	bne.n	800758a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075b8:	f003 0304 	and.w	r3, r3, #4
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d004      	beq.n	80075ca <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2204      	movs	r2, #4
 80075c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80075c6:	2304      	movs	r3, #4
 80075c8:	e003      	b.n	80075d2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	22c5      	movs	r2, #197	; 0xc5
 80075ce:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	20000000 	.word	0x20000000
 80075e4:	10624dd3 	.word	0x10624dd3

080075e8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	460b      	mov	r3, r1
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80075f6:	4b35      	ldr	r3, [pc, #212]	; (80076cc <SDMMC_GetCmdResp6+0xe4>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a35      	ldr	r2, [pc, #212]	; (80076d0 <SDMMC_GetCmdResp6+0xe8>)
 80075fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007600:	0a5b      	lsrs	r3, r3, #9
 8007602:	f241 3288 	movw	r2, #5000	; 0x1388
 8007606:	fb02 f303 	mul.w	r3, r2, r3
 800760a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	1e5a      	subs	r2, r3, #1
 8007610:	61fa      	str	r2, [r7, #28]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d102      	bne.n	800761c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007616:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800761a:	e052      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007620:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007628:	2b00      	cmp	r3, #0
 800762a:	d0ef      	beq.n	800760c <SDMMC_GetCmdResp6+0x24>
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1ea      	bne.n	800760c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	2b00      	cmp	r3, #0
 8007640:	d004      	beq.n	800764c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2204      	movs	r2, #4
 8007646:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007648:	2304      	movs	r3, #4
 800764a:	e03a      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d004      	beq.n	8007662 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2201      	movs	r2, #1
 800765c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800765e:	2301      	movs	r3, #1
 8007660:	e02f      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f7ff fc0d 	bl	8006e82 <SDIO_GetCommandResponse>
 8007668:	4603      	mov	r3, r0
 800766a:	461a      	mov	r2, r3
 800766c:	7afb      	ldrb	r3, [r7, #11]
 800766e:	4293      	cmp	r3, r2
 8007670:	d001      	beq.n	8007676 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007672:	2301      	movs	r3, #1
 8007674:	e025      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	22c5      	movs	r2, #197	; 0xc5
 800767a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800767c:	2100      	movs	r1, #0
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f7ff fc0c 	bl	8006e9c <SDIO_GetResponse>
 8007684:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d106      	bne.n	800769e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	0c1b      	lsrs	r3, r3, #16
 8007694:	b29a      	uxth	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800769a:	2300      	movs	r3, #0
 800769c:	e011      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80076a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80076ac:	e009      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80076b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80076bc:	e001      	b.n	80076c2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80076be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3720      	adds	r7, #32
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	20000000 	.word	0x20000000
 80076d0:	10624dd3 	.word	0x10624dd3

080076d4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80076dc:	4b22      	ldr	r3, [pc, #136]	; (8007768 <SDMMC_GetCmdResp7+0x94>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a22      	ldr	r2, [pc, #136]	; (800776c <SDMMC_GetCmdResp7+0x98>)
 80076e2:	fba2 2303 	umull	r2, r3, r2, r3
 80076e6:	0a5b      	lsrs	r3, r3, #9
 80076e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076ec:	fb02 f303 	mul.w	r3, r2, r3
 80076f0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	1e5a      	subs	r2, r3, #1
 80076f6:	60fa      	str	r2, [r7, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d102      	bne.n	8007702 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80076fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007700:	e02c      	b.n	800775c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007706:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800770e:	2b00      	cmp	r3, #0
 8007710:	d0ef      	beq.n	80076f2 <SDMMC_GetCmdResp7+0x1e>
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1ea      	bne.n	80076f2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007720:	f003 0304 	and.w	r3, r3, #4
 8007724:	2b00      	cmp	r3, #0
 8007726:	d004      	beq.n	8007732 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2204      	movs	r2, #4
 800772c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800772e:	2304      	movs	r3, #4
 8007730:	e014      	b.n	800775c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	d004      	beq.n	8007748 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007744:	2301      	movs	r3, #1
 8007746:	e009      	b.n	800775c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007750:	2b00      	cmp	r3, #0
 8007752:	d002      	beq.n	800775a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2240      	movs	r2, #64	; 0x40
 8007758:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800775a:	2300      	movs	r3, #0
  
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	20000000 	.word	0x20000000
 800776c:	10624dd3 	.word	0x10624dd3

08007770 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007778:	4b11      	ldr	r3, [pc, #68]	; (80077c0 <SDMMC_GetCmdError+0x50>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a11      	ldr	r2, [pc, #68]	; (80077c4 <SDMMC_GetCmdError+0x54>)
 800777e:	fba2 2303 	umull	r2, r3, r2, r3
 8007782:	0a5b      	lsrs	r3, r3, #9
 8007784:	f241 3288 	movw	r2, #5000	; 0x1388
 8007788:	fb02 f303 	mul.w	r3, r2, r3
 800778c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	1e5a      	subs	r2, r3, #1
 8007792:	60fa      	str	r2, [r7, #12]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007798:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800779c:	e009      	b.n	80077b2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0f1      	beq.n	800778e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	22c5      	movs	r2, #197	; 0xc5
 80077ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3714      	adds	r7, #20
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	20000000 	.word	0x20000000
 80077c4:	10624dd3 	.word	0x10624dd3

080077c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80077cc:	4904      	ldr	r1, [pc, #16]	; (80077e0 <MX_FATFS_Init+0x18>)
 80077ce:	4805      	ldr	r0, [pc, #20]	; (80077e4 <MX_FATFS_Init+0x1c>)
 80077d0:	f003 fac0 	bl	800ad54 <FATFS_LinkDriver>
 80077d4:	4603      	mov	r3, r0
 80077d6:	461a      	mov	r2, r3
 80077d8:	4b03      	ldr	r3, [pc, #12]	; (80077e8 <MX_FATFS_Init+0x20>)
 80077da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80077dc:	bf00      	nop
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	200031c8 	.word	0x200031c8
 80077e4:	0800e6a8 	.word	0x0800e6a8
 80077e8:	200031c4 	.word	0x200031c4

080077ec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80077ec:	b480      	push	{r7}
 80077ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80077f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007806:	f000 f89e 	bl	8007946 <BSP_SD_IsDetected>
 800780a:	4603      	mov	r3, r0
 800780c:	2b01      	cmp	r3, #1
 800780e:	d001      	beq.n	8007814 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e005      	b.n	8007820 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007814:	4804      	ldr	r0, [pc, #16]	; (8007828 <BSP_SD_Init+0x2c>)
 8007816:	f7fd fdc6 	bl	80053a6 <HAL_SD_Init>
 800781a:	4603      	mov	r3, r0
 800781c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800781e:	79fb      	ldrb	r3, [r7, #7]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3708      	adds	r7, #8
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	200002c0 	.word	0x200002c0

0800782c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b088      	sub	sp, #32
 8007830:	af02      	add	r7, sp, #8
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
 8007838:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	68ba      	ldr	r2, [r7, #8]
 8007846:	68f9      	ldr	r1, [r7, #12]
 8007848:	4806      	ldr	r0, [pc, #24]	; (8007864 <BSP_SD_ReadBlocks+0x38>)
 800784a:	f7fd fe5d 	bl	8005508 <HAL_SD_ReadBlocks>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007858:	7dfb      	ldrb	r3, [r7, #23]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3718      	adds	r7, #24
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	200002c0 	.word	0x200002c0

08007868 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b088      	sub	sp, #32
 800786c:	af02      	add	r7, sp, #8
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	607a      	str	r2, [r7, #4]
 8007874:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007876:	2300      	movs	r3, #0
 8007878:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68ba      	ldr	r2, [r7, #8]
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	4806      	ldr	r0, [pc, #24]	; (80078a0 <BSP_SD_WriteBlocks+0x38>)
 8007886:	f7fe f81d 	bl	80058c4 <HAL_SD_WriteBlocks>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007894:	7dfb      	ldrb	r3, [r7, #23]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
 800789e:	bf00      	nop
 80078a0:	200002c0 	.word	0x200002c0

080078a4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80078a8:	4805      	ldr	r0, [pc, #20]	; (80078c0 <BSP_SD_GetCardState+0x1c>)
 80078aa:	f7fe fce1 	bl	8006270 <HAL_SD_GetCardState>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b04      	cmp	r3, #4
 80078b2:	bf14      	ite	ne
 80078b4:	2301      	movne	r3, #1
 80078b6:	2300      	moveq	r3, #0
 80078b8:	b2db      	uxtb	r3, r3
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	200002c0 	.word	0x200002c0

080078c4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80078cc:	6879      	ldr	r1, [r7, #4]
 80078ce:	4803      	ldr	r0, [pc, #12]	; (80078dc <BSP_SD_GetCardInfo+0x18>)
 80078d0:	f7fe fca2 	bl	8006218 <HAL_SD_GetCardInfo>
}
 80078d4:	bf00      	nop
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	200002c0 	.word	0x200002c0

080078e0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80078e8:	f000 f818 	bl	800791c <BSP_SD_AbortCallback>
}
 80078ec:	bf00      	nop
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80078fc:	f000 f815 	bl	800792a <BSP_SD_WriteCpltCallback>
}
 8007900:	bf00      	nop
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8007910:	f000 f812 	bl	8007938 <BSP_SD_ReadCpltCallback>
}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800791c:	b480      	push	{r7}
 800791e:	af00      	add	r7, sp, #0

}
 8007920:	bf00      	nop
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800792a:	b480      	push	{r7}
 800792c:	af00      	add	r7, sp, #0

}
 800792e:	bf00      	nop
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 8007938:	b480      	push	{r7}
 800793a:	af00      	add	r7, sp, #0

}
 800793c:	bf00      	nop
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b082      	sub	sp, #8
 800794a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800794c:	2301      	movs	r3, #1
 800794e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8007950:	f000 f80c 	bl	800796c <BSP_PlatformIsDetected>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800795a:	2300      	movs	r3, #0
 800795c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800795e:	79fb      	ldrb	r3, [r7, #7]
 8007960:	b2db      	uxtb	r3, r3
}
 8007962:	4618      	mov	r0, r3
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
	...

0800796c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8007972:	2301      	movs	r3, #1
 8007974:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007976:	2102      	movs	r1, #2
 8007978:	4806      	ldr	r0, [pc, #24]	; (8007994 <BSP_PlatformIsDetected+0x28>)
 800797a:	f7fc f94b 	bl	8003c14 <HAL_GPIO_ReadPin>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8007984:	2300      	movs	r3, #0
 8007986:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007988:	79fb      	ldrb	r3, [r7, #7]
}
 800798a:	4618      	mov	r0, r3
 800798c:	3708      	adds	r7, #8
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	40020800 	.word	0x40020800

08007998 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	4603      	mov	r3, r0
 80079a0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80079a2:	4b0b      	ldr	r3, [pc, #44]	; (80079d0 <SD_CheckStatus+0x38>)
 80079a4:	2201      	movs	r2, #1
 80079a6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80079a8:	f7ff ff7c 	bl	80078a4 <BSP_SD_GetCardState>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d107      	bne.n	80079c2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80079b2:	4b07      	ldr	r3, [pc, #28]	; (80079d0 <SD_CheckStatus+0x38>)
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	f023 0301 	bic.w	r3, r3, #1
 80079bc:	b2da      	uxtb	r2, r3
 80079be:	4b04      	ldr	r3, [pc, #16]	; (80079d0 <SD_CheckStatus+0x38>)
 80079c0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80079c2:	4b03      	ldr	r3, [pc, #12]	; (80079d0 <SD_CheckStatus+0x38>)
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	b2db      	uxtb	r3, r3
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	20000009 	.word	0x20000009

080079d4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b082      	sub	sp, #8
 80079d8:	af00      	add	r7, sp, #0
 80079da:	4603      	mov	r3, r0
 80079dc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80079de:	4b0b      	ldr	r3, [pc, #44]	; (8007a0c <SD_initialize+0x38>)
 80079e0:	2201      	movs	r2, #1
 80079e2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80079e4:	f7ff ff0a 	bl	80077fc <BSP_SD_Init>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d107      	bne.n	80079fe <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7ff ffd1 	bl	8007998 <SD_CheckStatus>
 80079f6:	4603      	mov	r3, r0
 80079f8:	461a      	mov	r2, r3
 80079fa:	4b04      	ldr	r3, [pc, #16]	; (8007a0c <SD_initialize+0x38>)
 80079fc:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80079fe:	4b03      	ldr	r3, [pc, #12]	; (8007a0c <SD_initialize+0x38>)
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	b2db      	uxtb	r3, r3
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	20000009 	.word	0x20000009

08007a10 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	4603      	mov	r3, r0
 8007a18:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007a1a:	79fb      	ldrb	r3, [r7, #7]
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7ff ffbb 	bl	8007998 <SD_CheckStatus>
 8007a22:	4603      	mov	r3, r0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3708      	adds	r7, #8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	607a      	str	r2, [r7, #4]
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	4603      	mov	r3, r0
 8007a3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007a40:	f04f 33ff 	mov.w	r3, #4294967295
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	6879      	ldr	r1, [r7, #4]
 8007a48:	68b8      	ldr	r0, [r7, #8]
 8007a4a:	f7ff feef 	bl	800782c <BSP_SD_ReadBlocks>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d107      	bne.n	8007a64 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007a54:	bf00      	nop
 8007a56:	f7ff ff25 	bl	80078a4 <BSP_SD_GetCardState>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1fa      	bne.n	8007a56 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007a60:	2300      	movs	r3, #0
 8007a62:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}

08007a6e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007a6e:	b580      	push	{r7, lr}
 8007a70:	b086      	sub	sp, #24
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	607a      	str	r2, [r7, #4]
 8007a78:	603b      	str	r3, [r7, #0]
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8007a82:	f04f 33ff 	mov.w	r3, #4294967295
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	68b8      	ldr	r0, [r7, #8]
 8007a8c:	f7ff feec 	bl	8007868 <BSP_SD_WriteBlocks>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d107      	bne.n	8007aa6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8007a96:	bf00      	nop
 8007a98:	f7ff ff04 	bl	80078a4 <BSP_SD_GetCardState>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1fa      	bne.n	8007a98 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3718      	adds	r7, #24
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b08c      	sub	sp, #48	; 0x30
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	603a      	str	r2, [r7, #0]
 8007aba:	71fb      	strb	r3, [r7, #7]
 8007abc:	460b      	mov	r3, r1
 8007abe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007ac6:	4b25      	ldr	r3, [pc, #148]	; (8007b5c <SD_ioctl+0xac>)
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	f003 0301 	and.w	r3, r3, #1
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <SD_ioctl+0x28>
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e03c      	b.n	8007b52 <SD_ioctl+0xa2>

  switch (cmd)
 8007ad8:	79bb      	ldrb	r3, [r7, #6]
 8007ada:	2b03      	cmp	r3, #3
 8007adc:	d834      	bhi.n	8007b48 <SD_ioctl+0x98>
 8007ade:	a201      	add	r2, pc, #4	; (adr r2, 8007ae4 <SD_ioctl+0x34>)
 8007ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae4:	08007af5 	.word	0x08007af5
 8007ae8:	08007afd 	.word	0x08007afd
 8007aec:	08007b15 	.word	0x08007b15
 8007af0:	08007b2f 	.word	0x08007b2f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007afa:	e028      	b.n	8007b4e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007afc:	f107 030c 	add.w	r3, r7, #12
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff fedf 	bl	80078c4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007b12:	e01c      	b.n	8007b4e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007b14:	f107 030c 	add.w	r3, r7, #12
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff fed3 	bl	80078c4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007b26:	2300      	movs	r3, #0
 8007b28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007b2c:	e00f      	b.n	8007b4e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007b2e:	f107 030c 	add.w	r3, r7, #12
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7ff fec6 	bl	80078c4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3a:	0a5a      	lsrs	r2, r3, #9
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007b46:	e002      	b.n	8007b4e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007b48:	2304      	movs	r3, #4
 8007b4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8007b4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3730      	adds	r7, #48	; 0x30
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000009 	.word	0x20000009

08007b60 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	4603      	mov	r3, r0
 8007b68:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007b6a:	79fb      	ldrb	r3, [r7, #7]
 8007b6c:	4a08      	ldr	r2, [pc, #32]	; (8007b90 <disk_status+0x30>)
 8007b6e:	009b      	lsls	r3, r3, #2
 8007b70:	4413      	add	r3, r2
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	79fa      	ldrb	r2, [r7, #7]
 8007b78:	4905      	ldr	r1, [pc, #20]	; (8007b90 <disk_status+0x30>)
 8007b7a:	440a      	add	r2, r1
 8007b7c:	7a12      	ldrb	r2, [r2, #8]
 8007b7e:	4610      	mov	r0, r2
 8007b80:	4798      	blx	r3
 8007b82:	4603      	mov	r3, r0
 8007b84:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	200031f4 	.word	0x200031f4

08007b94 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007ba2:	79fb      	ldrb	r3, [r7, #7]
 8007ba4:	4a0d      	ldr	r2, [pc, #52]	; (8007bdc <disk_initialize+0x48>)
 8007ba6:	5cd3      	ldrb	r3, [r2, r3]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d111      	bne.n	8007bd0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	4a0b      	ldr	r2, [pc, #44]	; (8007bdc <disk_initialize+0x48>)
 8007bb0:	2101      	movs	r1, #1
 8007bb2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007bb4:	79fb      	ldrb	r3, [r7, #7]
 8007bb6:	4a09      	ldr	r2, [pc, #36]	; (8007bdc <disk_initialize+0x48>)
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4413      	add	r3, r2
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	79fa      	ldrb	r2, [r7, #7]
 8007bc2:	4906      	ldr	r1, [pc, #24]	; (8007bdc <disk_initialize+0x48>)
 8007bc4:	440a      	add	r2, r1
 8007bc6:	7a12      	ldrb	r2, [r2, #8]
 8007bc8:	4610      	mov	r0, r2
 8007bca:	4798      	blx	r3
 8007bcc:	4603      	mov	r3, r0
 8007bce:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	200031f4 	.word	0x200031f4

08007be0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007be0:	b590      	push	{r4, r7, lr}
 8007be2:	b087      	sub	sp, #28
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60b9      	str	r1, [r7, #8]
 8007be8:	607a      	str	r2, [r7, #4]
 8007bea:	603b      	str	r3, [r7, #0]
 8007bec:	4603      	mov	r3, r0
 8007bee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
 8007bf2:	4a0a      	ldr	r2, [pc, #40]	; (8007c1c <disk_read+0x3c>)
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	689c      	ldr	r4, [r3, #8]
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
 8007bfe:	4a07      	ldr	r2, [pc, #28]	; (8007c1c <disk_read+0x3c>)
 8007c00:	4413      	add	r3, r2
 8007c02:	7a18      	ldrb	r0, [r3, #8]
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	68b9      	ldr	r1, [r7, #8]
 8007c0a:	47a0      	blx	r4
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	371c      	adds	r7, #28
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd90      	pop	{r4, r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	200031f4 	.word	0x200031f4

08007c20 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007c20:	b590      	push	{r4, r7, lr}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60b9      	str	r1, [r7, #8]
 8007c28:	607a      	str	r2, [r7, #4]
 8007c2a:	603b      	str	r3, [r7, #0]
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
 8007c32:	4a0a      	ldr	r2, [pc, #40]	; (8007c5c <disk_write+0x3c>)
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	68dc      	ldr	r4, [r3, #12]
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	4a07      	ldr	r2, [pc, #28]	; (8007c5c <disk_write+0x3c>)
 8007c40:	4413      	add	r3, r2
 8007c42:	7a18      	ldrb	r0, [r3, #8]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	68b9      	ldr	r1, [r7, #8]
 8007c4a:	47a0      	blx	r4
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	371c      	adds	r7, #28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd90      	pop	{r4, r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	200031f4 	.word	0x200031f4

08007c60 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	603a      	str	r2, [r7, #0]
 8007c6a:	71fb      	strb	r3, [r7, #7]
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007c70:	79fb      	ldrb	r3, [r7, #7]
 8007c72:	4a09      	ldr	r2, [pc, #36]	; (8007c98 <disk_ioctl+0x38>)
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	79fa      	ldrb	r2, [r7, #7]
 8007c7e:	4906      	ldr	r1, [pc, #24]	; (8007c98 <disk_ioctl+0x38>)
 8007c80:	440a      	add	r2, r1
 8007c82:	7a10      	ldrb	r0, [r2, #8]
 8007c84:	79b9      	ldrb	r1, [r7, #6]
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	4798      	blx	r3
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	73fb      	strb	r3, [r7, #15]
  return res;
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3710      	adds	r7, #16
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	200031f4 	.word	0x200031f4

08007c9c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007cac:	89fb      	ldrh	r3, [r7, #14]
 8007cae:	021b      	lsls	r3, r3, #8
 8007cb0:	b21a      	sxth	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	b21b      	sxth	r3, r3
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	b21b      	sxth	r3, r3
 8007cbc:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007cbe:	89fb      	ldrh	r3, [r7, #14]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3714      	adds	r7, #20
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	3303      	adds	r3, #3
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	021b      	lsls	r3, r3, #8
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	3202      	adds	r2, #2
 8007ce4:	7812      	ldrb	r2, [r2, #0]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	021b      	lsls	r3, r3, #8
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	3201      	adds	r2, #1
 8007cf2:	7812      	ldrb	r2, [r2, #0]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	021b      	lsls	r3, r3, #8
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	7812      	ldrb	r2, [r2, #0]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	60fb      	str	r3, [r7, #12]
	return rv;
 8007d04:	68fb      	ldr	r3, [r7, #12]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3714      	adds	r7, #20
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr

08007d12 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	607a      	str	r2, [r7, #4]
 8007d24:	887a      	ldrh	r2, [r7, #2]
 8007d26:	b2d2      	uxtb	r2, r2
 8007d28:	701a      	strb	r2, [r3, #0]
 8007d2a:	887b      	ldrh	r3, [r7, #2]
 8007d2c:	0a1b      	lsrs	r3, r3, #8
 8007d2e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	1c5a      	adds	r2, r3, #1
 8007d34:	607a      	str	r2, [r7, #4]
 8007d36:	887a      	ldrh	r2, [r7, #2]
 8007d38:	b2d2      	uxtb	r2, r2
 8007d3a:	701a      	strb	r2, [r3, #0]
}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr

08007d48 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	607a      	str	r2, [r7, #4]
 8007d58:	683a      	ldr	r2, [r7, #0]
 8007d5a:	b2d2      	uxtb	r2, r2
 8007d5c:	701a      	strb	r2, [r3, #0]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	0a1b      	lsrs	r3, r3, #8
 8007d62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	607a      	str	r2, [r7, #4]
 8007d6a:	683a      	ldr	r2, [r7, #0]
 8007d6c:	b2d2      	uxtb	r2, r2
 8007d6e:	701a      	strb	r2, [r3, #0]
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	0a1b      	lsrs	r3, r3, #8
 8007d74:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	1c5a      	adds	r2, r3, #1
 8007d7a:	607a      	str	r2, [r7, #4]
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	b2d2      	uxtb	r2, r2
 8007d80:	701a      	strb	r2, [r3, #0]
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	0a1b      	lsrs	r3, r3, #8
 8007d86:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	1c5a      	adds	r2, r3, #1
 8007d8c:	607a      	str	r2, [r7, #4]
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	b2d2      	uxtb	r2, r2
 8007d92:	701a      	strb	r2, [r3, #0]
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007da0:	b480      	push	{r7}
 8007da2:	b087      	sub	sp, #28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00d      	beq.n	8007dd6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	1c53      	adds	r3, r2, #1
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	1c59      	adds	r1, r3, #1
 8007dc4:	6179      	str	r1, [r7, #20]
 8007dc6:	7812      	ldrb	r2, [r2, #0]
 8007dc8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	607b      	str	r3, [r7, #4]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1f1      	bne.n	8007dba <mem_cpy+0x1a>
	}
}
 8007dd6:	bf00      	nop
 8007dd8:	371c      	adds	r7, #28
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007de2:	b480      	push	{r7}
 8007de4:	b087      	sub	sp, #28
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	1c5a      	adds	r2, r3, #1
 8007df6:	617a      	str	r2, [r7, #20]
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	b2d2      	uxtb	r2, r2
 8007dfc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	607b      	str	r3, [r7, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1f3      	bne.n	8007df2 <mem_set+0x10>
}
 8007e0a:	bf00      	nop
 8007e0c:	bf00      	nop
 8007e0e:	371c      	adds	r7, #28
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007e18:	b480      	push	{r7}
 8007e1a:	b089      	sub	sp, #36	; 0x24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	61fb      	str	r3, [r7, #28]
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	1c5a      	adds	r2, r3, #1
 8007e34:	61fa      	str	r2, [r7, #28]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	4619      	mov	r1, r3
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	1c5a      	adds	r2, r3, #1
 8007e3e:	61ba      	str	r2, [r7, #24]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	1acb      	subs	r3, r1, r3
 8007e44:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	607b      	str	r3, [r7, #4]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d002      	beq.n	8007e58 <mem_cmp+0x40>
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0eb      	beq.n	8007e30 <mem_cmp+0x18>

	return r;
 8007e58:	697b      	ldr	r3, [r7, #20]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3724      	adds	r7, #36	; 0x24
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr

08007e66 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007e66:	b480      	push	{r7}
 8007e68:	b083      	sub	sp, #12
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007e70:	e002      	b.n	8007e78 <chk_chr+0x12>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	3301      	adds	r3, #1
 8007e76:	607b      	str	r3, [r7, #4]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d005      	beq.n	8007e8c <chk_chr+0x26>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	461a      	mov	r2, r3
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d1f2      	bne.n	8007e72 <chk_chr+0xc>
	return *str;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	781b      	ldrb	r3, [r3, #0]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	60bb      	str	r3, [r7, #8]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	60fb      	str	r3, [r7, #12]
 8007eae:	e029      	b.n	8007f04 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007eb0:	4a27      	ldr	r2, [pc, #156]	; (8007f50 <chk_lock+0xb4>)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	011b      	lsls	r3, r3, #4
 8007eb6:	4413      	add	r3, r2
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d01d      	beq.n	8007efa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007ebe:	4a24      	ldr	r2, [pc, #144]	; (8007f50 <chk_lock+0xb4>)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	011b      	lsls	r3, r3, #4
 8007ec4:	4413      	add	r3, r2
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d116      	bne.n	8007efe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007ed0:	4a1f      	ldr	r2, [pc, #124]	; (8007f50 <chk_lock+0xb4>)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	011b      	lsls	r3, r3, #4
 8007ed6:	4413      	add	r3, r2
 8007ed8:	3304      	adds	r3, #4
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d10c      	bne.n	8007efe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007ee4:	4a1a      	ldr	r2, [pc, #104]	; (8007f50 <chk_lock+0xb4>)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	4413      	add	r3, r2
 8007eec:	3308      	adds	r3, #8
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d102      	bne.n	8007efe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007ef8:	e007      	b.n	8007f0a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007efa:	2301      	movs	r3, #1
 8007efc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	3301      	adds	r3, #1
 8007f02:	60fb      	str	r3, [r7, #12]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d9d2      	bls.n	8007eb0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	d109      	bne.n	8007f24 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d102      	bne.n	8007f1c <chk_lock+0x80>
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d101      	bne.n	8007f20 <chk_lock+0x84>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	e010      	b.n	8007f42 <chk_lock+0xa6>
 8007f20:	2312      	movs	r3, #18
 8007f22:	e00e      	b.n	8007f42 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d108      	bne.n	8007f3c <chk_lock+0xa0>
 8007f2a:	4a09      	ldr	r2, [pc, #36]	; (8007f50 <chk_lock+0xb4>)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	011b      	lsls	r3, r3, #4
 8007f30:	4413      	add	r3, r2
 8007f32:	330c      	adds	r3, #12
 8007f34:	881b      	ldrh	r3, [r3, #0]
 8007f36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f3a:	d101      	bne.n	8007f40 <chk_lock+0xa4>
 8007f3c:	2310      	movs	r3, #16
 8007f3e:	e000      	b.n	8007f42 <chk_lock+0xa6>
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	200031d4 	.word	0x200031d4

08007f54 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	607b      	str	r3, [r7, #4]
 8007f5e:	e002      	b.n	8007f66 <enq_lock+0x12>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	3301      	adds	r3, #1
 8007f64:	607b      	str	r3, [r7, #4]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d806      	bhi.n	8007f7a <enq_lock+0x26>
 8007f6c:	4a09      	ldr	r2, [pc, #36]	; (8007f94 <enq_lock+0x40>)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	011b      	lsls	r3, r3, #4
 8007f72:	4413      	add	r3, r2
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1f2      	bne.n	8007f60 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	bf14      	ite	ne
 8007f80:	2301      	movne	r3, #1
 8007f82:	2300      	moveq	r3, #0
 8007f84:	b2db      	uxtb	r3, r3
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	200031d4 	.word	0x200031d4

08007f98 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	60fb      	str	r3, [r7, #12]
 8007fa6:	e01f      	b.n	8007fe8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007fa8:	4a41      	ldr	r2, [pc, #260]	; (80080b0 <inc_lock+0x118>)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	011b      	lsls	r3, r3, #4
 8007fae:	4413      	add	r3, r2
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d113      	bne.n	8007fe2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007fba:	4a3d      	ldr	r2, [pc, #244]	; (80080b0 <inc_lock+0x118>)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	011b      	lsls	r3, r3, #4
 8007fc0:	4413      	add	r3, r2
 8007fc2:	3304      	adds	r3, #4
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d109      	bne.n	8007fe2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007fce:	4a38      	ldr	r2, [pc, #224]	; (80080b0 <inc_lock+0x118>)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	011b      	lsls	r3, r3, #4
 8007fd4:	4413      	add	r3, r2
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d006      	beq.n	8007ff0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	60fb      	str	r3, [r7, #12]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d9dc      	bls.n	8007fa8 <inc_lock+0x10>
 8007fee:	e000      	b.n	8007ff2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007ff0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2b02      	cmp	r3, #2
 8007ff6:	d132      	bne.n	800805e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e002      	b.n	8008004 <inc_lock+0x6c>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3301      	adds	r3, #1
 8008002:	60fb      	str	r3, [r7, #12]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2b01      	cmp	r3, #1
 8008008:	d806      	bhi.n	8008018 <inc_lock+0x80>
 800800a:	4a29      	ldr	r2, [pc, #164]	; (80080b0 <inc_lock+0x118>)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	4413      	add	r3, r2
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1f2      	bne.n	8007ffe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2b02      	cmp	r3, #2
 800801c:	d101      	bne.n	8008022 <inc_lock+0x8a>
 800801e:	2300      	movs	r3, #0
 8008020:	e040      	b.n	80080a4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	4922      	ldr	r1, [pc, #136]	; (80080b0 <inc_lock+0x118>)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	011b      	lsls	r3, r3, #4
 800802c:	440b      	add	r3, r1
 800802e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689a      	ldr	r2, [r3, #8]
 8008034:	491e      	ldr	r1, [pc, #120]	; (80080b0 <inc_lock+0x118>)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	011b      	lsls	r3, r3, #4
 800803a:	440b      	add	r3, r1
 800803c:	3304      	adds	r3, #4
 800803e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	695a      	ldr	r2, [r3, #20]
 8008044:	491a      	ldr	r1, [pc, #104]	; (80080b0 <inc_lock+0x118>)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	011b      	lsls	r3, r3, #4
 800804a:	440b      	add	r3, r1
 800804c:	3308      	adds	r3, #8
 800804e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008050:	4a17      	ldr	r2, [pc, #92]	; (80080b0 <inc_lock+0x118>)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	011b      	lsls	r3, r3, #4
 8008056:	4413      	add	r3, r2
 8008058:	330c      	adds	r3, #12
 800805a:	2200      	movs	r2, #0
 800805c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d009      	beq.n	8008078 <inc_lock+0xe0>
 8008064:	4a12      	ldr	r2, [pc, #72]	; (80080b0 <inc_lock+0x118>)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	011b      	lsls	r3, r3, #4
 800806a:	4413      	add	r3, r2
 800806c:	330c      	adds	r3, #12
 800806e:	881b      	ldrh	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d001      	beq.n	8008078 <inc_lock+0xe0>
 8008074:	2300      	movs	r3, #0
 8008076:	e015      	b.n	80080a4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d108      	bne.n	8008090 <inc_lock+0xf8>
 800807e:	4a0c      	ldr	r2, [pc, #48]	; (80080b0 <inc_lock+0x118>)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	011b      	lsls	r3, r3, #4
 8008084:	4413      	add	r3, r2
 8008086:	330c      	adds	r3, #12
 8008088:	881b      	ldrh	r3, [r3, #0]
 800808a:	3301      	adds	r3, #1
 800808c:	b29a      	uxth	r2, r3
 800808e:	e001      	b.n	8008094 <inc_lock+0xfc>
 8008090:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008094:	4906      	ldr	r1, [pc, #24]	; (80080b0 <inc_lock+0x118>)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	011b      	lsls	r3, r3, #4
 800809a:	440b      	add	r3, r1
 800809c:	330c      	adds	r3, #12
 800809e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3301      	adds	r3, #1
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	200031d4 	.word	0x200031d4

080080b4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	3b01      	subs	r3, #1
 80080c0:	607b      	str	r3, [r7, #4]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d825      	bhi.n	8008114 <dec_lock+0x60>
		n = Files[i].ctr;
 80080c8:	4a17      	ldr	r2, [pc, #92]	; (8008128 <dec_lock+0x74>)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	011b      	lsls	r3, r3, #4
 80080ce:	4413      	add	r3, r2
 80080d0:	330c      	adds	r3, #12
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80080d6:	89fb      	ldrh	r3, [r7, #14]
 80080d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080dc:	d101      	bne.n	80080e2 <dec_lock+0x2e>
 80080de:	2300      	movs	r3, #0
 80080e0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80080e2:	89fb      	ldrh	r3, [r7, #14]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d002      	beq.n	80080ee <dec_lock+0x3a>
 80080e8:	89fb      	ldrh	r3, [r7, #14]
 80080ea:	3b01      	subs	r3, #1
 80080ec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80080ee:	4a0e      	ldr	r2, [pc, #56]	; (8008128 <dec_lock+0x74>)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	011b      	lsls	r3, r3, #4
 80080f4:	4413      	add	r3, r2
 80080f6:	330c      	adds	r3, #12
 80080f8:	89fa      	ldrh	r2, [r7, #14]
 80080fa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80080fc:	89fb      	ldrh	r3, [r7, #14]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d105      	bne.n	800810e <dec_lock+0x5a>
 8008102:	4a09      	ldr	r2, [pc, #36]	; (8008128 <dec_lock+0x74>)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	011b      	lsls	r3, r3, #4
 8008108:	4413      	add	r3, r2
 800810a:	2200      	movs	r2, #0
 800810c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800810e:	2300      	movs	r3, #0
 8008110:	737b      	strb	r3, [r7, #13]
 8008112:	e001      	b.n	8008118 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008114:	2302      	movs	r3, #2
 8008116:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008118:	7b7b      	ldrb	r3, [r7, #13]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3714      	adds	r7, #20
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr
 8008126:	bf00      	nop
 8008128:	200031d4 	.word	0x200031d4

0800812c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800812c:	b480      	push	{r7}
 800812e:	b085      	sub	sp, #20
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008134:	2300      	movs	r3, #0
 8008136:	60fb      	str	r3, [r7, #12]
 8008138:	e010      	b.n	800815c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800813a:	4a0d      	ldr	r2, [pc, #52]	; (8008170 <clear_lock+0x44>)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	4413      	add	r3, r2
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	429a      	cmp	r2, r3
 8008148:	d105      	bne.n	8008156 <clear_lock+0x2a>
 800814a:	4a09      	ldr	r2, [pc, #36]	; (8008170 <clear_lock+0x44>)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	011b      	lsls	r3, r3, #4
 8008150:	4413      	add	r3, r2
 8008152:	2200      	movs	r2, #0
 8008154:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	3301      	adds	r3, #1
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d9eb      	bls.n	800813a <clear_lock+0xe>
	}
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	200031d4 	.word	0x200031d4

08008174 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800817c:	2300      	movs	r3, #0
 800817e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	78db      	ldrb	r3, [r3, #3]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d034      	beq.n	80081f2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	7858      	ldrb	r0, [r3, #1]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008198:	2301      	movs	r3, #1
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	f7ff fd40 	bl	8007c20 <disk_write>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d002      	beq.n	80081ac <sync_window+0x38>
			res = FR_DISK_ERR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	73fb      	strb	r3, [r7, #15]
 80081aa:	e022      	b.n	80081f2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	1ad2      	subs	r2, r2, r3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	69db      	ldr	r3, [r3, #28]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d217      	bcs.n	80081f2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	789b      	ldrb	r3, [r3, #2]
 80081c6:	613b      	str	r3, [r7, #16]
 80081c8:	e010      	b.n	80081ec <sync_window+0x78>
					wsect += fs->fsize;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	69db      	ldr	r3, [r3, #28]
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	4413      	add	r3, r2
 80081d2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	7858      	ldrb	r0, [r3, #1]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80081de:	2301      	movs	r3, #1
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	f7ff fd1d 	bl	8007c20 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	3b01      	subs	r3, #1
 80081ea:	613b      	str	r3, [r7, #16]
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d8eb      	bhi.n	80081ca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3718      	adds	r7, #24
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008206:	2300      	movs	r3, #0
 8008208:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	429a      	cmp	r2, r3
 8008212:	d01b      	beq.n	800824c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff ffad 	bl	8008174 <sync_window>
 800821a:	4603      	mov	r3, r0
 800821c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800821e:	7bfb      	ldrb	r3, [r7, #15]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d113      	bne.n	800824c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	7858      	ldrb	r0, [r3, #1]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800822e:	2301      	movs	r3, #1
 8008230:	683a      	ldr	r2, [r7, #0]
 8008232:	f7ff fcd5 	bl	8007be0 <disk_read>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d004      	beq.n	8008246 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800823c:	f04f 33ff 	mov.w	r3, #4294967295
 8008240:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008242:	2301      	movs	r3, #1
 8008244:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800824c:	7bfb      	ldrb	r3, [r7, #15]
}
 800824e:	4618      	mov	r0, r3
 8008250:	3710      	adds	r7, #16
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
	...

08008258 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7ff ff87 	bl	8008174 <sync_window>
 8008266:	4603      	mov	r3, r0
 8008268:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800826a:	7bfb      	ldrb	r3, [r7, #15]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d159      	bne.n	8008324 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	2b03      	cmp	r3, #3
 8008276:	d149      	bne.n	800830c <sync_fs+0xb4>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	791b      	ldrb	r3, [r3, #4]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d145      	bne.n	800830c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	899b      	ldrh	r3, [r3, #12]
 800828a:	461a      	mov	r2, r3
 800828c:	2100      	movs	r1, #0
 800828e:	f7ff fda8 	bl	8007de2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	3334      	adds	r3, #52	; 0x34
 8008296:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800829a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800829e:	4618      	mov	r0, r3
 80082a0:	f7ff fd37 	bl	8007d12 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	3334      	adds	r3, #52	; 0x34
 80082a8:	4921      	ldr	r1, [pc, #132]	; (8008330 <sync_fs+0xd8>)
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7ff fd4c 	bl	8007d48 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	3334      	adds	r3, #52	; 0x34
 80082b4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80082b8:	491e      	ldr	r1, [pc, #120]	; (8008334 <sync_fs+0xdc>)
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7ff fd44 	bl	8007d48 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	3334      	adds	r3, #52	; 0x34
 80082c4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	695b      	ldr	r3, [r3, #20]
 80082cc:	4619      	mov	r1, r3
 80082ce:	4610      	mov	r0, r2
 80082d0:	f7ff fd3a 	bl	8007d48 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3334      	adds	r3, #52	; 0x34
 80082d8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	4619      	mov	r1, r3
 80082e2:	4610      	mov	r0, r2
 80082e4:	f7ff fd30 	bl	8007d48 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	1c5a      	adds	r2, r3, #1
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	7858      	ldrb	r0, [r3, #1]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008300:	2301      	movs	r3, #1
 8008302:	f7ff fc8d 	bl	8007c20 <disk_write>
			fs->fsi_flag = 0;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	785b      	ldrb	r3, [r3, #1]
 8008310:	2200      	movs	r2, #0
 8008312:	2100      	movs	r1, #0
 8008314:	4618      	mov	r0, r3
 8008316:	f7ff fca3 	bl	8007c60 <disk_ioctl>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <sync_fs+0xcc>
 8008320:	2301      	movs	r3, #1
 8008322:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008324:	7bfb      	ldrb	r3, [r7, #15]
}
 8008326:	4618      	mov	r0, r3
 8008328:	3710      	adds	r7, #16
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	bf00      	nop
 8008330:	41615252 	.word	0x41615252
 8008334:	61417272 	.word	0x61417272

08008338 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	3b02      	subs	r3, #2
 8008346:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	699b      	ldr	r3, [r3, #24]
 800834c:	3b02      	subs	r3, #2
 800834e:	683a      	ldr	r2, [r7, #0]
 8008350:	429a      	cmp	r2, r3
 8008352:	d301      	bcc.n	8008358 <clust2sect+0x20>
 8008354:	2300      	movs	r3, #0
 8008356:	e008      	b.n	800836a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	895b      	ldrh	r3, [r3, #10]
 800835c:	461a      	mov	r2, r3
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	fb03 f202 	mul.w	r2, r3, r2
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008368:	4413      	add	r3, r2
}
 800836a:	4618      	mov	r0, r3
 800836c:	370c      	adds	r7, #12
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b086      	sub	sp, #24
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d904      	bls.n	8008396 <get_fat+0x20>
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	699b      	ldr	r3, [r3, #24]
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	429a      	cmp	r2, r3
 8008394:	d302      	bcc.n	800839c <get_fat+0x26>
		val = 1;	/* Internal error */
 8008396:	2301      	movs	r3, #1
 8008398:	617b      	str	r3, [r7, #20]
 800839a:	e0bb      	b.n	8008514 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800839c:	f04f 33ff 	mov.w	r3, #4294967295
 80083a0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b03      	cmp	r3, #3
 80083a8:	f000 8083 	beq.w	80084b2 <get_fat+0x13c>
 80083ac:	2b03      	cmp	r3, #3
 80083ae:	f300 80a7 	bgt.w	8008500 <get_fat+0x18a>
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d002      	beq.n	80083bc <get_fat+0x46>
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d056      	beq.n	8008468 <get_fat+0xf2>
 80083ba:	e0a1      	b.n	8008500 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	085b      	lsrs	r3, r3, #1
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	4413      	add	r3, r2
 80083c8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	899b      	ldrh	r3, [r3, #12]
 80083d2:	4619      	mov	r1, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80083da:	4413      	add	r3, r2
 80083dc:	4619      	mov	r1, r3
 80083de:	6938      	ldr	r0, [r7, #16]
 80083e0:	f7ff ff0c 	bl	80081fc <move_window>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f040 808d 	bne.w	8008506 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	60fa      	str	r2, [r7, #12]
 80083f2:	693a      	ldr	r2, [r7, #16]
 80083f4:	8992      	ldrh	r2, [r2, #12]
 80083f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80083fa:	fb01 f202 	mul.w	r2, r1, r2
 80083fe:	1a9b      	subs	r3, r3, r2
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	4413      	add	r3, r2
 8008404:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008408:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	899b      	ldrh	r3, [r3, #12]
 8008412:	4619      	mov	r1, r3
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	fbb3 f3f1 	udiv	r3, r3, r1
 800841a:	4413      	add	r3, r2
 800841c:	4619      	mov	r1, r3
 800841e:	6938      	ldr	r0, [r7, #16]
 8008420:	f7ff feec 	bl	80081fc <move_window>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d16f      	bne.n	800850a <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	899b      	ldrh	r3, [r3, #12]
 800842e:	461a      	mov	r2, r3
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	fbb3 f1f2 	udiv	r1, r3, r2
 8008436:	fb01 f202 	mul.w	r2, r1, r2
 800843a:	1a9b      	subs	r3, r3, r2
 800843c:	693a      	ldr	r2, [r7, #16]
 800843e:	4413      	add	r3, r2
 8008440:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008444:	021b      	lsls	r3, r3, #8
 8008446:	461a      	mov	r2, r3
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	4313      	orrs	r3, r2
 800844c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	f003 0301 	and.w	r3, r3, #1
 8008454:	2b00      	cmp	r3, #0
 8008456:	d002      	beq.n	800845e <get_fat+0xe8>
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	091b      	lsrs	r3, r3, #4
 800845c:	e002      	b.n	8008464 <get_fat+0xee>
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008464:	617b      	str	r3, [r7, #20]
			break;
 8008466:	e055      	b.n	8008514 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	899b      	ldrh	r3, [r3, #12]
 8008470:	085b      	lsrs	r3, r3, #1
 8008472:	b29b      	uxth	r3, r3
 8008474:	4619      	mov	r1, r3
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	fbb3 f3f1 	udiv	r3, r3, r1
 800847c:	4413      	add	r3, r2
 800847e:	4619      	mov	r1, r3
 8008480:	6938      	ldr	r0, [r7, #16]
 8008482:	f7ff febb 	bl	80081fc <move_window>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d140      	bne.n	800850e <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	693a      	ldr	r2, [r7, #16]
 8008498:	8992      	ldrh	r2, [r2, #12]
 800849a:	fbb3 f0f2 	udiv	r0, r3, r2
 800849e:	fb00 f202 	mul.w	r2, r0, r2
 80084a2:	1a9b      	subs	r3, r3, r2
 80084a4:	440b      	add	r3, r1
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7ff fbf8 	bl	8007c9c <ld_word>
 80084ac:	4603      	mov	r3, r0
 80084ae:	617b      	str	r3, [r7, #20]
			break;
 80084b0:	e030      	b.n	8008514 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	899b      	ldrh	r3, [r3, #12]
 80084ba:	089b      	lsrs	r3, r3, #2
 80084bc:	b29b      	uxth	r3, r3
 80084be:	4619      	mov	r1, r3
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80084c6:	4413      	add	r3, r2
 80084c8:	4619      	mov	r1, r3
 80084ca:	6938      	ldr	r0, [r7, #16]
 80084cc:	f7ff fe96 	bl	80081fc <move_window>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d11d      	bne.n	8008512 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	8992      	ldrh	r2, [r2, #12]
 80084e4:	fbb3 f0f2 	udiv	r0, r3, r2
 80084e8:	fb00 f202 	mul.w	r2, r0, r2
 80084ec:	1a9b      	subs	r3, r3, r2
 80084ee:	440b      	add	r3, r1
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7ff fbeb 	bl	8007ccc <ld_dword>
 80084f6:	4603      	mov	r3, r0
 80084f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80084fc:	617b      	str	r3, [r7, #20]
			break;
 80084fe:	e009      	b.n	8008514 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008500:	2301      	movs	r3, #1
 8008502:	617b      	str	r3, [r7, #20]
 8008504:	e006      	b.n	8008514 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008506:	bf00      	nop
 8008508:	e004      	b.n	8008514 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800850a:	bf00      	nop
 800850c:	e002      	b.n	8008514 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800850e:	bf00      	nop
 8008510:	e000      	b.n	8008514 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008512:	bf00      	nop
		}
	}

	return val;
 8008514:	697b      	ldr	r3, [r7, #20]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800851e:	b590      	push	{r4, r7, lr}
 8008520:	b089      	sub	sp, #36	; 0x24
 8008522:	af00      	add	r7, sp, #0
 8008524:	60f8      	str	r0, [r7, #12]
 8008526:	60b9      	str	r1, [r7, #8]
 8008528:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800852a:	2302      	movs	r3, #2
 800852c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	2b01      	cmp	r3, #1
 8008532:	f240 8102 	bls.w	800873a <put_fat+0x21c>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	429a      	cmp	r2, r3
 800853e:	f080 80fc 	bcs.w	800873a <put_fat+0x21c>
		switch (fs->fs_type) {
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	2b03      	cmp	r3, #3
 8008548:	f000 80b6 	beq.w	80086b8 <put_fat+0x19a>
 800854c:	2b03      	cmp	r3, #3
 800854e:	f300 80fd 	bgt.w	800874c <put_fat+0x22e>
 8008552:	2b01      	cmp	r3, #1
 8008554:	d003      	beq.n	800855e <put_fat+0x40>
 8008556:	2b02      	cmp	r3, #2
 8008558:	f000 8083 	beq.w	8008662 <put_fat+0x144>
 800855c:	e0f6      	b.n	800874c <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	61bb      	str	r3, [r7, #24]
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	085b      	lsrs	r3, r3, #1
 8008566:	69ba      	ldr	r2, [r7, #24]
 8008568:	4413      	add	r3, r2
 800856a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	899b      	ldrh	r3, [r3, #12]
 8008574:	4619      	mov	r1, r3
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	fbb3 f3f1 	udiv	r3, r3, r1
 800857c:	4413      	add	r3, r2
 800857e:	4619      	mov	r1, r3
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7ff fe3b 	bl	80081fc <move_window>
 8008586:	4603      	mov	r3, r0
 8008588:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800858a:	7ffb      	ldrb	r3, [r7, #31]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f040 80d6 	bne.w	800873e <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008598:	69bb      	ldr	r3, [r7, #24]
 800859a:	1c5a      	adds	r2, r3, #1
 800859c:	61ba      	str	r2, [r7, #24]
 800859e:	68fa      	ldr	r2, [r7, #12]
 80085a0:	8992      	ldrh	r2, [r2, #12]
 80085a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80085a6:	fb00 f202 	mul.w	r2, r0, r2
 80085aa:	1a9b      	subs	r3, r3, r2
 80085ac:	440b      	add	r3, r1
 80085ae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f003 0301 	and.w	r3, r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00d      	beq.n	80085d6 <put_fat+0xb8>
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b25b      	sxtb	r3, r3
 80085c0:	f003 030f 	and.w	r3, r3, #15
 80085c4:	b25a      	sxtb	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	011b      	lsls	r3, r3, #4
 80085cc:	b25b      	sxtb	r3, r3
 80085ce:	4313      	orrs	r3, r2
 80085d0:	b25b      	sxtb	r3, r3
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	e001      	b.n	80085da <put_fat+0xbc>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	697a      	ldr	r2, [r7, #20]
 80085dc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2201      	movs	r2, #1
 80085e2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	899b      	ldrh	r3, [r3, #12]
 80085ec:	4619      	mov	r1, r3
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80085f4:	4413      	add	r3, r2
 80085f6:	4619      	mov	r1, r3
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f7ff fdff 	bl	80081fc <move_window>
 80085fe:	4603      	mov	r3, r0
 8008600:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008602:	7ffb      	ldrb	r3, [r7, #31]
 8008604:	2b00      	cmp	r3, #0
 8008606:	f040 809c 	bne.w	8008742 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	899b      	ldrh	r3, [r3, #12]
 8008614:	461a      	mov	r2, r3
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	fbb3 f0f2 	udiv	r0, r3, r2
 800861c:	fb00 f202 	mul.w	r2, r0, r2
 8008620:	1a9b      	subs	r3, r3, r2
 8008622:	440b      	add	r3, r1
 8008624:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	d003      	beq.n	8008638 <put_fat+0x11a>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	091b      	lsrs	r3, r3, #4
 8008634:	b2db      	uxtb	r3, r3
 8008636:	e00e      	b.n	8008656 <put_fat+0x138>
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	b25b      	sxtb	r3, r3
 800863e:	f023 030f 	bic.w	r3, r3, #15
 8008642:	b25a      	sxtb	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	0a1b      	lsrs	r3, r3, #8
 8008648:	b25b      	sxtb	r3, r3
 800864a:	f003 030f 	and.w	r3, r3, #15
 800864e:	b25b      	sxtb	r3, r3
 8008650:	4313      	orrs	r3, r2
 8008652:	b25b      	sxtb	r3, r3
 8008654:	b2db      	uxtb	r3, r3
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2201      	movs	r2, #1
 800865e:	70da      	strb	r2, [r3, #3]
			break;
 8008660:	e074      	b.n	800874c <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	899b      	ldrh	r3, [r3, #12]
 800866a:	085b      	lsrs	r3, r3, #1
 800866c:	b29b      	uxth	r3, r3
 800866e:	4619      	mov	r1, r3
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	fbb3 f3f1 	udiv	r3, r3, r1
 8008676:	4413      	add	r3, r2
 8008678:	4619      	mov	r1, r3
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f7ff fdbe 	bl	80081fc <move_window>
 8008680:	4603      	mov	r3, r0
 8008682:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008684:	7ffb      	ldrb	r3, [r7, #31]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d15d      	bne.n	8008746 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	005b      	lsls	r3, r3, #1
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	8992      	ldrh	r2, [r2, #12]
 8008698:	fbb3 f0f2 	udiv	r0, r3, r2
 800869c:	fb00 f202 	mul.w	r2, r0, r2
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	440b      	add	r3, r1
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	b292      	uxth	r2, r2
 80086a8:	4611      	mov	r1, r2
 80086aa:	4618      	mov	r0, r3
 80086ac:	f7ff fb31 	bl	8007d12 <st_word>
			fs->wflag = 1;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2201      	movs	r2, #1
 80086b4:	70da      	strb	r2, [r3, #3]
			break;
 80086b6:	e049      	b.n	800874c <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	899b      	ldrh	r3, [r3, #12]
 80086c0:	089b      	lsrs	r3, r3, #2
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	4619      	mov	r1, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80086cc:	4413      	add	r3, r2
 80086ce:	4619      	mov	r1, r3
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f7ff fd93 	bl	80081fc <move_window>
 80086d6:	4603      	mov	r3, r0
 80086d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80086da:	7ffb      	ldrb	r3, [r7, #31]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d134      	bne.n	800874a <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	68fa      	ldr	r2, [r7, #12]
 80086f2:	8992      	ldrh	r2, [r2, #12]
 80086f4:	fbb3 f0f2 	udiv	r0, r3, r2
 80086f8:	fb00 f202 	mul.w	r2, r0, r2
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	440b      	add	r3, r1
 8008700:	4618      	mov	r0, r3
 8008702:	f7ff fae3 	bl	8007ccc <ld_dword>
 8008706:	4603      	mov	r3, r0
 8008708:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800870c:	4323      	orrs	r3, r4
 800870e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	8992      	ldrh	r2, [r2, #12]
 800871e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008722:	fb00 f202 	mul.w	r2, r0, r2
 8008726:	1a9b      	subs	r3, r3, r2
 8008728:	440b      	add	r3, r1
 800872a:	6879      	ldr	r1, [r7, #4]
 800872c:	4618      	mov	r0, r3
 800872e:	f7ff fb0b 	bl	8007d48 <st_dword>
			fs->wflag = 1;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2201      	movs	r2, #1
 8008736:	70da      	strb	r2, [r3, #3]
			break;
 8008738:	e008      	b.n	800874c <put_fat+0x22e>
		}
	}
 800873a:	bf00      	nop
 800873c:	e006      	b.n	800874c <put_fat+0x22e>
			if (res != FR_OK) break;
 800873e:	bf00      	nop
 8008740:	e004      	b.n	800874c <put_fat+0x22e>
			if (res != FR_OK) break;
 8008742:	bf00      	nop
 8008744:	e002      	b.n	800874c <put_fat+0x22e>
			if (res != FR_OK) break;
 8008746:	bf00      	nop
 8008748:	e000      	b.n	800874c <put_fat+0x22e>
			if (res != FR_OK) break;
 800874a:	bf00      	nop
	return res;
 800874c:	7ffb      	ldrb	r3, [r7, #31]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3724      	adds	r7, #36	; 0x24
 8008752:	46bd      	mov	sp, r7
 8008754:	bd90      	pop	{r4, r7, pc}

08008756 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b088      	sub	sp, #32
 800875a:	af00      	add	r7, sp, #0
 800875c:	60f8      	str	r0, [r7, #12]
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008762:	2300      	movs	r3, #0
 8008764:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2b01      	cmp	r3, #1
 8008770:	d904      	bls.n	800877c <remove_chain+0x26>
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	429a      	cmp	r2, r3
 800877a:	d301      	bcc.n	8008780 <remove_chain+0x2a>
 800877c:	2302      	movs	r3, #2
 800877e:	e04b      	b.n	8008818 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00c      	beq.n	80087a0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008786:	f04f 32ff 	mov.w	r2, #4294967295
 800878a:	6879      	ldr	r1, [r7, #4]
 800878c:	69b8      	ldr	r0, [r7, #24]
 800878e:	f7ff fec6 	bl	800851e <put_fat>
 8008792:	4603      	mov	r3, r0
 8008794:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008796:	7ffb      	ldrb	r3, [r7, #31]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <remove_chain+0x4a>
 800879c:	7ffb      	ldrb	r3, [r7, #31]
 800879e:	e03b      	b.n	8008818 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80087a0:	68b9      	ldr	r1, [r7, #8]
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7ff fde7 	bl	8008376 <get_fat>
 80087a8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d031      	beq.n	8008814 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d101      	bne.n	80087ba <remove_chain+0x64>
 80087b6:	2302      	movs	r3, #2
 80087b8:	e02e      	b.n	8008818 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c0:	d101      	bne.n	80087c6 <remove_chain+0x70>
 80087c2:	2301      	movs	r3, #1
 80087c4:	e028      	b.n	8008818 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80087c6:	2200      	movs	r2, #0
 80087c8:	68b9      	ldr	r1, [r7, #8]
 80087ca:	69b8      	ldr	r0, [r7, #24]
 80087cc:	f7ff fea7 	bl	800851e <put_fat>
 80087d0:	4603      	mov	r3, r0
 80087d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80087d4:	7ffb      	ldrb	r3, [r7, #31]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d001      	beq.n	80087de <remove_chain+0x88>
 80087da:	7ffb      	ldrb	r3, [r7, #31]
 80087dc:	e01c      	b.n	8008818 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	695a      	ldr	r2, [r3, #20]
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	3b02      	subs	r3, #2
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d20b      	bcs.n	8008804 <remove_chain+0xae>
			fs->free_clst++;
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	695b      	ldr	r3, [r3, #20]
 80087f0:	1c5a      	adds	r2, r3, #1
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	791b      	ldrb	r3, [r3, #4]
 80087fa:	f043 0301 	orr.w	r3, r3, #1
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	429a      	cmp	r2, r3
 8008810:	d3c6      	bcc.n	80087a0 <remove_chain+0x4a>
 8008812:	e000      	b.n	8008816 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008814:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	3720      	adds	r7, #32
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b088      	sub	sp, #32
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10d      	bne.n	8008852 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d004      	beq.n	800884c <create_chain+0x2c>
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	69ba      	ldr	r2, [r7, #24]
 8008848:	429a      	cmp	r2, r3
 800884a:	d31b      	bcc.n	8008884 <create_chain+0x64>
 800884c:	2301      	movs	r3, #1
 800884e:	61bb      	str	r3, [r7, #24]
 8008850:	e018      	b.n	8008884 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7ff fd8e 	bl	8008376 <get_fat>
 800885a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d801      	bhi.n	8008866 <create_chain+0x46>
 8008862:	2301      	movs	r3, #1
 8008864:	e070      	b.n	8008948 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800886c:	d101      	bne.n	8008872 <create_chain+0x52>
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	e06a      	b.n	8008948 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	68fa      	ldr	r2, [r7, #12]
 8008878:	429a      	cmp	r2, r3
 800887a:	d201      	bcs.n	8008880 <create_chain+0x60>
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	e063      	b.n	8008948 <create_chain+0x128>
		scl = clst;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008884:	69bb      	ldr	r3, [r7, #24]
 8008886:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	3301      	adds	r3, #1
 800888c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	69fa      	ldr	r2, [r7, #28]
 8008894:	429a      	cmp	r2, r3
 8008896:	d307      	bcc.n	80088a8 <create_chain+0x88>
				ncl = 2;
 8008898:	2302      	movs	r3, #2
 800889a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800889c:	69fa      	ldr	r2, [r7, #28]
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d901      	bls.n	80088a8 <create_chain+0x88>
 80088a4:	2300      	movs	r3, #0
 80088a6:	e04f      	b.n	8008948 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80088a8:	69f9      	ldr	r1, [r7, #28]
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f7ff fd63 	bl	8008376 <get_fat>
 80088b0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00e      	beq.n	80088d6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d003      	beq.n	80088c6 <create_chain+0xa6>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c4:	d101      	bne.n	80088ca <create_chain+0xaa>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	e03e      	b.n	8008948 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80088ca:	69fa      	ldr	r2, [r7, #28]
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d1da      	bne.n	8008888 <create_chain+0x68>
 80088d2:	2300      	movs	r3, #0
 80088d4:	e038      	b.n	8008948 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80088d6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80088d8:	f04f 32ff 	mov.w	r2, #4294967295
 80088dc:	69f9      	ldr	r1, [r7, #28]
 80088de:	6938      	ldr	r0, [r7, #16]
 80088e0:	f7ff fe1d 	bl	800851e <put_fat>
 80088e4:	4603      	mov	r3, r0
 80088e6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80088e8:	7dfb      	ldrb	r3, [r7, #23]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d109      	bne.n	8008902 <create_chain+0xe2>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d006      	beq.n	8008902 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80088f4:	69fa      	ldr	r2, [r7, #28]
 80088f6:	6839      	ldr	r1, [r7, #0]
 80088f8:	6938      	ldr	r0, [r7, #16]
 80088fa:	f7ff fe10 	bl	800851e <put_fat>
 80088fe:	4603      	mov	r3, r0
 8008900:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008902:	7dfb      	ldrb	r3, [r7, #23]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d116      	bne.n	8008936 <create_chain+0x116>
		fs->last_clst = ncl;
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	69fa      	ldr	r2, [r7, #28]
 800890c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	695a      	ldr	r2, [r3, #20]
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	699b      	ldr	r3, [r3, #24]
 8008916:	3b02      	subs	r3, #2
 8008918:	429a      	cmp	r2, r3
 800891a:	d804      	bhi.n	8008926 <create_chain+0x106>
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	1e5a      	subs	r2, r3, #1
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	791b      	ldrb	r3, [r3, #4]
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	b2da      	uxtb	r2, r3
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	711a      	strb	r2, [r3, #4]
 8008934:	e007      	b.n	8008946 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008936:	7dfb      	ldrb	r3, [r7, #23]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d102      	bne.n	8008942 <create_chain+0x122>
 800893c:	f04f 33ff 	mov.w	r3, #4294967295
 8008940:	e000      	b.n	8008944 <create_chain+0x124>
 8008942:	2301      	movs	r3, #1
 8008944:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008946:	69fb      	ldr	r3, [r7, #28]
}
 8008948:	4618      	mov	r0, r3
 800894a:	3720      	adds	r7, #32
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008950:	b480      	push	{r7}
 8008952:	b087      	sub	sp, #28
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008964:	3304      	adds	r3, #4
 8008966:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	899b      	ldrh	r3, [r3, #12]
 800896c:	461a      	mov	r2, r3
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	fbb3 f3f2 	udiv	r3, r3, r2
 8008974:	68fa      	ldr	r2, [r7, #12]
 8008976:	8952      	ldrh	r2, [r2, #10]
 8008978:	fbb3 f3f2 	udiv	r3, r3, r2
 800897c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	1d1a      	adds	r2, r3, #4
 8008982:	613a      	str	r2, [r7, #16]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d101      	bne.n	8008992 <clmt_clust+0x42>
 800898e:	2300      	movs	r3, #0
 8008990:	e010      	b.n	80089b4 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	429a      	cmp	r2, r3
 8008998:	d307      	bcc.n	80089aa <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	617b      	str	r3, [r7, #20]
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	3304      	adds	r3, #4
 80089a6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80089a8:	e7e9      	b.n	800897e <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80089aa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	4413      	add	r3, r2
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	371c      	adds	r7, #28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b086      	sub	sp, #24
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80089d6:	d204      	bcs.n	80089e2 <dir_sdi+0x22>
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	f003 031f 	and.w	r3, r3, #31
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d001      	beq.n	80089e6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80089e2:	2302      	movs	r3, #2
 80089e4:	e071      	b.n	8008aca <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	683a      	ldr	r2, [r7, #0]
 80089ea:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d106      	bne.n	8008a06 <dir_sdi+0x46>
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	d902      	bls.n	8008a06 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a04:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10c      	bne.n	8008a26 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	095b      	lsrs	r3, r3, #5
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	8912      	ldrh	r2, [r2, #8]
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d301      	bcc.n	8008a1c <dir_sdi+0x5c>
 8008a18:	2302      	movs	r3, #2
 8008a1a:	e056      	b.n	8008aca <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	61da      	str	r2, [r3, #28]
 8008a24:	e02d      	b.n	8008a82 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	895b      	ldrh	r3, [r3, #10]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	899b      	ldrh	r3, [r3, #12]
 8008a30:	fb02 f303 	mul.w	r3, r2, r3
 8008a34:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008a36:	e019      	b.n	8008a6c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6979      	ldr	r1, [r7, #20]
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f7ff fc9a 	bl	8008376 <get_fat>
 8008a42:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d101      	bne.n	8008a50 <dir_sdi+0x90>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e03c      	b.n	8008aca <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d904      	bls.n	8008a60 <dir_sdi+0xa0>
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d301      	bcc.n	8008a64 <dir_sdi+0xa4>
 8008a60:	2302      	movs	r3, #2
 8008a62:	e032      	b.n	8008aca <dir_sdi+0x10a>
			ofs -= csz;
 8008a64:	683a      	ldr	r2, [r7, #0]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d2e1      	bcs.n	8008a38 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008a74:	6979      	ldr	r1, [r7, #20]
 8008a76:	6938      	ldr	r0, [r7, #16]
 8008a78:	f7ff fc5e 	bl	8008338 <clust2sect>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	69db      	ldr	r3, [r3, #28]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d101      	bne.n	8008a94 <dir_sdi+0xd4>
 8008a90:	2302      	movs	r3, #2
 8008a92:	e01a      	b.n	8008aca <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	69da      	ldr	r2, [r3, #28]
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	899b      	ldrh	r3, [r3, #12]
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	fbb3 f3f1 	udiv	r3, r3, r1
 8008aa4:	441a      	add	r2, r3
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	899b      	ldrh	r3, [r3, #12]
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	fbb3 f0f2 	udiv	r0, r3, r2
 8008abc:	fb00 f202 	mul.w	r2, r0, r2
 8008ac0:	1a9b      	subs	r3, r3, r2
 8008ac2:	18ca      	adds	r2, r1, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008ac8:	2300      	movs	r3, #0
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3718      	adds	r7, #24
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008ad2:	b580      	push	{r7, lr}
 8008ad4:	b086      	sub	sp, #24
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
 8008ada:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	3320      	adds	r3, #32
 8008ae8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <dir_next+0x28>
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008af8:	d301      	bcc.n	8008afe <dir_next+0x2c>
 8008afa:	2304      	movs	r3, #4
 8008afc:	e0bb      	b.n	8008c76 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	899b      	ldrh	r3, [r3, #12]
 8008b02:	461a      	mov	r2, r3
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b0a:	fb01 f202 	mul.w	r2, r1, r2
 8008b0e:	1a9b      	subs	r3, r3, r2
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f040 809d 	bne.w	8008c50 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	69db      	ldr	r3, [r3, #28]
 8008b1a:	1c5a      	adds	r2, r3, #1
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	699b      	ldr	r3, [r3, #24]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10b      	bne.n	8008b40 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	095b      	lsrs	r3, r3, #5
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	8912      	ldrh	r2, [r2, #8]
 8008b30:	4293      	cmp	r3, r2
 8008b32:	f0c0 808d 	bcc.w	8008c50 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	61da      	str	r2, [r3, #28]
 8008b3c:	2304      	movs	r3, #4
 8008b3e:	e09a      	b.n	8008c76 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	899b      	ldrh	r3, [r3, #12]
 8008b44:	461a      	mov	r2, r3
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	8952      	ldrh	r2, [r2, #10]
 8008b50:	3a01      	subs	r2, #1
 8008b52:	4013      	ands	r3, r2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d17b      	bne.n	8008c50 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	4619      	mov	r1, r3
 8008b60:	4610      	mov	r0, r2
 8008b62:	f7ff fc08 	bl	8008376 <get_fat>
 8008b66:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d801      	bhi.n	8008b72 <dir_next+0xa0>
 8008b6e:	2302      	movs	r3, #2
 8008b70:	e081      	b.n	8008c76 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b78:	d101      	bne.n	8008b7e <dir_next+0xac>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e07b      	b.n	8008c76 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	699b      	ldr	r3, [r3, #24]
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d359      	bcc.n	8008c3c <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d104      	bne.n	8008b98 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	61da      	str	r2, [r3, #28]
 8008b94:	2304      	movs	r3, #4
 8008b96:	e06e      	b.n	8008c76 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	699b      	ldr	r3, [r3, #24]
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	f7ff fe3d 	bl	8008820 <create_chain>
 8008ba6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d101      	bne.n	8008bb2 <dir_next+0xe0>
 8008bae:	2307      	movs	r3, #7
 8008bb0:	e061      	b.n	8008c76 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d101      	bne.n	8008bbc <dir_next+0xea>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e05c      	b.n	8008c76 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc2:	d101      	bne.n	8008bc8 <dir_next+0xf6>
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e056      	b.n	8008c76 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f7ff fad3 	bl	8008174 <sync_window>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <dir_next+0x106>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e04e      	b.n	8008c76 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	899b      	ldrh	r3, [r3, #12]
 8008be2:	461a      	mov	r2, r3
 8008be4:	2100      	movs	r1, #0
 8008be6:	f7ff f8fc 	bl	8007de2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008bea:	2300      	movs	r3, #0
 8008bec:	613b      	str	r3, [r7, #16]
 8008bee:	6979      	ldr	r1, [r7, #20]
 8008bf0:	68f8      	ldr	r0, [r7, #12]
 8008bf2:	f7ff fba1 	bl	8008338 <clust2sect>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	631a      	str	r2, [r3, #48]	; 0x30
 8008bfc:	e012      	b.n	8008c24 <dir_next+0x152>
						fs->wflag = 1;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2201      	movs	r2, #1
 8008c02:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f7ff fab5 	bl	8008174 <sync_window>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d001      	beq.n	8008c14 <dir_next+0x142>
 8008c10:	2301      	movs	r3, #1
 8008c12:	e030      	b.n	8008c76 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	3301      	adds	r3, #1
 8008c18:	613b      	str	r3, [r7, #16]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	631a      	str	r2, [r3, #48]	; 0x30
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	895b      	ldrh	r3, [r3, #10]
 8008c28:	461a      	mov	r2, r3
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d3e6      	bcc.n	8008bfe <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	1ad2      	subs	r2, r2, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	697a      	ldr	r2, [r7, #20]
 8008c40:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008c42:	6979      	ldr	r1, [r7, #20]
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f7ff fb77 	bl	8008338 <clust2sect>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	899b      	ldrh	r3, [r3, #12]
 8008c60:	461a      	mov	r2, r3
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	fbb3 f0f2 	udiv	r0, r3, r2
 8008c68:	fb00 f202 	mul.w	r2, r0, r2
 8008c6c:	1a9b      	subs	r3, r3, r2
 8008c6e:	18ca      	adds	r2, r1, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3718      	adds	r7, #24
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b086      	sub	sp, #24
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
 8008c86:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008c8e:	2100      	movs	r1, #0
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f7ff fe95 	bl	80089c0 <dir_sdi>
 8008c96:	4603      	mov	r3, r0
 8008c98:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008c9a:	7dfb      	ldrb	r3, [r7, #23]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d12b      	bne.n	8008cf8 <dir_alloc+0x7a>
		n = 0;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	69db      	ldr	r3, [r3, #28]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	68f8      	ldr	r0, [r7, #12]
 8008cac:	f7ff faa6 	bl	80081fc <move_window>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008cb4:	7dfb      	ldrb	r3, [r7, #23]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d11d      	bne.n	8008cf6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a1b      	ldr	r3, [r3, #32]
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	2be5      	cmp	r3, #229	; 0xe5
 8008cc2:	d004      	beq.n	8008cce <dir_alloc+0x50>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d107      	bne.n	8008cde <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	613b      	str	r3, [r7, #16]
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d102      	bne.n	8008ce2 <dir_alloc+0x64>
 8008cdc:	e00c      	b.n	8008cf8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008cde:	2300      	movs	r3, #0
 8008ce0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008ce2:	2101      	movs	r1, #1
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7ff fef4 	bl	8008ad2 <dir_next>
 8008cea:	4603      	mov	r3, r0
 8008cec:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008cee:	7dfb      	ldrb	r3, [r7, #23]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d0d7      	beq.n	8008ca4 <dir_alloc+0x26>
 8008cf4:	e000      	b.n	8008cf8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008cf6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008cf8:	7dfb      	ldrb	r3, [r7, #23]
 8008cfa:	2b04      	cmp	r3, #4
 8008cfc:	d101      	bne.n	8008d02 <dir_alloc+0x84>
 8008cfe:	2307      	movs	r3, #7
 8008d00:	75fb      	strb	r3, [r7, #23]
	return res;
 8008d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3718      	adds	r7, #24
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	331a      	adds	r3, #26
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fe ffbe 	bl	8007c9c <ld_word>
 8008d20:	4603      	mov	r3, r0
 8008d22:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	2b03      	cmp	r3, #3
 8008d2a:	d109      	bne.n	8008d40 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	3314      	adds	r3, #20
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7fe ffb3 	bl	8007c9c <ld_word>
 8008d36:	4603      	mov	r3, r0
 8008d38:	041b      	lsls	r3, r3, #16
 8008d3a:	68fa      	ldr	r2, [r7, #12]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008d40:	68fb      	ldr	r3, [r7, #12]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b084      	sub	sp, #16
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	60f8      	str	r0, [r7, #12]
 8008d52:	60b9      	str	r1, [r7, #8]
 8008d54:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	331a      	adds	r3, #26
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	b292      	uxth	r2, r2
 8008d5e:	4611      	mov	r1, r2
 8008d60:	4618      	mov	r0, r3
 8008d62:	f7fe ffd6 	bl	8007d12 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d109      	bne.n	8008d82 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	f103 0214 	add.w	r2, r3, #20
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	0c1b      	lsrs	r3, r3, #16
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	4610      	mov	r0, r2
 8008d7e:	f7fe ffc8 	bl	8007d12 <st_word>
	}
}
 8008d82:	bf00      	nop
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b086      	sub	sp, #24
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008d98:	2100      	movs	r1, #0
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f7ff fe10 	bl	80089c0 <dir_sdi>
 8008da0:	4603      	mov	r3, r0
 8008da2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008da4:	7dfb      	ldrb	r3, [r7, #23]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d001      	beq.n	8008dae <dir_find+0x24>
 8008daa:	7dfb      	ldrb	r3, [r7, #23]
 8008dac:	e03e      	b.n	8008e2c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	69db      	ldr	r3, [r3, #28]
 8008db2:	4619      	mov	r1, r3
 8008db4:	6938      	ldr	r0, [r7, #16]
 8008db6:	f7ff fa21 	bl	80081fc <move_window>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008dbe:	7dfb      	ldrb	r3, [r7, #23]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d12f      	bne.n	8008e24 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a1b      	ldr	r3, [r3, #32]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d102      	bne.n	8008dd8 <dir_find+0x4e>
 8008dd2:	2304      	movs	r3, #4
 8008dd4:	75fb      	strb	r3, [r7, #23]
 8008dd6:	e028      	b.n	8008e2a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	330b      	adds	r3, #11
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008de4:	b2da      	uxtb	r2, r3
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	330b      	adds	r3, #11
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	f003 0308 	and.w	r3, r3, #8
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10a      	bne.n	8008e10 <dir_find+0x86>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a18      	ldr	r0, [r3, #32]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	3324      	adds	r3, #36	; 0x24
 8008e02:	220b      	movs	r2, #11
 8008e04:	4619      	mov	r1, r3
 8008e06:	f7ff f807 	bl	8007e18 <mem_cmp>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00b      	beq.n	8008e28 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008e10:	2100      	movs	r1, #0
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7ff fe5d 	bl	8008ad2 <dir_next>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0c5      	beq.n	8008dae <dir_find+0x24>
 8008e22:	e002      	b.n	8008e2a <dir_find+0xa0>
		if (res != FR_OK) break;
 8008e24:	bf00      	nop
 8008e26:	e000      	b.n	8008e2a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008e28:	bf00      	nop

	return res;
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008e42:	2101      	movs	r1, #1
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7ff ff1a 	bl	8008c7e <dir_alloc>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008e4e:	7bfb      	ldrb	r3, [r7, #15]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d11c      	bne.n	8008e8e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	4619      	mov	r1, r3
 8008e5a:	68b8      	ldr	r0, [r7, #8]
 8008e5c:	f7ff f9ce 	bl	80081fc <move_window>
 8008e60:	4603      	mov	r3, r0
 8008e62:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008e64:	7bfb      	ldrb	r3, [r7, #15]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d111      	bne.n	8008e8e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	2220      	movs	r2, #32
 8008e70:	2100      	movs	r1, #0
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7fe ffb5 	bl	8007de2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6a18      	ldr	r0, [r3, #32]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	3324      	adds	r3, #36	; 0x24
 8008e80:	220b      	movs	r2, #11
 8008e82:	4619      	mov	r1, r3
 8008e84:	f7fe ff8c 	bl	8007da0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69db      	ldr	r3, [r3, #28]
 8008eaa:	4619      	mov	r1, r3
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f7ff f9a5 	bl	80081fc <move_window>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8008eb6:	7afb      	ldrb	r3, [r7, #11]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d106      	bne.n	8008eca <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6a1b      	ldr	r3, [r3, #32]
 8008ec0:	22e5      	movs	r2, #229	; 0xe5
 8008ec2:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8008eca:	7afb      	ldrb	r3, [r7, #11]
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3710      	adds	r7, #16
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	69db      	ldr	r3, [r3, #28]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d04e      	beq.n	8008f8a <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8008eec:	2300      	movs	r3, #0
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8008ef4:	e021      	b.n	8008f3a <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a1a      	ldr	r2, [r3, #32]
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	1c59      	adds	r1, r3, #1
 8008efe:	6179      	str	r1, [r7, #20]
 8008f00:	4413      	add	r3, r2
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	2b20      	cmp	r3, #32
 8008f0a:	d100      	bne.n	8008f0e <get_fileinfo+0x3a>
 8008f0c:	e015      	b.n	8008f3a <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8008f0e:	7bfb      	ldrb	r3, [r7, #15]
 8008f10:	2b05      	cmp	r3, #5
 8008f12:	d101      	bne.n	8008f18 <get_fileinfo+0x44>
 8008f14:	23e5      	movs	r3, #229	; 0xe5
 8008f16:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	2b09      	cmp	r3, #9
 8008f1c:	d106      	bne.n	8008f2c <get_fileinfo+0x58>
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	1c5a      	adds	r2, r3, #1
 8008f22:	613a      	str	r2, [r7, #16]
 8008f24:	683a      	ldr	r2, [r7, #0]
 8008f26:	4413      	add	r3, r2
 8008f28:	222e      	movs	r2, #46	; 0x2e
 8008f2a:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	1c5a      	adds	r2, r3, #1
 8008f30:	613a      	str	r2, [r7, #16]
 8008f32:	683a      	ldr	r2, [r7, #0]
 8008f34:	4413      	add	r3, r2
 8008f36:	7bfa      	ldrb	r2, [r7, #15]
 8008f38:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	2b0a      	cmp	r3, #10
 8008f3e:	d9da      	bls.n	8008ef6 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8008f40:	683a      	ldr	r2, [r7, #0]
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	4413      	add	r3, r2
 8008f46:	3309      	adds	r3, #9
 8008f48:	2200      	movs	r2, #0
 8008f4a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6a1b      	ldr	r3, [r3, #32]
 8008f50:	7ada      	ldrb	r2, [r3, #11]
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	331c      	adds	r3, #28
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7fe feb5 	bl	8007ccc <ld_dword>
 8008f62:	4602      	mov	r2, r0
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6a1b      	ldr	r3, [r3, #32]
 8008f6c:	3316      	adds	r3, #22
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fe feac 	bl	8007ccc <ld_dword>
 8008f74:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	80da      	strh	r2, [r3, #6]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	0c1b      	lsrs	r3, r3, #16
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	809a      	strh	r2, [r3, #4]
 8008f88:	e000      	b.n	8008f8c <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008f8a:	bf00      	nop
}
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
	...

08008f94 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b088      	sub	sp, #32
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	60fb      	str	r3, [r7, #12]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	3324      	adds	r3, #36	; 0x24
 8008fa8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008faa:	220b      	movs	r2, #11
 8008fac:	2120      	movs	r1, #32
 8008fae:	68b8      	ldr	r0, [r7, #8]
 8008fb0:	f7fe ff17 	bl	8007de2 <mem_set>
	si = i = 0; ni = 8;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	613b      	str	r3, [r7, #16]
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	61fb      	str	r3, [r7, #28]
 8008fbc:	2308      	movs	r3, #8
 8008fbe:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	1c5a      	adds	r2, r3, #1
 8008fc4:	61fa      	str	r2, [r7, #28]
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	4413      	add	r3, r2
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008fce:	7efb      	ldrb	r3, [r7, #27]
 8008fd0:	2b20      	cmp	r3, #32
 8008fd2:	d94e      	bls.n	8009072 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008fd4:	7efb      	ldrb	r3, [r7, #27]
 8008fd6:	2b2f      	cmp	r3, #47	; 0x2f
 8008fd8:	d006      	beq.n	8008fe8 <create_name+0x54>
 8008fda:	7efb      	ldrb	r3, [r7, #27]
 8008fdc:	2b5c      	cmp	r3, #92	; 0x5c
 8008fde:	d110      	bne.n	8009002 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008fe0:	e002      	b.n	8008fe8 <create_name+0x54>
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	3301      	adds	r3, #1
 8008fe6:	61fb      	str	r3, [r7, #28]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	69fb      	ldr	r3, [r7, #28]
 8008fec:	4413      	add	r3, r2
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	2b2f      	cmp	r3, #47	; 0x2f
 8008ff2:	d0f6      	beq.n	8008fe2 <create_name+0x4e>
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	2b5c      	cmp	r3, #92	; 0x5c
 8008ffe:	d0f0      	beq.n	8008fe2 <create_name+0x4e>
			break;
 8009000:	e038      	b.n	8009074 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009002:	7efb      	ldrb	r3, [r7, #27]
 8009004:	2b2e      	cmp	r3, #46	; 0x2e
 8009006:	d003      	beq.n	8009010 <create_name+0x7c>
 8009008:	693a      	ldr	r2, [r7, #16]
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	429a      	cmp	r2, r3
 800900e:	d30c      	bcc.n	800902a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	2b0b      	cmp	r3, #11
 8009014:	d002      	beq.n	800901c <create_name+0x88>
 8009016:	7efb      	ldrb	r3, [r7, #27]
 8009018:	2b2e      	cmp	r3, #46	; 0x2e
 800901a:	d001      	beq.n	8009020 <create_name+0x8c>
 800901c:	2306      	movs	r3, #6
 800901e:	e044      	b.n	80090aa <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009020:	2308      	movs	r3, #8
 8009022:	613b      	str	r3, [r7, #16]
 8009024:	230b      	movs	r3, #11
 8009026:	617b      	str	r3, [r7, #20]
			continue;
 8009028:	e022      	b.n	8009070 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800902a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800902e:	2b00      	cmp	r3, #0
 8009030:	da04      	bge.n	800903c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009032:	7efb      	ldrb	r3, [r7, #27]
 8009034:	3b80      	subs	r3, #128	; 0x80
 8009036:	4a1f      	ldr	r2, [pc, #124]	; (80090b4 <create_name+0x120>)
 8009038:	5cd3      	ldrb	r3, [r2, r3]
 800903a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800903c:	7efb      	ldrb	r3, [r7, #27]
 800903e:	4619      	mov	r1, r3
 8009040:	481d      	ldr	r0, [pc, #116]	; (80090b8 <create_name+0x124>)
 8009042:	f7fe ff10 	bl	8007e66 <chk_chr>
 8009046:	4603      	mov	r3, r0
 8009048:	2b00      	cmp	r3, #0
 800904a:	d001      	beq.n	8009050 <create_name+0xbc>
 800904c:	2306      	movs	r3, #6
 800904e:	e02c      	b.n	80090aa <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009050:	7efb      	ldrb	r3, [r7, #27]
 8009052:	2b60      	cmp	r3, #96	; 0x60
 8009054:	d905      	bls.n	8009062 <create_name+0xce>
 8009056:	7efb      	ldrb	r3, [r7, #27]
 8009058:	2b7a      	cmp	r3, #122	; 0x7a
 800905a:	d802      	bhi.n	8009062 <create_name+0xce>
 800905c:	7efb      	ldrb	r3, [r7, #27]
 800905e:	3b20      	subs	r3, #32
 8009060:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	1c5a      	adds	r2, r3, #1
 8009066:	613a      	str	r2, [r7, #16]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	4413      	add	r3, r2
 800906c:	7efa      	ldrb	r2, [r7, #27]
 800906e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009070:	e7a6      	b.n	8008fc0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009072:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009074:	68fa      	ldr	r2, [r7, #12]
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	441a      	add	r2, r3
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <create_name+0xf4>
 8009084:	2306      	movs	r3, #6
 8009086:	e010      	b.n	80090aa <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	2be5      	cmp	r3, #229	; 0xe5
 800908e:	d102      	bne.n	8009096 <create_name+0x102>
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	2205      	movs	r2, #5
 8009094:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009096:	7efb      	ldrb	r3, [r7, #27]
 8009098:	2b20      	cmp	r3, #32
 800909a:	d801      	bhi.n	80090a0 <create_name+0x10c>
 800909c:	2204      	movs	r2, #4
 800909e:	e000      	b.n	80090a2 <create_name+0x10e>
 80090a0:	2200      	movs	r2, #0
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	330b      	adds	r3, #11
 80090a6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80090a8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3720      	adds	r7, #32
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	0800e6bc 	.word	0x0800e6bc
 80090b8:	0800e644 	.word	0x0800e644

080090bc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b086      	sub	sp, #24
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80090d0:	e002      	b.n	80090d8 <follow_path+0x1c>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	3301      	adds	r3, #1
 80090d6:	603b      	str	r3, [r7, #0]
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	2b2f      	cmp	r3, #47	; 0x2f
 80090de:	d0f8      	beq.n	80090d2 <follow_path+0x16>
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	2b5c      	cmp	r3, #92	; 0x5c
 80090e6:	d0f4      	beq.n	80090d2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	2200      	movs	r2, #0
 80090ec:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b1f      	cmp	r3, #31
 80090f4:	d80a      	bhi.n	800910c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2280      	movs	r2, #128	; 0x80
 80090fa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80090fe:	2100      	movs	r1, #0
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f7ff fc5d 	bl	80089c0 <dir_sdi>
 8009106:	4603      	mov	r3, r0
 8009108:	75fb      	strb	r3, [r7, #23]
 800910a:	e048      	b.n	800919e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800910c:	463b      	mov	r3, r7
 800910e:	4619      	mov	r1, r3
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff ff3f 	bl	8008f94 <create_name>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800911a:	7dfb      	ldrb	r3, [r7, #23]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d139      	bne.n	8009194 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7ff fe32 	bl	8008d8a <dir_find>
 8009126:	4603      	mov	r3, r0
 8009128:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009130:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009132:	7dfb      	ldrb	r3, [r7, #23]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00a      	beq.n	800914e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009138:	7dfb      	ldrb	r3, [r7, #23]
 800913a:	2b04      	cmp	r3, #4
 800913c:	d12c      	bne.n	8009198 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800913e:	7afb      	ldrb	r3, [r7, #11]
 8009140:	f003 0304 	and.w	r3, r3, #4
 8009144:	2b00      	cmp	r3, #0
 8009146:	d127      	bne.n	8009198 <follow_path+0xdc>
 8009148:	2305      	movs	r3, #5
 800914a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800914c:	e024      	b.n	8009198 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800914e:	7afb      	ldrb	r3, [r7, #11]
 8009150:	f003 0304 	and.w	r3, r3, #4
 8009154:	2b00      	cmp	r3, #0
 8009156:	d121      	bne.n	800919c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	799b      	ldrb	r3, [r3, #6]
 800915c:	f003 0310 	and.w	r3, r3, #16
 8009160:	2b00      	cmp	r3, #0
 8009162:	d102      	bne.n	800916a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009164:	2305      	movs	r3, #5
 8009166:	75fb      	strb	r3, [r7, #23]
 8009168:	e019      	b.n	800919e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	695b      	ldr	r3, [r3, #20]
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	8992      	ldrh	r2, [r2, #12]
 8009178:	fbb3 f0f2 	udiv	r0, r3, r2
 800917c:	fb00 f202 	mul.w	r2, r0, r2
 8009180:	1a9b      	subs	r3, r3, r2
 8009182:	440b      	add	r3, r1
 8009184:	4619      	mov	r1, r3
 8009186:	68f8      	ldr	r0, [r7, #12]
 8009188:	f7ff fdc0 	bl	8008d0c <ld_clust>
 800918c:	4602      	mov	r2, r0
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009192:	e7bb      	b.n	800910c <follow_path+0x50>
			if (res != FR_OK) break;
 8009194:	bf00      	nop
 8009196:	e002      	b.n	800919e <follow_path+0xe2>
				break;
 8009198:	bf00      	nop
 800919a:	e000      	b.n	800919e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800919c:	bf00      	nop
			}
		}
	}

	return res;
 800919e:	7dfb      	ldrb	r3, [r7, #23]
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3718      	adds	r7, #24
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b087      	sub	sp, #28
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80091b0:	f04f 33ff 	mov.w	r3, #4294967295
 80091b4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d031      	beq.n	8009222 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	617b      	str	r3, [r7, #20]
 80091c4:	e002      	b.n	80091cc <get_ldnumber+0x24>
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	3301      	adds	r3, #1
 80091ca:	617b      	str	r3, [r7, #20]
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	781b      	ldrb	r3, [r3, #0]
 80091d0:	2b20      	cmp	r3, #32
 80091d2:	d903      	bls.n	80091dc <get_ldnumber+0x34>
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	2b3a      	cmp	r3, #58	; 0x3a
 80091da:	d1f4      	bne.n	80091c6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	2b3a      	cmp	r3, #58	; 0x3a
 80091e2:	d11c      	bne.n	800921e <get_ldnumber+0x76>
			tp = *path;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	1c5a      	adds	r2, r3, #1
 80091ee:	60fa      	str	r2, [r7, #12]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	3b30      	subs	r3, #48	; 0x30
 80091f4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	2b09      	cmp	r3, #9
 80091fa:	d80e      	bhi.n	800921a <get_ldnumber+0x72>
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	429a      	cmp	r2, r3
 8009202:	d10a      	bne.n	800921a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d107      	bne.n	800921a <get_ldnumber+0x72>
					vol = (int)i;
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	3301      	adds	r3, #1
 8009212:	617b      	str	r3, [r7, #20]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	e002      	b.n	8009224 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800921e:	2300      	movs	r3, #0
 8009220:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009222:	693b      	ldr	r3, [r7, #16]
}
 8009224:	4618      	mov	r0, r3
 8009226:	371c      	adds	r7, #28
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	70da      	strb	r2, [r3, #3]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f04f 32ff 	mov.w	r2, #4294967295
 8009246:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f7fe ffd6 	bl	80081fc <move_window>
 8009250:	4603      	mov	r3, r0
 8009252:	2b00      	cmp	r3, #0
 8009254:	d001      	beq.n	800925a <check_fs+0x2a>
 8009256:	2304      	movs	r3, #4
 8009258:	e038      	b.n	80092cc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	3334      	adds	r3, #52	; 0x34
 800925e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009262:	4618      	mov	r0, r3
 8009264:	f7fe fd1a 	bl	8007c9c <ld_word>
 8009268:	4603      	mov	r3, r0
 800926a:	461a      	mov	r2, r3
 800926c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009270:	429a      	cmp	r2, r3
 8009272:	d001      	beq.n	8009278 <check_fs+0x48>
 8009274:	2303      	movs	r3, #3
 8009276:	e029      	b.n	80092cc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800927e:	2be9      	cmp	r3, #233	; 0xe9
 8009280:	d009      	beq.n	8009296 <check_fs+0x66>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009288:	2beb      	cmp	r3, #235	; 0xeb
 800928a:	d11e      	bne.n	80092ca <check_fs+0x9a>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009292:	2b90      	cmp	r3, #144	; 0x90
 8009294:	d119      	bne.n	80092ca <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	3334      	adds	r3, #52	; 0x34
 800929a:	3336      	adds	r3, #54	; 0x36
 800929c:	4618      	mov	r0, r3
 800929e:	f7fe fd15 	bl	8007ccc <ld_dword>
 80092a2:	4603      	mov	r3, r0
 80092a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80092a8:	4a0a      	ldr	r2, [pc, #40]	; (80092d4 <check_fs+0xa4>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d101      	bne.n	80092b2 <check_fs+0x82>
 80092ae:	2300      	movs	r3, #0
 80092b0:	e00c      	b.n	80092cc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	3334      	adds	r3, #52	; 0x34
 80092b6:	3352      	adds	r3, #82	; 0x52
 80092b8:	4618      	mov	r0, r3
 80092ba:	f7fe fd07 	bl	8007ccc <ld_dword>
 80092be:	4603      	mov	r3, r0
 80092c0:	4a05      	ldr	r2, [pc, #20]	; (80092d8 <check_fs+0xa8>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d101      	bne.n	80092ca <check_fs+0x9a>
 80092c6:	2300      	movs	r3, #0
 80092c8:	e000      	b.n	80092cc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80092ca:	2302      	movs	r3, #2
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3708      	adds	r7, #8
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}
 80092d4:	00544146 	.word	0x00544146
 80092d8:	33544146 	.word	0x33544146

080092dc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b096      	sub	sp, #88	; 0x58
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	4613      	mov	r3, r2
 80092e8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2200      	movs	r2, #0
 80092ee:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f7ff ff59 	bl	80091a8 <get_ldnumber>
 80092f6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80092f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	da01      	bge.n	8009302 <find_volume+0x26>
 80092fe:	230b      	movs	r3, #11
 8009300:	e262      	b.n	80097c8 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009302:	4a9f      	ldr	r2, [pc, #636]	; (8009580 <find_volume+0x2a4>)
 8009304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800930a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800930c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930e:	2b00      	cmp	r3, #0
 8009310:	d101      	bne.n	8009316 <find_volume+0x3a>
 8009312:	230c      	movs	r3, #12
 8009314:	e258      	b.n	80097c8 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800931a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800931c:	79fb      	ldrb	r3, [r7, #7]
 800931e:	f023 0301 	bic.w	r3, r3, #1
 8009322:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d01a      	beq.n	8009362 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800932c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800932e:	785b      	ldrb	r3, [r3, #1]
 8009330:	4618      	mov	r0, r3
 8009332:	f7fe fc15 	bl	8007b60 <disk_status>
 8009336:	4603      	mov	r3, r0
 8009338:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800933c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10c      	bne.n	8009362 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009348:	79fb      	ldrb	r3, [r7, #7]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d007      	beq.n	800935e <find_volume+0x82>
 800934e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009352:	f003 0304 	and.w	r3, r3, #4
 8009356:	2b00      	cmp	r3, #0
 8009358:	d001      	beq.n	800935e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800935a:	230a      	movs	r3, #10
 800935c:	e234      	b.n	80097c8 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800935e:	2300      	movs	r3, #0
 8009360:	e232      	b.n	80097c8 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009364:	2200      	movs	r2, #0
 8009366:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800936a:	b2da      	uxtb	r2, r3
 800936c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800936e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009372:	785b      	ldrb	r3, [r3, #1]
 8009374:	4618      	mov	r0, r3
 8009376:	f7fe fc0d 	bl	8007b94 <disk_initialize>
 800937a:	4603      	mov	r3, r0
 800937c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009380:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009384:	f003 0301 	and.w	r3, r3, #1
 8009388:	2b00      	cmp	r3, #0
 800938a:	d001      	beq.n	8009390 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800938c:	2303      	movs	r3, #3
 800938e:	e21b      	b.n	80097c8 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009390:	79fb      	ldrb	r3, [r7, #7]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d007      	beq.n	80093a6 <find_volume+0xca>
 8009396:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800939a:	f003 0304 	and.w	r3, r3, #4
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80093a2:	230a      	movs	r3, #10
 80093a4:	e210      	b.n	80097c8 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80093a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a8:	7858      	ldrb	r0, [r3, #1]
 80093aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ac:	330c      	adds	r3, #12
 80093ae:	461a      	mov	r2, r3
 80093b0:	2102      	movs	r1, #2
 80093b2:	f7fe fc55 	bl	8007c60 <disk_ioctl>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d001      	beq.n	80093c0 <find_volume+0xe4>
 80093bc:	2301      	movs	r3, #1
 80093be:	e203      	b.n	80097c8 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80093c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c2:	899b      	ldrh	r3, [r3, #12]
 80093c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093c8:	d80d      	bhi.n	80093e6 <find_volume+0x10a>
 80093ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093cc:	899b      	ldrh	r3, [r3, #12]
 80093ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093d2:	d308      	bcc.n	80093e6 <find_volume+0x10a>
 80093d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d6:	899b      	ldrh	r3, [r3, #12]
 80093d8:	461a      	mov	r2, r3
 80093da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093dc:	899b      	ldrh	r3, [r3, #12]
 80093de:	3b01      	subs	r3, #1
 80093e0:	4013      	ands	r3, r2
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <find_volume+0x10e>
 80093e6:	2301      	movs	r3, #1
 80093e8:	e1ee      	b.n	80097c8 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80093ea:	2300      	movs	r3, #0
 80093ec:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80093ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80093f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80093f2:	f7ff ff1d 	bl	8009230 <check_fs>
 80093f6:	4603      	mov	r3, r0
 80093f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80093fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009400:	2b02      	cmp	r3, #2
 8009402:	d149      	bne.n	8009498 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009404:	2300      	movs	r3, #0
 8009406:	643b      	str	r3, [r7, #64]	; 0x40
 8009408:	e01e      	b.n	8009448 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800940a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800940c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009412:	011b      	lsls	r3, r3, #4
 8009414:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009418:	4413      	add	r3, r2
 800941a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800941c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941e:	3304      	adds	r3, #4
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d006      	beq.n	8009434 <find_volume+0x158>
 8009426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009428:	3308      	adds	r3, #8
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe fc4e 	bl	8007ccc <ld_dword>
 8009430:	4602      	mov	r2, r0
 8009432:	e000      	b.n	8009436 <find_volume+0x15a>
 8009434:	2200      	movs	r2, #0
 8009436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	3358      	adds	r3, #88	; 0x58
 800943c:	443b      	add	r3, r7
 800943e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009444:	3301      	adds	r3, #1
 8009446:	643b      	str	r3, [r7, #64]	; 0x40
 8009448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800944a:	2b03      	cmp	r3, #3
 800944c:	d9dd      	bls.n	800940a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800944e:	2300      	movs	r3, #0
 8009450:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009452:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009454:	2b00      	cmp	r3, #0
 8009456:	d002      	beq.n	800945e <find_volume+0x182>
 8009458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800945a:	3b01      	subs	r3, #1
 800945c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800945e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	3358      	adds	r3, #88	; 0x58
 8009464:	443b      	add	r3, r7
 8009466:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800946a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800946c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800946e:	2b00      	cmp	r3, #0
 8009470:	d005      	beq.n	800947e <find_volume+0x1a2>
 8009472:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009474:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009476:	f7ff fedb 	bl	8009230 <check_fs>
 800947a:	4603      	mov	r3, r0
 800947c:	e000      	b.n	8009480 <find_volume+0x1a4>
 800947e:	2303      	movs	r3, #3
 8009480:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009484:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009488:	2b01      	cmp	r3, #1
 800948a:	d905      	bls.n	8009498 <find_volume+0x1bc>
 800948c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800948e:	3301      	adds	r3, #1
 8009490:	643b      	str	r3, [r7, #64]	; 0x40
 8009492:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009494:	2b03      	cmp	r3, #3
 8009496:	d9e2      	bls.n	800945e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009498:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800949c:	2b04      	cmp	r3, #4
 800949e:	d101      	bne.n	80094a4 <find_volume+0x1c8>
 80094a0:	2301      	movs	r3, #1
 80094a2:	e191      	b.n	80097c8 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80094a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d901      	bls.n	80094b0 <find_volume+0x1d4>
 80094ac:	230d      	movs	r3, #13
 80094ae:	e18b      	b.n	80097c8 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80094b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b2:	3334      	adds	r3, #52	; 0x34
 80094b4:	330b      	adds	r3, #11
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fe fbf0 	bl	8007c9c <ld_word>
 80094bc:	4603      	mov	r3, r0
 80094be:	461a      	mov	r2, r3
 80094c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c2:	899b      	ldrh	r3, [r3, #12]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d001      	beq.n	80094cc <find_volume+0x1f0>
 80094c8:	230d      	movs	r3, #13
 80094ca:	e17d      	b.n	80097c8 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80094cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ce:	3334      	adds	r3, #52	; 0x34
 80094d0:	3316      	adds	r3, #22
 80094d2:	4618      	mov	r0, r3
 80094d4:	f7fe fbe2 	bl	8007c9c <ld_word>
 80094d8:	4603      	mov	r3, r0
 80094da:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80094dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d106      	bne.n	80094f0 <find_volume+0x214>
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	3334      	adds	r3, #52	; 0x34
 80094e6:	3324      	adds	r3, #36	; 0x24
 80094e8:	4618      	mov	r0, r3
 80094ea:	f7fe fbef 	bl	8007ccc <ld_dword>
 80094ee:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80094f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094f4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80094f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f8:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80094fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009502:	789b      	ldrb	r3, [r3, #2]
 8009504:	2b01      	cmp	r3, #1
 8009506:	d005      	beq.n	8009514 <find_volume+0x238>
 8009508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800950a:	789b      	ldrb	r3, [r3, #2]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d001      	beq.n	8009514 <find_volume+0x238>
 8009510:	230d      	movs	r3, #13
 8009512:	e159      	b.n	80097c8 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009516:	789b      	ldrb	r3, [r3, #2]
 8009518:	461a      	mov	r2, r3
 800951a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800951c:	fb02 f303 	mul.w	r3, r2, r3
 8009520:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009524:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009528:	b29a      	uxth	r2, r3
 800952a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800952e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009530:	895b      	ldrh	r3, [r3, #10]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d008      	beq.n	8009548 <find_volume+0x26c>
 8009536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009538:	895b      	ldrh	r3, [r3, #10]
 800953a:	461a      	mov	r2, r3
 800953c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953e:	895b      	ldrh	r3, [r3, #10]
 8009540:	3b01      	subs	r3, #1
 8009542:	4013      	ands	r3, r2
 8009544:	2b00      	cmp	r3, #0
 8009546:	d001      	beq.n	800954c <find_volume+0x270>
 8009548:	230d      	movs	r3, #13
 800954a:	e13d      	b.n	80097c8 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800954c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800954e:	3334      	adds	r3, #52	; 0x34
 8009550:	3311      	adds	r3, #17
 8009552:	4618      	mov	r0, r3
 8009554:	f7fe fba2 	bl	8007c9c <ld_word>
 8009558:	4603      	mov	r3, r0
 800955a:	461a      	mov	r2, r3
 800955c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800955e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009562:	891b      	ldrh	r3, [r3, #8]
 8009564:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009566:	8992      	ldrh	r2, [r2, #12]
 8009568:	0952      	lsrs	r2, r2, #5
 800956a:	b292      	uxth	r2, r2
 800956c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009570:	fb01 f202 	mul.w	r2, r1, r2
 8009574:	1a9b      	subs	r3, r3, r2
 8009576:	b29b      	uxth	r3, r3
 8009578:	2b00      	cmp	r3, #0
 800957a:	d003      	beq.n	8009584 <find_volume+0x2a8>
 800957c:	230d      	movs	r3, #13
 800957e:	e123      	b.n	80097c8 <find_volume+0x4ec>
 8009580:	200031cc 	.word	0x200031cc

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009586:	3334      	adds	r3, #52	; 0x34
 8009588:	3313      	adds	r3, #19
 800958a:	4618      	mov	r0, r3
 800958c:	f7fe fb86 	bl	8007c9c <ld_word>
 8009590:	4603      	mov	r3, r0
 8009592:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009594:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009596:	2b00      	cmp	r3, #0
 8009598:	d106      	bne.n	80095a8 <find_volume+0x2cc>
 800959a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959c:	3334      	adds	r3, #52	; 0x34
 800959e:	3320      	adds	r3, #32
 80095a0:	4618      	mov	r0, r3
 80095a2:	f7fe fb93 	bl	8007ccc <ld_dword>
 80095a6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80095a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095aa:	3334      	adds	r3, #52	; 0x34
 80095ac:	330e      	adds	r3, #14
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7fe fb74 	bl	8007c9c <ld_word>
 80095b4:	4603      	mov	r3, r0
 80095b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80095b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d101      	bne.n	80095c2 <find_volume+0x2e6>
 80095be:	230d      	movs	r3, #13
 80095c0:	e102      	b.n	80097c8 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80095c2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80095c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095c6:	4413      	add	r3, r2
 80095c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095ca:	8911      	ldrh	r1, [r2, #8]
 80095cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095ce:	8992      	ldrh	r2, [r2, #12]
 80095d0:	0952      	lsrs	r2, r2, #5
 80095d2:	b292      	uxth	r2, r2
 80095d4:	fbb1 f2f2 	udiv	r2, r1, r2
 80095d8:	b292      	uxth	r2, r2
 80095da:	4413      	add	r3, r2
 80095dc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80095de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d201      	bcs.n	80095ea <find_volume+0x30e>
 80095e6:	230d      	movs	r3, #13
 80095e8:	e0ee      	b.n	80097c8 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80095ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ee:	1ad3      	subs	r3, r2, r3
 80095f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095f2:	8952      	ldrh	r2, [r2, #10]
 80095f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80095f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d101      	bne.n	8009604 <find_volume+0x328>
 8009600:	230d      	movs	r3, #13
 8009602:	e0e1      	b.n	80097c8 <find_volume+0x4ec>
		fmt = FS_FAT32;
 8009604:	2303      	movs	r3, #3
 8009606:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800960a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009610:	4293      	cmp	r3, r2
 8009612:	d802      	bhi.n	800961a <find_volume+0x33e>
 8009614:	2302      	movs	r3, #2
 8009616:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800961a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009620:	4293      	cmp	r3, r2
 8009622:	d802      	bhi.n	800962a <find_volume+0x34e>
 8009624:	2301      	movs	r3, #1
 8009626:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800962a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800962c:	1c9a      	adds	r2, r3, #2
 800962e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009630:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009634:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009636:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009638:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800963a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800963c:	441a      	add	r2, r3
 800963e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009640:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009642:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009646:	441a      	add	r2, r3
 8009648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964a:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800964c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009650:	2b03      	cmp	r3, #3
 8009652:	d11e      	bne.n	8009692 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009656:	3334      	adds	r3, #52	; 0x34
 8009658:	332a      	adds	r3, #42	; 0x2a
 800965a:	4618      	mov	r0, r3
 800965c:	f7fe fb1e 	bl	8007c9c <ld_word>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d001      	beq.n	800966a <find_volume+0x38e>
 8009666:	230d      	movs	r3, #13
 8009668:	e0ae      	b.n	80097c8 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800966a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800966c:	891b      	ldrh	r3, [r3, #8]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <find_volume+0x39a>
 8009672:	230d      	movs	r3, #13
 8009674:	e0a8      	b.n	80097c8 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009678:	3334      	adds	r3, #52	; 0x34
 800967a:	332c      	adds	r3, #44	; 0x2c
 800967c:	4618      	mov	r0, r3
 800967e:	f7fe fb25 	bl	8007ccc <ld_dword>
 8009682:	4602      	mov	r2, r0
 8009684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009686:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	647b      	str	r3, [r7, #68]	; 0x44
 8009690:	e01f      	b.n	80096d2 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009694:	891b      	ldrh	r3, [r3, #8]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d101      	bne.n	800969e <find_volume+0x3c2>
 800969a:	230d      	movs	r3, #13
 800969c:	e094      	b.n	80097c8 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800969e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80096a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096a4:	441a      	add	r2, r3
 80096a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80096aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	d103      	bne.n	80096ba <find_volume+0x3de>
 80096b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	005b      	lsls	r3, r3, #1
 80096b8:	e00a      	b.n	80096d0 <find_volume+0x3f4>
 80096ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096bc:	699a      	ldr	r2, [r3, #24]
 80096be:	4613      	mov	r3, r2
 80096c0:	005b      	lsls	r3, r3, #1
 80096c2:	4413      	add	r3, r2
 80096c4:	085a      	lsrs	r2, r3, #1
 80096c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80096d0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80096d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d4:	69da      	ldr	r2, [r3, #28]
 80096d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d8:	899b      	ldrh	r3, [r3, #12]
 80096da:	4619      	mov	r1, r3
 80096dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096de:	440b      	add	r3, r1
 80096e0:	3b01      	subs	r3, #1
 80096e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096e4:	8989      	ldrh	r1, [r1, #12]
 80096e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d201      	bcs.n	80096f2 <find_volume+0x416>
 80096ee:	230d      	movs	r3, #13
 80096f0:	e06a      	b.n	80097c8 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80096f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f4:	f04f 32ff 	mov.w	r2, #4294967295
 80096f8:	615a      	str	r2, [r3, #20]
 80096fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fc:	695a      	ldr	r2, [r3, #20]
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009704:	2280      	movs	r2, #128	; 0x80
 8009706:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009708:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800970c:	2b03      	cmp	r3, #3
 800970e:	d149      	bne.n	80097a4 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009712:	3334      	adds	r3, #52	; 0x34
 8009714:	3330      	adds	r3, #48	; 0x30
 8009716:	4618      	mov	r0, r3
 8009718:	f7fe fac0 	bl	8007c9c <ld_word>
 800971c:	4603      	mov	r3, r0
 800971e:	2b01      	cmp	r3, #1
 8009720:	d140      	bne.n	80097a4 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009724:	3301      	adds	r3, #1
 8009726:	4619      	mov	r1, r3
 8009728:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800972a:	f7fe fd67 	bl	80081fc <move_window>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d137      	bne.n	80097a4 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8009734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009736:	2200      	movs	r2, #0
 8009738:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800973a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973c:	3334      	adds	r3, #52	; 0x34
 800973e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe faaa 	bl	8007c9c <ld_word>
 8009748:	4603      	mov	r3, r0
 800974a:	461a      	mov	r2, r3
 800974c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009750:	429a      	cmp	r2, r3
 8009752:	d127      	bne.n	80097a4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009756:	3334      	adds	r3, #52	; 0x34
 8009758:	4618      	mov	r0, r3
 800975a:	f7fe fab7 	bl	8007ccc <ld_dword>
 800975e:	4603      	mov	r3, r0
 8009760:	4a1b      	ldr	r2, [pc, #108]	; (80097d0 <find_volume+0x4f4>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d11e      	bne.n	80097a4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009768:	3334      	adds	r3, #52	; 0x34
 800976a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800976e:	4618      	mov	r0, r3
 8009770:	f7fe faac 	bl	8007ccc <ld_dword>
 8009774:	4603      	mov	r3, r0
 8009776:	4a17      	ldr	r2, [pc, #92]	; (80097d4 <find_volume+0x4f8>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d113      	bne.n	80097a4 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800977c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800977e:	3334      	adds	r3, #52	; 0x34
 8009780:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009784:	4618      	mov	r0, r3
 8009786:	f7fe faa1 	bl	8007ccc <ld_dword>
 800978a:	4602      	mov	r2, r0
 800978c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800978e:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009792:	3334      	adds	r3, #52	; 0x34
 8009794:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009798:	4618      	mov	r0, r3
 800979a:	f7fe fa97 	bl	8007ccc <ld_dword>
 800979e:	4602      	mov	r2, r0
 80097a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097a2:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80097a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097a6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80097aa:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80097ac:	4b0a      	ldr	r3, [pc, #40]	; (80097d8 <find_volume+0x4fc>)
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	3301      	adds	r3, #1
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	4b08      	ldr	r3, [pc, #32]	; (80097d8 <find_volume+0x4fc>)
 80097b6:	801a      	strh	r2, [r3, #0]
 80097b8:	4b07      	ldr	r3, [pc, #28]	; (80097d8 <find_volume+0x4fc>)
 80097ba:	881a      	ldrh	r2, [r3, #0]
 80097bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097be:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80097c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80097c2:	f7fe fcb3 	bl	800812c <clear_lock>
#endif
	return FR_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3758      	adds	r7, #88	; 0x58
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	41615252 	.word	0x41615252
 80097d4:	61417272 	.word	0x61417272
 80097d8:	200031d0 	.word	0x200031d0

080097dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80097e6:	2309      	movs	r3, #9
 80097e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d01c      	beq.n	800982a <validate+0x4e>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d018      	beq.n	800982a <validate+0x4e>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d013      	beq.n	800982a <validate+0x4e>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	889a      	ldrh	r2, [r3, #4]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	88db      	ldrh	r3, [r3, #6]
 800980c:	429a      	cmp	r2, r3
 800980e:	d10c      	bne.n	800982a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	785b      	ldrb	r3, [r3, #1]
 8009816:	4618      	mov	r0, r3
 8009818:	f7fe f9a2 	bl	8007b60 <disk_status>
 800981c:	4603      	mov	r3, r0
 800981e:	f003 0301 	and.w	r3, r3, #1
 8009822:	2b00      	cmp	r3, #0
 8009824:	d101      	bne.n	800982a <validate+0x4e>
			res = FR_OK;
 8009826:	2300      	movs	r3, #0
 8009828:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800982a:	7bfb      	ldrb	r3, [r7, #15]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d102      	bne.n	8009836 <validate+0x5a>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	e000      	b.n	8009838 <validate+0x5c>
 8009836:	2300      	movs	r3, #0
 8009838:	683a      	ldr	r2, [r7, #0]
 800983a:	6013      	str	r3, [r2, #0]
	return res;
 800983c:	7bfb      	ldrb	r3, [r7, #15]
}
 800983e:	4618      	mov	r0, r3
 8009840:	3710      	adds	r7, #16
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
	...

08009848 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b088      	sub	sp, #32
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	4613      	mov	r3, r2
 8009854:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800985a:	f107 0310 	add.w	r3, r7, #16
 800985e:	4618      	mov	r0, r3
 8009860:	f7ff fca2 	bl	80091a8 <get_ldnumber>
 8009864:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009866:	69fb      	ldr	r3, [r7, #28]
 8009868:	2b00      	cmp	r3, #0
 800986a:	da01      	bge.n	8009870 <f_mount+0x28>
 800986c:	230b      	movs	r3, #11
 800986e:	e02b      	b.n	80098c8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009870:	4a17      	ldr	r2, [pc, #92]	; (80098d0 <f_mount+0x88>)
 8009872:	69fb      	ldr	r3, [r7, #28]
 8009874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009878:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d005      	beq.n	800988c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009880:	69b8      	ldr	r0, [r7, #24]
 8009882:	f7fe fc53 	bl	800812c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	2200      	movs	r2, #0
 800988a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d002      	beq.n	8009898 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2200      	movs	r2, #0
 8009896:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009898:	68fa      	ldr	r2, [r7, #12]
 800989a:	490d      	ldr	r1, [pc, #52]	; (80098d0 <f_mount+0x88>)
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d002      	beq.n	80098ae <f_mount+0x66>
 80098a8:	79fb      	ldrb	r3, [r7, #7]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d001      	beq.n	80098b2 <f_mount+0x6a>
 80098ae:	2300      	movs	r3, #0
 80098b0:	e00a      	b.n	80098c8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80098b2:	f107 010c 	add.w	r1, r7, #12
 80098b6:	f107 0308 	add.w	r3, r7, #8
 80098ba:	2200      	movs	r2, #0
 80098bc:	4618      	mov	r0, r3
 80098be:	f7ff fd0d 	bl	80092dc <find_volume>
 80098c2:	4603      	mov	r3, r0
 80098c4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80098c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3720      	adds	r7, #32
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	200031cc 	.word	0x200031cc

080098d4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b098      	sub	sp, #96	; 0x60
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	4613      	mov	r3, r2
 80098e0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d101      	bne.n	80098ec <f_open+0x18>
 80098e8:	2309      	movs	r3, #9
 80098ea:	e1bb      	b.n	8009c64 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80098ec:	79fb      	ldrb	r3, [r7, #7]
 80098ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098f2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80098f4:	79fa      	ldrb	r2, [r7, #7]
 80098f6:	f107 0110 	add.w	r1, r7, #16
 80098fa:	f107 0308 	add.w	r3, r7, #8
 80098fe:	4618      	mov	r0, r3
 8009900:	f7ff fcec 	bl	80092dc <find_volume>
 8009904:	4603      	mov	r3, r0
 8009906:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800990a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800990e:	2b00      	cmp	r3, #0
 8009910:	f040 819f 	bne.w	8009c52 <f_open+0x37e>
		dj.obj.fs = fs;
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009918:	68ba      	ldr	r2, [r7, #8]
 800991a:	f107 0314 	add.w	r3, r7, #20
 800991e:	4611      	mov	r1, r2
 8009920:	4618      	mov	r0, r3
 8009922:	f7ff fbcb 	bl	80090bc <follow_path>
 8009926:	4603      	mov	r3, r0
 8009928:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800992c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009930:	2b00      	cmp	r3, #0
 8009932:	d11a      	bne.n	800996a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009934:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009938:	b25b      	sxtb	r3, r3
 800993a:	2b00      	cmp	r3, #0
 800993c:	da03      	bge.n	8009946 <f_open+0x72>
				res = FR_INVALID_NAME;
 800993e:	2306      	movs	r3, #6
 8009940:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009944:	e011      	b.n	800996a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009946:	79fb      	ldrb	r3, [r7, #7]
 8009948:	f023 0301 	bic.w	r3, r3, #1
 800994c:	2b00      	cmp	r3, #0
 800994e:	bf14      	ite	ne
 8009950:	2301      	movne	r3, #1
 8009952:	2300      	moveq	r3, #0
 8009954:	b2db      	uxtb	r3, r3
 8009956:	461a      	mov	r2, r3
 8009958:	f107 0314 	add.w	r3, r7, #20
 800995c:	4611      	mov	r1, r2
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe fa9c 	bl	8007e9c <chk_lock>
 8009964:	4603      	mov	r3, r0
 8009966:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800996a:	79fb      	ldrb	r3, [r7, #7]
 800996c:	f003 031c 	and.w	r3, r3, #28
 8009970:	2b00      	cmp	r3, #0
 8009972:	d07f      	beq.n	8009a74 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009974:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009978:	2b00      	cmp	r3, #0
 800997a:	d017      	beq.n	80099ac <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800997c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009980:	2b04      	cmp	r3, #4
 8009982:	d10e      	bne.n	80099a2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009984:	f7fe fae6 	bl	8007f54 <enq_lock>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d006      	beq.n	800999c <f_open+0xc8>
 800998e:	f107 0314 	add.w	r3, r7, #20
 8009992:	4618      	mov	r0, r3
 8009994:	f7ff fa4e 	bl	8008e34 <dir_register>
 8009998:	4603      	mov	r3, r0
 800999a:	e000      	b.n	800999e <f_open+0xca>
 800999c:	2312      	movs	r3, #18
 800999e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80099a2:	79fb      	ldrb	r3, [r7, #7]
 80099a4:	f043 0308 	orr.w	r3, r3, #8
 80099a8:	71fb      	strb	r3, [r7, #7]
 80099aa:	e010      	b.n	80099ce <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80099ac:	7ebb      	ldrb	r3, [r7, #26]
 80099ae:	f003 0311 	and.w	r3, r3, #17
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d003      	beq.n	80099be <f_open+0xea>
					res = FR_DENIED;
 80099b6:	2307      	movs	r3, #7
 80099b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80099bc:	e007      	b.n	80099ce <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80099be:	79fb      	ldrb	r3, [r7, #7]
 80099c0:	f003 0304 	and.w	r3, r3, #4
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d002      	beq.n	80099ce <f_open+0xfa>
 80099c8:	2308      	movs	r3, #8
 80099ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80099ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d168      	bne.n	8009aa8 <f_open+0x1d4>
 80099d6:	79fb      	ldrb	r3, [r7, #7]
 80099d8:	f003 0308 	and.w	r3, r3, #8
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d063      	beq.n	8009aa8 <f_open+0x1d4>
				dw = GET_FATTIME();
 80099e0:	f7fd ff04 	bl	80077ec <get_fattime>
 80099e4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80099e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099e8:	330e      	adds	r3, #14
 80099ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7fe f9ab 	bl	8007d48 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80099f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099f4:	3316      	adds	r3, #22
 80099f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7fe f9a5 	bl	8007d48 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80099fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a00:	330b      	adds	r3, #11
 8009a02:	2220      	movs	r2, #32
 8009a04:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a0a:	4611      	mov	r1, r2
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7ff f97d 	bl	8008d0c <ld_clust>
 8009a12:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009a18:	2200      	movs	r2, #0
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7ff f995 	bl	8008d4a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a22:	331c      	adds	r3, #28
 8009a24:	2100      	movs	r1, #0
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7fe f98e 	bl	8007d48 <st_dword>
					fs->wflag = 1;
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d037      	beq.n	8009aa8 <f_open+0x1d4>
						dw = fs->winsect;
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a3c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009a3e:	f107 0314 	add.w	r3, r7, #20
 8009a42:	2200      	movs	r2, #0
 8009a44:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7fe fe85 	bl	8008756 <remove_chain>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8009a52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d126      	bne.n	8009aa8 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7fe fbcc 	bl	80081fc <move_window>
 8009a64:	4603      	mov	r3, r0
 8009a66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a6e:	3a01      	subs	r2, #1
 8009a70:	611a      	str	r2, [r3, #16]
 8009a72:	e019      	b.n	8009aa8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009a74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d115      	bne.n	8009aa8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009a7c:	7ebb      	ldrb	r3, [r7, #26]
 8009a7e:	f003 0310 	and.w	r3, r3, #16
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d003      	beq.n	8009a8e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009a86:	2304      	movs	r3, #4
 8009a88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a8c:	e00c      	b.n	8009aa8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	f003 0302 	and.w	r3, r3, #2
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d007      	beq.n	8009aa8 <f_open+0x1d4>
 8009a98:	7ebb      	ldrb	r3, [r7, #26]
 8009a9a:	f003 0301 	and.w	r3, r3, #1
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d002      	beq.n	8009aa8 <f_open+0x1d4>
						res = FR_DENIED;
 8009aa2:	2307      	movs	r3, #7
 8009aa4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009aa8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d128      	bne.n	8009b02 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009ab0:	79fb      	ldrb	r3, [r7, #7]
 8009ab2:	f003 0308 	and.w	r3, r3, #8
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d003      	beq.n	8009ac2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ac0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009ad0:	79fb      	ldrb	r3, [r7, #7]
 8009ad2:	f023 0301 	bic.w	r3, r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	bf14      	ite	ne
 8009ada:	2301      	movne	r3, #1
 8009adc:	2300      	moveq	r3, #0
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	f107 0314 	add.w	r3, r7, #20
 8009ae6:	4611      	mov	r1, r2
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7fe fa55 	bl	8007f98 <inc_lock>
 8009aee:	4602      	mov	r2, r0
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	691b      	ldr	r3, [r3, #16]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d102      	bne.n	8009b02 <f_open+0x22e>
 8009afc:	2302      	movs	r3, #2
 8009afe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009b02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f040 80a3 	bne.w	8009c52 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b10:	4611      	mov	r1, r2
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7ff f8fa 	bl	8008d0c <ld_clust>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b20:	331c      	adds	r3, #28
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7fe f8d2 	bl	8007ccc <ld_dword>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2200      	movs	r2, #0
 8009b32:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009b34:	693a      	ldr	r2, [r7, #16]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	88da      	ldrh	r2, [r3, #6]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	79fa      	ldrb	r2, [r7, #7]
 8009b46:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	3330      	adds	r3, #48	; 0x30
 8009b5e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009b62:	2100      	movs	r1, #0
 8009b64:	4618      	mov	r0, r3
 8009b66:	f7fe f93c 	bl	8007de2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009b6a:	79fb      	ldrb	r3, [r7, #7]
 8009b6c:	f003 0320 	and.w	r3, r3, #32
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d06e      	beq.n	8009c52 <f_open+0x37e>
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	68db      	ldr	r3, [r3, #12]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d06a      	beq.n	8009c52 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	68da      	ldr	r2, [r3, #12]
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	895b      	ldrh	r3, [r3, #10]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	899b      	ldrh	r3, [r3, #12]
 8009b8e:	fb02 f303 	mul.w	r3, r2, r3
 8009b92:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	68db      	ldr	r3, [r3, #12]
 8009b9e:	657b      	str	r3, [r7, #84]	; 0x54
 8009ba0:	e016      	b.n	8009bd0 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7fe fbe5 	bl	8008376 <get_fat>
 8009bac:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d802      	bhi.n	8009bba <f_open+0x2e6>
 8009bb4:	2302      	movs	r3, #2
 8009bb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009bba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc0:	d102      	bne.n	8009bc8 <f_open+0x2f4>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009bc8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009bca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bcc:	1ad3      	subs	r3, r2, r3
 8009bce:	657b      	str	r3, [r7, #84]	; 0x54
 8009bd0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d103      	bne.n	8009be0 <f_open+0x30c>
 8009bd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009bda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d8e0      	bhi.n	8009ba2 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009be4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009be6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d131      	bne.n	8009c52 <f_open+0x37e>
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	899b      	ldrh	r3, [r3, #12]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bf6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bfa:	fb01 f202 	mul.w	r2, r1, r2
 8009bfe:	1a9b      	subs	r3, r3, r2
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d026      	beq.n	8009c52 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f7fe fb95 	bl	8008338 <clust2sect>
 8009c0e:	6478      	str	r0, [r7, #68]	; 0x44
 8009c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d103      	bne.n	8009c1e <f_open+0x34a>
						res = FR_INT_ERR;
 8009c16:	2302      	movs	r3, #2
 8009c18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009c1c:	e019      	b.n	8009c52 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009c1e:	693b      	ldr	r3, [r7, #16]
 8009c20:	899b      	ldrh	r3, [r3, #12]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c26:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c2c:	441a      	add	r2, r3
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	7858      	ldrb	r0, [r3, #1]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6a1a      	ldr	r2, [r3, #32]
 8009c40:	2301      	movs	r3, #1
 8009c42:	f7fd ffcd 	bl	8007be0 <disk_read>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d002      	beq.n	8009c52 <f_open+0x37e>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009c52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <f_open+0x38c>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009c60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3760      	adds	r7, #96	; 0x60
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b08c      	sub	sp, #48	; 0x30
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
 8009c78:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	2200      	movs	r2, #0
 8009c82:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f107 0210 	add.w	r2, r7, #16
 8009c8a:	4611      	mov	r1, r2
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7ff fda5 	bl	80097dc <validate>
 8009c92:	4603      	mov	r3, r0
 8009c94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009c98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d107      	bne.n	8009cb0 <f_write+0x44>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	7d5b      	ldrb	r3, [r3, #21]
 8009ca4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009ca8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <f_write+0x4a>
 8009cb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cb4:	e16a      	b.n	8009f8c <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	7d1b      	ldrb	r3, [r3, #20]
 8009cba:	f003 0302 	and.w	r3, r3, #2
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d101      	bne.n	8009cc6 <f_write+0x5a>
 8009cc2:	2307      	movs	r3, #7
 8009cc4:	e162      	b.n	8009f8c <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	699a      	ldr	r2, [r3, #24]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	441a      	add	r2, r3
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	699b      	ldr	r3, [r3, #24]
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	f080 814c 	bcs.w	8009f70 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	699b      	ldr	r3, [r3, #24]
 8009cdc:	43db      	mvns	r3, r3
 8009cde:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009ce0:	e146      	b.n	8009f70 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	693a      	ldr	r2, [r7, #16]
 8009ce8:	8992      	ldrh	r2, [r2, #12]
 8009cea:	fbb3 f1f2 	udiv	r1, r3, r2
 8009cee:	fb01 f202 	mul.w	r2, r1, r2
 8009cf2:	1a9b      	subs	r3, r3, r2
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f040 80f1 	bne.w	8009edc <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	699b      	ldr	r3, [r3, #24]
 8009cfe:	693a      	ldr	r2, [r7, #16]
 8009d00:	8992      	ldrh	r2, [r2, #12]
 8009d02:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d06:	693a      	ldr	r2, [r7, #16]
 8009d08:	8952      	ldrh	r2, [r2, #10]
 8009d0a:	3a01      	subs	r2, #1
 8009d0c:	4013      	ands	r3, r2
 8009d0e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009d10:	69bb      	ldr	r3, [r7, #24]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d143      	bne.n	8009d9e <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d10c      	bne.n	8009d38 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	689b      	ldr	r3, [r3, #8]
 8009d22:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d11a      	bne.n	8009d60 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7fe fd76 	bl	8008820 <create_chain>
 8009d34:	62b8      	str	r0, [r7, #40]	; 0x28
 8009d36:	e013      	b.n	8009d60 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d007      	beq.n	8009d50 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	4619      	mov	r1, r3
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f7fe fe02 	bl	8008950 <clmt_clust>
 8009d4c:	62b8      	str	r0, [r7, #40]	; 0x28
 8009d4e:	e007      	b.n	8009d60 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009d50:	68fa      	ldr	r2, [r7, #12]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	69db      	ldr	r3, [r3, #28]
 8009d56:	4619      	mov	r1, r3
 8009d58:	4610      	mov	r0, r2
 8009d5a:	f7fe fd61 	bl	8008820 <create_chain>
 8009d5e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f000 8109 	beq.w	8009f7a <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d104      	bne.n	8009d78 <f_write+0x10c>
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2202      	movs	r2, #2
 8009d72:	755a      	strb	r2, [r3, #21]
 8009d74:	2302      	movs	r3, #2
 8009d76:	e109      	b.n	8009f8c <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d7e:	d104      	bne.n	8009d8a <f_write+0x11e>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2201      	movs	r2, #1
 8009d84:	755a      	strb	r2, [r3, #21]
 8009d86:	2301      	movs	r3, #1
 8009d88:	e100      	b.n	8009f8c <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d8e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d102      	bne.n	8009d9e <f_write+0x132>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d9c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	7d1b      	ldrb	r3, [r3, #20]
 8009da2:	b25b      	sxtb	r3, r3
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	da18      	bge.n	8009dda <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	7858      	ldrb	r0, [r3, #1]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6a1a      	ldr	r2, [r3, #32]
 8009db6:	2301      	movs	r3, #1
 8009db8:	f7fd ff32 	bl	8007c20 <disk_write>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d004      	beq.n	8009dcc <f_write+0x160>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	755a      	strb	r2, [r3, #21]
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e0df      	b.n	8009f8c <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	7d1b      	ldrb	r3, [r3, #20]
 8009dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dd4:	b2da      	uxtb	r2, r3
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009dda:	693a      	ldr	r2, [r7, #16]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	69db      	ldr	r3, [r3, #28]
 8009de0:	4619      	mov	r1, r3
 8009de2:	4610      	mov	r0, r2
 8009de4:	f7fe faa8 	bl	8008338 <clust2sect>
 8009de8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d104      	bne.n	8009dfa <f_write+0x18e>
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2202      	movs	r2, #2
 8009df4:	755a      	strb	r2, [r3, #21]
 8009df6:	2302      	movs	r3, #2
 8009df8:	e0c8      	b.n	8009f8c <f_write+0x320>
			sect += csect;
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	4413      	add	r3, r2
 8009e00:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	899b      	ldrh	r3, [r3, #12]
 8009e06:	461a      	mov	r2, r3
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e0e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009e10:	6a3b      	ldr	r3, [r7, #32]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d043      	beq.n	8009e9e <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009e16:	69ba      	ldr	r2, [r7, #24]
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	4413      	add	r3, r2
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	8952      	ldrh	r2, [r2, #10]
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d905      	bls.n	8009e30 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	895b      	ldrh	r3, [r3, #10]
 8009e28:	461a      	mov	r2, r3
 8009e2a:	69bb      	ldr	r3, [r7, #24]
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	7858      	ldrb	r0, [r3, #1]
 8009e34:	6a3b      	ldr	r3, [r7, #32]
 8009e36:	697a      	ldr	r2, [r7, #20]
 8009e38:	69f9      	ldr	r1, [r7, #28]
 8009e3a:	f7fd fef1 	bl	8007c20 <disk_write>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d004      	beq.n	8009e4e <f_write+0x1e2>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2201      	movs	r2, #1
 8009e48:	755a      	strb	r2, [r3, #21]
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e09e      	b.n	8009f8c <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6a1a      	ldr	r2, [r3, #32]
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	1ad3      	subs	r3, r2, r3
 8009e56:	6a3a      	ldr	r2, [r7, #32]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d918      	bls.n	8009e8e <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6a1a      	ldr	r2, [r3, #32]
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	693a      	ldr	r2, [r7, #16]
 8009e6c:	8992      	ldrh	r2, [r2, #12]
 8009e6e:	fb02 f303 	mul.w	r3, r2, r3
 8009e72:	69fa      	ldr	r2, [r7, #28]
 8009e74:	18d1      	adds	r1, r2, r3
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	899b      	ldrh	r3, [r3, #12]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	f7fd ff90 	bl	8007da0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	7d1b      	ldrb	r3, [r3, #20]
 8009e84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e88:	b2da      	uxtb	r2, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	899b      	ldrh	r3, [r3, #12]
 8009e92:	461a      	mov	r2, r3
 8009e94:	6a3b      	ldr	r3, [r7, #32]
 8009e96:	fb02 f303 	mul.w	r3, r2, r3
 8009e9a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009e9c:	e04b      	b.n	8009f36 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6a1b      	ldr	r3, [r3, #32]
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d016      	beq.n	8009ed6 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	699a      	ldr	r2, [r3, #24]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d210      	bcs.n	8009ed6 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	7858      	ldrb	r0, [r3, #1]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	697a      	ldr	r2, [r7, #20]
 8009ec2:	f7fd fe8d 	bl	8007be0 <disk_read>
 8009ec6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d004      	beq.n	8009ed6 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	755a      	strb	r2, [r3, #21]
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e05a      	b.n	8009f8c <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	697a      	ldr	r2, [r7, #20]
 8009eda:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	899b      	ldrh	r3, [r3, #12]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	8992      	ldrh	r2, [r2, #12]
 8009eea:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eee:	fb01 f202 	mul.w	r2, r1, r2
 8009ef2:	1a9b      	subs	r3, r3, r2
 8009ef4:	1ac3      	subs	r3, r0, r3
 8009ef6:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009ef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d901      	bls.n	8009f04 <f_write+0x298>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	699b      	ldr	r3, [r3, #24]
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	8992      	ldrh	r2, [r2, #12]
 8009f12:	fbb3 f0f2 	udiv	r0, r3, r2
 8009f16:	fb00 f202 	mul.w	r2, r0, r2
 8009f1a:	1a9b      	subs	r3, r3, r2
 8009f1c:	440b      	add	r3, r1
 8009f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f20:	69f9      	ldr	r1, [r7, #28]
 8009f22:	4618      	mov	r0, r3
 8009f24:	f7fd ff3c 	bl	8007da0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	7d1b      	ldrb	r3, [r3, #20]
 8009f2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f30:	b2da      	uxtb	r2, r3
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009f36:	69fa      	ldr	r2, [r7, #28]
 8009f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3a:	4413      	add	r3, r2
 8009f3c:	61fb      	str	r3, [r7, #28]
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	699a      	ldr	r2, [r3, #24]
 8009f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f44:	441a      	add	r2, r3
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	619a      	str	r2, [r3, #24]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	68da      	ldr	r2, [r3, #12]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	699b      	ldr	r3, [r3, #24]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	bf38      	it	cc
 8009f56:	461a      	movcc	r2, r3
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	60da      	str	r2, [r3, #12]
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f62:	441a      	add	r2, r3
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	601a      	str	r2, [r3, #0]
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6c:	1ad3      	subs	r3, r2, r3
 8009f6e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f47f aeb5 	bne.w	8009ce2 <f_write+0x76>
 8009f78:	e000      	b.n	8009f7c <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f7a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	7d1b      	ldrb	r3, [r3, #20]
 8009f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3730      	adds	r7, #48	; 0x30
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b086      	sub	sp, #24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f107 0208 	add.w	r2, r7, #8
 8009fa2:	4611      	mov	r1, r2
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7ff fc19 	bl	80097dc <validate>
 8009faa:	4603      	mov	r3, r0
 8009fac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d168      	bne.n	800a086 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	7d1b      	ldrb	r3, [r3, #20]
 8009fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d062      	beq.n	800a086 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	7d1b      	ldrb	r3, [r3, #20]
 8009fc4:	b25b      	sxtb	r3, r3
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	da15      	bge.n	8009ff6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	7858      	ldrb	r0, [r3, #1]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6a1a      	ldr	r2, [r3, #32]
 8009fd8:	2301      	movs	r3, #1
 8009fda:	f7fd fe21 	bl	8007c20 <disk_write>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d001      	beq.n	8009fe8 <f_sync+0x54>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e04f      	b.n	800a088 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	7d1b      	ldrb	r3, [r3, #20]
 8009fec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ff0:	b2da      	uxtb	r2, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009ff6:	f7fd fbf9 	bl	80077ec <get_fattime>
 8009ffa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a002:	4619      	mov	r1, r3
 800a004:	4610      	mov	r0, r2
 800a006:	f7fe f8f9 	bl	80081fc <move_window>
 800a00a:	4603      	mov	r3, r0
 800a00c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a00e:	7dfb      	ldrb	r3, [r7, #23]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d138      	bne.n	800a086 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a018:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	330b      	adds	r3, #11
 800a01e:	781a      	ldrb	r2, [r3, #0]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	330b      	adds	r3, #11
 800a024:	f042 0220 	orr.w	r2, r2, #32
 800a028:	b2d2      	uxtb	r2, r2
 800a02a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6818      	ldr	r0, [r3, #0]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	461a      	mov	r2, r3
 800a036:	68f9      	ldr	r1, [r7, #12]
 800a038:	f7fe fe87 	bl	8008d4a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f103 021c 	add.w	r2, r3, #28
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	68db      	ldr	r3, [r3, #12]
 800a046:	4619      	mov	r1, r3
 800a048:	4610      	mov	r0, r2
 800a04a:	f7fd fe7d 	bl	8007d48 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	3316      	adds	r3, #22
 800a052:	6939      	ldr	r1, [r7, #16]
 800a054:	4618      	mov	r0, r3
 800a056:	f7fd fe77 	bl	8007d48 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	3312      	adds	r3, #18
 800a05e:	2100      	movs	r1, #0
 800a060:	4618      	mov	r0, r3
 800a062:	f7fd fe56 	bl	8007d12 <st_word>
					fs->wflag = 1;
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2201      	movs	r2, #1
 800a06a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	4618      	mov	r0, r3
 800a070:	f7fe f8f2 	bl	8008258 <sync_fs>
 800a074:	4603      	mov	r3, r0
 800a076:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	7d1b      	ldrb	r3, [r3, #20]
 800a07c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a080:	b2da      	uxtb	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a086:	7dfb      	ldrb	r3, [r7, #23]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3718      	adds	r7, #24
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f7ff ff7b 	bl	8009f94 <f_sync>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a0a2:	7bfb      	ldrb	r3, [r7, #15]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d118      	bne.n	800a0da <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f107 0208 	add.w	r2, r7, #8
 800a0ae:	4611      	mov	r1, r2
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f7ff fb93 	bl	80097dc <validate>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a0ba:	7bfb      	ldrb	r3, [r7, #15]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d10c      	bne.n	800a0da <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	691b      	ldr	r3, [r3, #16]
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7fd fff5 	bl	80080b4 <dec_lock>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a0ce:	7bfb      	ldrb	r3, [r7, #15]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d102      	bne.n	800a0da <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b090      	sub	sp, #64	; 0x40
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f107 0208 	add.w	r2, r7, #8
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7ff fb70 	bl	80097dc <validate>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a102:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a106:	2b00      	cmp	r3, #0
 800a108:	d103      	bne.n	800a112 <f_lseek+0x2e>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	7d5b      	ldrb	r3, [r3, #21]
 800a10e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a112:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a116:	2b00      	cmp	r3, #0
 800a118:	d002      	beq.n	800a120 <f_lseek+0x3c>
 800a11a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a11e:	e201      	b.n	800a524 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 80d9 	beq.w	800a2dc <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a130:	d15a      	bne.n	800a1e8 <f_lseek+0x104>
			tbl = fp->cltbl;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a136:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13a:	1d1a      	adds	r2, r3, #4
 800a13c:	627a      	str	r2, [r7, #36]	; 0x24
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	617b      	str	r3, [r7, #20]
 800a142:	2302      	movs	r3, #2
 800a144:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800a14c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d03a      	beq.n	800a1c8 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a154:	613b      	str	r3, [r7, #16]
 800a156:	2300      	movs	r3, #0
 800a158:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a15c:	3302      	adds	r3, #2
 800a15e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800a160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a162:	60fb      	str	r3, [r7, #12]
 800a164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a166:	3301      	adds	r3, #1
 800a168:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a16e:	4618      	mov	r0, r3
 800a170:	f7fe f901 	bl	8008376 <get_fat>
 800a174:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d804      	bhi.n	800a186 <f_lseek+0xa2>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2202      	movs	r2, #2
 800a180:	755a      	strb	r2, [r3, #21]
 800a182:	2302      	movs	r3, #2
 800a184:	e1ce      	b.n	800a524 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a18c:	d104      	bne.n	800a198 <f_lseek+0xb4>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2201      	movs	r2, #1
 800a192:	755a      	strb	r2, [r3, #21]
 800a194:	2301      	movs	r3, #1
 800a196:	e1c5      	b.n	800a524 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	3301      	adds	r3, #1
 800a19c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d0de      	beq.n	800a160 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a1a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d809      	bhi.n	800a1be <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ac:	1d1a      	adds	r2, r3, #4
 800a1ae:	627a      	str	r2, [r7, #36]	; 0x24
 800a1b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b6:	1d1a      	adds	r2, r3, #4
 800a1b8:	627a      	str	r2, [r7, #36]	; 0x24
 800a1ba:	693a      	ldr	r2, [r7, #16]
 800a1bc:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d3c4      	bcc.n	800a152 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ce:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800a1d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d803      	bhi.n	800a1e0 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1da:	2200      	movs	r2, #0
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	e19f      	b.n	800a520 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a1e0:	2311      	movs	r3, #17
 800a1e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800a1e6:	e19b      	b.n	800a520 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	683a      	ldr	r2, [r7, #0]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d902      	bls.n	800a1f8 <f_lseek+0x114>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	68db      	ldr	r3, [r3, #12]
 800a1f6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	2b00      	cmp	r3, #0
 800a202:	f000 818d 	beq.w	800a520 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	3b01      	subs	r3, #1
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7fe fb9f 	bl	8008950 <clmt_clust>
 800a212:	4602      	mov	r2, r0
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	69db      	ldr	r3, [r3, #28]
 800a21e:	4619      	mov	r1, r3
 800a220:	4610      	mov	r0, r2
 800a222:	f7fe f889 	bl	8008338 <clust2sect>
 800a226:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d104      	bne.n	800a238 <f_lseek+0x154>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2202      	movs	r2, #2
 800a232:	755a      	strb	r2, [r3, #21]
 800a234:	2302      	movs	r3, #2
 800a236:	e175      	b.n	800a524 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	68ba      	ldr	r2, [r7, #8]
 800a23e:	8992      	ldrh	r2, [r2, #12]
 800a240:	fbb3 f3f2 	udiv	r3, r3, r2
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	8952      	ldrh	r2, [r2, #10]
 800a248:	3a01      	subs	r2, #1
 800a24a:	4013      	ands	r3, r2
 800a24c:	69ba      	ldr	r2, [r7, #24]
 800a24e:	4413      	add	r3, r2
 800a250:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	699b      	ldr	r3, [r3, #24]
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	8992      	ldrh	r2, [r2, #12]
 800a25a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a25e:	fb01 f202 	mul.w	r2, r1, r2
 800a262:	1a9b      	subs	r3, r3, r2
 800a264:	2b00      	cmp	r3, #0
 800a266:	f000 815b 	beq.w	800a520 <f_lseek+0x43c>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a1b      	ldr	r3, [r3, #32]
 800a26e:	69ba      	ldr	r2, [r7, #24]
 800a270:	429a      	cmp	r2, r3
 800a272:	f000 8155 	beq.w	800a520 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	7d1b      	ldrb	r3, [r3, #20]
 800a27a:	b25b      	sxtb	r3, r3
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	da18      	bge.n	800a2b2 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	7858      	ldrb	r0, [r3, #1]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6a1a      	ldr	r2, [r3, #32]
 800a28e:	2301      	movs	r3, #1
 800a290:	f7fd fcc6 	bl	8007c20 <disk_write>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d004      	beq.n	800a2a4 <f_lseek+0x1c0>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2201      	movs	r2, #1
 800a29e:	755a      	strb	r2, [r3, #21]
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e13f      	b.n	800a524 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	7d1b      	ldrb	r3, [r3, #20]
 800a2a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2ac:	b2da      	uxtb	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	7858      	ldrb	r0, [r3, #1]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a2bc:	2301      	movs	r3, #1
 800a2be:	69ba      	ldr	r2, [r7, #24]
 800a2c0:	f7fd fc8e 	bl	8007be0 <disk_read>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d004      	beq.n	800a2d4 <f_lseek+0x1f0>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	755a      	strb	r2, [r3, #21]
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	e127      	b.n	800a524 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	69ba      	ldr	r2, [r7, #24]
 800a2d8:	621a      	str	r2, [r3, #32]
 800a2da:	e121      	b.n	800a520 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	683a      	ldr	r2, [r7, #0]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d908      	bls.n	800a2f8 <f_lseek+0x214>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	7d1b      	ldrb	r3, [r3, #20]
 800a2ea:	f003 0302 	and.w	r3, r3, #2
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d102      	bne.n	800a2f8 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	699b      	ldr	r3, [r3, #24]
 800a2fc:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a2fe:	2300      	movs	r3, #0
 800a300:	637b      	str	r3, [r7, #52]	; 0x34
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a306:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	f000 80b5 	beq.w	800a47a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	895b      	ldrh	r3, [r3, #10]
 800a314:	461a      	mov	r2, r3
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	899b      	ldrh	r3, [r3, #12]
 800a31a:	fb02 f303 	mul.w	r3, r2, r3
 800a31e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a320:	6a3b      	ldr	r3, [r7, #32]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d01b      	beq.n	800a35e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	1e5a      	subs	r2, r3, #1
 800a32a:	69fb      	ldr	r3, [r7, #28]
 800a32c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a330:	6a3b      	ldr	r3, [r7, #32]
 800a332:	1e59      	subs	r1, r3, #1
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d30f      	bcc.n	800a35e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	1e5a      	subs	r2, r3, #1
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	425b      	negs	r3, r3
 800a346:	401a      	ands	r2, r3
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	699b      	ldr	r3, [r3, #24]
 800a350:	683a      	ldr	r2, [r7, #0]
 800a352:	1ad3      	subs	r3, r2, r3
 800a354:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a35c:	e022      	b.n	800a3a4 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	689b      	ldr	r3, [r3, #8]
 800a362:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a366:	2b00      	cmp	r3, #0
 800a368:	d119      	bne.n	800a39e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2100      	movs	r1, #0
 800a36e:	4618      	mov	r0, r3
 800a370:	f7fe fa56 	bl	8008820 <create_chain>
 800a374:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d104      	bne.n	800a386 <f_lseek+0x2a2>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2202      	movs	r2, #2
 800a380:	755a      	strb	r2, [r3, #21]
 800a382:	2302      	movs	r3, #2
 800a384:	e0ce      	b.n	800a524 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a38c:	d104      	bne.n	800a398 <f_lseek+0x2b4>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2201      	movs	r2, #1
 800a392:	755a      	strb	r2, [r3, #21]
 800a394:	2301      	movs	r3, #1
 800a396:	e0c5      	b.n	800a524 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a39c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a3a2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d067      	beq.n	800a47a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800a3aa:	e03a      	b.n	800a422 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	1ad3      	subs	r3, r2, r3
 800a3b2:	603b      	str	r3, [r7, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	699a      	ldr	r2, [r3, #24]
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	441a      	add	r2, r3
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	7d1b      	ldrb	r3, [r3, #20]
 800a3c4:	f003 0302 	and.w	r3, r3, #2
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00b      	beq.n	800a3e4 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f7fe fa25 	bl	8008820 <create_chain>
 800a3d6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a3d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d108      	bne.n	800a3f0 <f_lseek+0x30c>
							ofs = 0; break;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	603b      	str	r3, [r7, #0]
 800a3e2:	e022      	b.n	800a42a <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7fd ffc4 	bl	8008376 <get_fat>
 800a3ee:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a3f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f6:	d104      	bne.n	800a402 <f_lseek+0x31e>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	755a      	strb	r2, [r3, #21]
 800a3fe:	2301      	movs	r3, #1
 800a400:	e090      	b.n	800a524 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a404:	2b01      	cmp	r3, #1
 800a406:	d904      	bls.n	800a412 <f_lseek+0x32e>
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	699b      	ldr	r3, [r3, #24]
 800a40c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a40e:	429a      	cmp	r2, r3
 800a410:	d304      	bcc.n	800a41c <f_lseek+0x338>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2202      	movs	r2, #2
 800a416:	755a      	strb	r2, [r3, #21]
 800a418:	2302      	movs	r3, #2
 800a41a:	e083      	b.n	800a524 <f_lseek+0x440>
					fp->clust = clst;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a420:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a422:	683a      	ldr	r2, [r7, #0]
 800a424:	69fb      	ldr	r3, [r7, #28]
 800a426:	429a      	cmp	r2, r3
 800a428:	d8c0      	bhi.n	800a3ac <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699a      	ldr	r2, [r3, #24]
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	441a      	add	r2, r3
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	899b      	ldrh	r3, [r3, #12]
 800a43a:	461a      	mov	r2, r3
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a442:	fb01 f202 	mul.w	r2, r1, r2
 800a446:	1a9b      	subs	r3, r3, r2
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d016      	beq.n	800a47a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a450:	4618      	mov	r0, r3
 800a452:	f7fd ff71 	bl	8008338 <clust2sect>
 800a456:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d104      	bne.n	800a468 <f_lseek+0x384>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2202      	movs	r2, #2
 800a462:	755a      	strb	r2, [r3, #21]
 800a464:	2302      	movs	r3, #2
 800a466:	e05d      	b.n	800a524 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	899b      	ldrh	r3, [r3, #12]
 800a46c:	461a      	mov	r2, r3
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	fbb3 f3f2 	udiv	r3, r3, r2
 800a474:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a476:	4413      	add	r3, r2
 800a478:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	699a      	ldr	r2, [r3, #24]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	68db      	ldr	r3, [r3, #12]
 800a482:	429a      	cmp	r2, r3
 800a484:	d90a      	bls.n	800a49c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	699a      	ldr	r2, [r3, #24]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	7d1b      	ldrb	r3, [r3, #20]
 800a492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a496:	b2da      	uxtb	r2, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	699b      	ldr	r3, [r3, #24]
 800a4a0:	68ba      	ldr	r2, [r7, #8]
 800a4a2:	8992      	ldrh	r2, [r2, #12]
 800a4a4:	fbb3 f1f2 	udiv	r1, r3, r2
 800a4a8:	fb01 f202 	mul.w	r2, r1, r2
 800a4ac:	1a9b      	subs	r3, r3, r2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d036      	beq.n	800a520 <f_lseek+0x43c>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a1b      	ldr	r3, [r3, #32]
 800a4b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d031      	beq.n	800a520 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	7d1b      	ldrb	r3, [r3, #20]
 800a4c0:	b25b      	sxtb	r3, r3
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	da18      	bge.n	800a4f8 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	7858      	ldrb	r0, [r3, #1]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6a1a      	ldr	r2, [r3, #32]
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	f7fd fba3 	bl	8007c20 <disk_write>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d004      	beq.n	800a4ea <f_lseek+0x406>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	755a      	strb	r2, [r3, #21]
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e01c      	b.n	800a524 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	7d1b      	ldrb	r3, [r3, #20]
 800a4ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	7858      	ldrb	r0, [r3, #1]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a502:	2301      	movs	r3, #1
 800a504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a506:	f7fd fb6b 	bl	8007be0 <disk_read>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d004      	beq.n	800a51a <f_lseek+0x436>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	755a      	strb	r2, [r3, #21]
 800a516:	2301      	movs	r3, #1
 800a518:	e004      	b.n	800a524 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a51e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a520:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a524:	4618      	mov	r0, r3
 800a526:	3740      	adds	r7, #64	; 0x40
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b090      	sub	sp, #64	; 0x40
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800a536:	f107 010c 	add.w	r1, r7, #12
 800a53a:	1d3b      	adds	r3, r7, #4
 800a53c:	2200      	movs	r2, #0
 800a53e:	4618      	mov	r0, r3
 800a540:	f7fe fecc 	bl	80092dc <find_volume>
 800a544:	4603      	mov	r3, r0
 800a546:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 800a54a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d11f      	bne.n	800a592 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	f107 030c 	add.w	r3, r7, #12
 800a558:	4611      	mov	r1, r2
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fe fdae 	bl	80090bc <follow_path>
 800a560:	4603      	mov	r3, r0
 800a562:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800a566:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d111      	bne.n	800a592 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800a56e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a572:	b25b      	sxtb	r3, r3
 800a574:	2b00      	cmp	r3, #0
 800a576:	da03      	bge.n	800a580 <f_stat+0x54>
				res = FR_INVALID_NAME;
 800a578:	2306      	movs	r3, #6
 800a57a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800a57e:	e008      	b.n	800a592 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d005      	beq.n	800a592 <f_stat+0x66>
 800a586:	f107 030c 	add.w	r3, r7, #12
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	4618      	mov	r0, r3
 800a58e:	f7fe fca1 	bl	8008ed4 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800a592:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a596:	4618      	mov	r0, r3
 800a598:	3740      	adds	r7, #64	; 0x40
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <f_rename>:

FRESULT f_rename (
	const TCHAR* path_old,	/* Pointer to the object name to be renamed */
	const TCHAR* path_new	/* Pointer to the new name */
)
{
 800a59e:	b590      	push	{r4, r7, lr}
 800a5a0:	b0a5      	sub	sp, #148	; 0x94
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	6039      	str	r1, [r7, #0]
	BYTE buf[_FS_EXFAT ? SZDIRE * 2 : 24], *dir;
	DWORD dw;
	DEF_NAMBUF


	get_ldnumber(&path_new);						/* Snip drive number of new name off */
 800a5a8:	463b      	mov	r3, r7
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f7fe fdfc 	bl	80091a8 <get_ldnumber>
	res = find_volume(&path_old, &fs, FA_WRITE);	/* Get logical drive of the old object */
 800a5b0:	f107 0120 	add.w	r1, r7, #32
 800a5b4:	1d3b      	adds	r3, r7, #4
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f7fe fe8f 	bl	80092dc <find_volume>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (res == FR_OK) {
 800a5c4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f040 80db 	bne.w	800a784 <f_rename+0x1e6>
		djo.obj.fs = fs;
 800a5ce:	6a3b      	ldr	r3, [r7, #32]
 800a5d0:	657b      	str	r3, [r7, #84]	; 0x54
		INIT_NAMBUF(fs);
		res = follow_path(&djo, path_old);		/* Check old object */
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a5d8:	4611      	mov	r1, r2
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7fe fd6e 	bl	80090bc <follow_path>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		if (res == FR_OK && (djo.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check validity of name */
 800a5e6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d108      	bne.n	800a600 <f_rename+0x62>
 800a5ee:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a5f2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d002      	beq.n	800a600 <f_rename+0x62>
 800a5fa:	2306      	movs	r3, #6
 800a5fc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
#if _FS_LOCK != 0
		if (res == FR_OK) {
 800a600:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a604:	2b00      	cmp	r3, #0
 800a606:	d108      	bne.n	800a61a <f_rename+0x7c>
			res = chk_lock(&djo, 2);
 800a608:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a60c:	2102      	movs	r1, #2
 800a60e:	4618      	mov	r0, r3
 800a610:	f7fd fc44 	bl	8007e9c <chk_lock>
 800a614:	4603      	mov	r3, r0
 800a616:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		}
#endif
		if (res == FR_OK) {						/* Object to be renamed is found */
 800a61a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a61e:	2b00      	cmp	r3, #0
 800a620:	f040 80b0 	bne.w	800a784 <f_rename+0x1e6>
					}
				}
			} else
#endif
			{	/* At FAT12/FAT16/FAT32 */
				mem_cpy(buf, djo.dir + DIR_Attr, 21);	/* Save information about the object except name */
 800a624:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a626:	f103 010b 	add.w	r1, r3, #11
 800a62a:	f107 0308 	add.w	r3, r7, #8
 800a62e:	2215      	movs	r2, #21
 800a630:	4618      	mov	r0, r3
 800a632:	f7fd fbb5 	bl	8007da0 <mem_cpy>
				mem_cpy(&djn, &djo, sizeof (DIR));		/* Duplicate the directory object */
 800a636:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800a63a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a63e:	2230      	movs	r2, #48	; 0x30
 800a640:	4618      	mov	r0, r3
 800a642:	f7fd fbad 	bl	8007da0 <mem_cpy>
				res = follow_path(&djn, path_new);		/* Make sure if new object name is not in use */
 800a646:	683a      	ldr	r2, [r7, #0]
 800a648:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a64c:	4611      	mov	r1, r2
 800a64e:	4618      	mov	r0, r3
 800a650:	f7fe fd34 	bl	80090bc <follow_path>
 800a654:	4603      	mov	r3, r0
 800a656:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				if (res == FR_OK) {						/* Is new name already in use by any other object? */
 800a65a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d10c      	bne.n	800a67c <f_rename+0xde>
					res = (djn.obj.sclust == djo.obj.sclust && djn.dptr == djo.dptr) ? FR_NO_FILE : FR_EXIST;
 800a662:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a664:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a666:	429a      	cmp	r2, r3
 800a668:	d105      	bne.n	800a676 <f_rename+0xd8>
 800a66a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a66c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a66e:	429a      	cmp	r2, r3
 800a670:	d101      	bne.n	800a676 <f_rename+0xd8>
 800a672:	2304      	movs	r3, #4
 800a674:	e000      	b.n	800a678 <f_rename+0xda>
 800a676:	2308      	movs	r3, #8
 800a678:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				}
				if (res == FR_NO_FILE) { 				/* It is a valid path and no name collision */
 800a67c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a680:	2b04      	cmp	r3, #4
 800a682:	d168      	bne.n	800a756 <f_rename+0x1b8>
					res = dir_register(&djn);			/* Register the new entry */
 800a684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a688:	4618      	mov	r0, r3
 800a68a:	f7fe fbd3 	bl	8008e34 <dir_register>
 800a68e:	4603      	mov	r3, r0
 800a690:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
					if (res == FR_OK) {
 800a694:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d15c      	bne.n	800a756 <f_rename+0x1b8>
						dir = djn.dir;					/* Copy information about object except name */
 800a69c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a69e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						mem_cpy(dir + 13, buf + 2, 19);
 800a6a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6a6:	f103 000d 	add.w	r0, r3, #13
 800a6aa:	f107 0308 	add.w	r3, r7, #8
 800a6ae:	3302      	adds	r3, #2
 800a6b0:	2213      	movs	r2, #19
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	f7fd fb74 	bl	8007da0 <mem_cpy>
						dir[DIR_Attr] = buf[0] | AM_ARC;
 800a6b8:	7a3a      	ldrb	r2, [r7, #8]
 800a6ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6be:	330b      	adds	r3, #11
 800a6c0:	f042 0220 	orr.w	r2, r2, #32
 800a6c4:	b2d2      	uxtb	r2, r2
 800a6c6:	701a      	strb	r2, [r3, #0]
						fs->wflag = 1;
 800a6c8:	6a3b      	ldr	r3, [r7, #32]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	70da      	strb	r2, [r3, #3]
						if ((dir[DIR_Attr] & AM_DIR) && djo.obj.sclust != djn.obj.sclust) {	/* Update .. entry in the sub-directory if needed */
 800a6ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6d2:	330b      	adds	r3, #11
 800a6d4:	781b      	ldrb	r3, [r3, #0]
 800a6d6:	f003 0310 	and.w	r3, r3, #16
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d03b      	beq.n	800a756 <f_rename+0x1b8>
 800a6de:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d037      	beq.n	800a756 <f_rename+0x1b8>
							dw = clust2sect(fs, ld_clust(fs, dir));
 800a6e6:	6a3c      	ldr	r4, [r7, #32]
 800a6e8:	6a3b      	ldr	r3, [r7, #32]
 800a6ea:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7fe fb0c 	bl	8008d0c <ld_clust>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f7fd fe1d 	bl	8008338 <clust2sect>
 800a6fe:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
							if (!dw) {
 800a702:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a706:	2b00      	cmp	r3, #0
 800a708:	d103      	bne.n	800a712 <f_rename+0x174>
								res = FR_INT_ERR;
 800a70a:	2302      	movs	r3, #2
 800a70c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800a710:	e021      	b.n	800a756 <f_rename+0x1b8>
							} else {
/* Start of critical section where an interruption can cause a cross-link */
								res = move_window(fs, dw);
 800a712:	6a3b      	ldr	r3, [r7, #32]
 800a714:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800a718:	4618      	mov	r0, r3
 800a71a:	f7fd fd6f 	bl	80081fc <move_window>
 800a71e:	4603      	mov	r3, r0
 800a720:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
								dir = fs->win + SZDIRE * 1;	/* Ptr to .. entry */
 800a724:	6a3b      	ldr	r3, [r7, #32]
 800a726:	3334      	adds	r3, #52	; 0x34
 800a728:	3320      	adds	r3, #32
 800a72a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
								if (res == FR_OK && dir[1] == '.') {
 800a72e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a732:	2b00      	cmp	r3, #0
 800a734:	d10f      	bne.n	800a756 <f_rename+0x1b8>
 800a736:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a73a:	3301      	adds	r3, #1
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	2b2e      	cmp	r3, #46	; 0x2e
 800a740:	d109      	bne.n	800a756 <f_rename+0x1b8>
									st_clust(fs, dir, djn.obj.sclust);
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a746:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800a74a:	4618      	mov	r0, r3
 800a74c:	f7fe fafd 	bl	8008d4a <st_clust>
									fs->wflag = 1;
 800a750:	6a3b      	ldr	r3, [r7, #32]
 800a752:	2201      	movs	r2, #1
 800a754:	70da      	strb	r2, [r3, #3]
							}
						}
					}
				}
			}
			if (res == FR_OK) {
 800a756:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d112      	bne.n	800a784 <f_rename+0x1e6>
				res = dir_remove(&djo);		/* Remove old entry */
 800a75e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a762:	4618      	mov	r0, r3
 800a764:	f7fe fb98 	bl	8008e98 <dir_remove>
 800a768:	4603      	mov	r3, r0
 800a76a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				if (res == FR_OK) {
 800a76e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800a772:	2b00      	cmp	r3, #0
 800a774:	d106      	bne.n	800a784 <f_rename+0x1e6>
					res = sync_fs(fs);
 800a776:	6a3b      	ldr	r3, [r7, #32]
 800a778:	4618      	mov	r0, r3
 800a77a:	f7fd fd6d 	bl	8008258 <sync_fs>
 800a77e:	4603      	mov	r3, r0
 800a780:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
/* End of the critical section */
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800a784:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3794      	adds	r7, #148	; 0x94
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd90      	pop	{r4, r7, pc}

0800a790 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	460b      	mov	r3, r1
 800a79a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a79c:	78fb      	ldrb	r3, [r7, #3]
 800a79e:	2b0a      	cmp	r3, #10
 800a7a0:	d103      	bne.n	800a7aa <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a7a2:	210d      	movs	r1, #13
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f7ff fff3 	bl	800a790 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	db25      	blt.n	800a802 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	1c5a      	adds	r2, r3, #1
 800a7ba:	60fa      	str	r2, [r7, #12]
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	4413      	add	r3, r2
 800a7c0:	78fa      	ldrb	r2, [r7, #3]
 800a7c2:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2b3c      	cmp	r3, #60	; 0x3c
 800a7c8:	dd12      	ble.n	800a7f0 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	6818      	ldr	r0, [r3, #0]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f103 010c 	add.w	r1, r3, #12
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	f107 0308 	add.w	r3, r7, #8
 800a7da:	f7ff fa47 	bl	8009c6c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a7de:	68ba      	ldr	r2, [r7, #8]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d101      	bne.n	800a7ea <putc_bfd+0x5a>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e001      	b.n	800a7ee <putc_bfd+0x5e>
 800a7ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ee:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	1c5a      	adds	r2, r3, #1
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	609a      	str	r2, [r3, #8]
 800a800:	e000      	b.n	800a804 <putc_bfd+0x74>
	if (i < 0) return;
 800a802:	bf00      	nop
}
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	2b00      	cmp	r3, #0
 800a818:	db16      	blt.n	800a848 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6818      	ldr	r0, [r3, #0]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f103 010c 	add.w	r1, r3, #12
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	461a      	mov	r2, r3
 800a82a:	f107 030c 	add.w	r3, r7, #12
 800a82e:	f7ff fa1d 	bl	8009c6c <f_write>
 800a832:	4603      	mov	r3, r0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d107      	bne.n	800a848 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	4293      	cmp	r3, r2
 800a840:	d102      	bne.n	800a848 <putc_flush+0x3e>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	e001      	b.n	800a84c <putc_flush+0x42>
	return EOF;
 800a848:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3710      	adds	r7, #16
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	683a      	ldr	r2, [r7, #0]
 800a862:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	605a      	str	r2, [r3, #4]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	685a      	ldr	r2, [r3, #4]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	609a      	str	r2, [r3, #8]
}
 800a872:	bf00      	nop
 800a874:	370c      	adds	r7, #12
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr
	...

0800a880 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800a880:	b40e      	push	{r1, r2, r3}
 800a882:	b580      	push	{r7, lr}
 800a884:	b0a7      	sub	sp, #156	; 0x9c
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800a88a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a88e:	6879      	ldr	r1, [r7, #4]
 800a890:	4618      	mov	r0, r3
 800a892:	f7ff ffdf 	bl	800a854 <putc_init>

	va_start(arp, fmt);
 800a896:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a89a:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800a89c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8a0:	1c5a      	adds	r2, r3, #1
 800a8a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800a8ac:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f000 81f2 	beq.w	800ac9a <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800a8b6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8ba:	2b25      	cmp	r3, #37	; 0x25
 800a8bc:	d008      	beq.n	800a8d0 <f_printf+0x50>
			putc_bfd(&pb, c);
 800a8be:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a8c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7ff ff61 	bl	800a790 <putc_bfd>
			continue;
 800a8ce:	e1e3      	b.n	800ac98 <f_printf+0x418>
		}
		w = f = 0;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800a8dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8e0:	1c5a      	adds	r2, r3, #1
 800a8e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800a8ec:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8f0:	2b30      	cmp	r3, #48	; 0x30
 800a8f2:	d10b      	bne.n	800a90c <f_printf+0x8c>
			f = 1; c = *fmt++;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a8fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8fe:	1c5a      	adds	r2, r3, #1
 800a900:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800a90a:	e024      	b.n	800a956 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800a90c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a910:	2b2d      	cmp	r3, #45	; 0x2d
 800a912:	d120      	bne.n	800a956 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800a914:	2302      	movs	r3, #2
 800a916:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a91a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a91e:	1c5a      	adds	r2, r3, #1
 800a920:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800a92a:	e014      	b.n	800a956 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800a92c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a930:	4613      	mov	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4413      	add	r3, r2
 800a936:	005b      	lsls	r3, r3, #1
 800a938:	461a      	mov	r2, r3
 800a93a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a93e:	4413      	add	r3, r2
 800a940:	3b30      	subs	r3, #48	; 0x30
 800a942:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800a946:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a94a:	1c5a      	adds	r2, r3, #1
 800a94c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800a956:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a95a:	2b2f      	cmp	r3, #47	; 0x2f
 800a95c:	d903      	bls.n	800a966 <f_printf+0xe6>
 800a95e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a962:	2b39      	cmp	r3, #57	; 0x39
 800a964:	d9e2      	bls.n	800a92c <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800a966:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a96a:	2b6c      	cmp	r3, #108	; 0x6c
 800a96c:	d003      	beq.n	800a976 <f_printf+0xf6>
 800a96e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a972:	2b4c      	cmp	r3, #76	; 0x4c
 800a974:	d10d      	bne.n	800a992 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800a976:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a97a:	f043 0304 	orr.w	r3, r3, #4
 800a97e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a982:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a986:	1c5a      	adds	r2, r3, #1
 800a988:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800a992:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a996:	2b00      	cmp	r3, #0
 800a998:	f000 8181 	beq.w	800ac9e <f_printf+0x41e>
		d = c;
 800a99c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a9a0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800a9a4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a9a8:	2b60      	cmp	r3, #96	; 0x60
 800a9aa:	d908      	bls.n	800a9be <f_printf+0x13e>
 800a9ac:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a9b0:	2b7a      	cmp	r3, #122	; 0x7a
 800a9b2:	d804      	bhi.n	800a9be <f_printf+0x13e>
 800a9b4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a9b8:	3b20      	subs	r3, #32
 800a9ba:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800a9be:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a9c2:	3b42      	subs	r3, #66	; 0x42
 800a9c4:	2b16      	cmp	r3, #22
 800a9c6:	f200 8098 	bhi.w	800aafa <f_printf+0x27a>
 800a9ca:	a201      	add	r2, pc, #4	; (adr r2, 800a9d0 <f_printf+0x150>)
 800a9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d0:	0800aadb 	.word	0x0800aadb
 800a9d4:	0800aac3 	.word	0x0800aac3
 800a9d8:	0800aaeb 	.word	0x0800aaeb
 800a9dc:	0800aafb 	.word	0x0800aafb
 800a9e0:	0800aafb 	.word	0x0800aafb
 800a9e4:	0800aafb 	.word	0x0800aafb
 800a9e8:	0800aafb 	.word	0x0800aafb
 800a9ec:	0800aafb 	.word	0x0800aafb
 800a9f0:	0800aafb 	.word	0x0800aafb
 800a9f4:	0800aafb 	.word	0x0800aafb
 800a9f8:	0800aafb 	.word	0x0800aafb
 800a9fc:	0800aafb 	.word	0x0800aafb
 800aa00:	0800aafb 	.word	0x0800aafb
 800aa04:	0800aae3 	.word	0x0800aae3
 800aa08:	0800aafb 	.word	0x0800aafb
 800aa0c:	0800aafb 	.word	0x0800aafb
 800aa10:	0800aafb 	.word	0x0800aafb
 800aa14:	0800aa2d 	.word	0x0800aa2d
 800aa18:	0800aafb 	.word	0x0800aafb
 800aa1c:	0800aaeb 	.word	0x0800aaeb
 800aa20:	0800aafb 	.word	0x0800aafb
 800aa24:	0800aafb 	.word	0x0800aafb
 800aa28:	0800aaf3 	.word	0x0800aaf3
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800aa2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa2e:	1d1a      	adds	r2, r3, #4
 800aa30:	67ba      	str	r2, [r7, #120]	; 0x78
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800aa36:	2300      	movs	r3, #0
 800aa38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800aa3c:	e004      	b.n	800aa48 <f_printf+0x1c8>
 800aa3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa42:	3301      	adds	r3, #1
 800aa44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800aa48:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800aa4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa4e:	4413      	add	r3, r2
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d1f3      	bne.n	800aa3e <f_printf+0x1be>
			if (!(f & 2)) {
 800aa56:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aa5a:	f003 0302 	and.w	r3, r3, #2
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d11a      	bne.n	800aa98 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800aa62:	e005      	b.n	800aa70 <f_printf+0x1f0>
 800aa64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa68:	2120      	movs	r1, #32
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7ff fe90 	bl	800a790 <putc_bfd>
 800aa70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa74:	1c5a      	adds	r2, r3, #1
 800aa76:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aa7a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d8f0      	bhi.n	800aa64 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800aa82:	e009      	b.n	800aa98 <f_printf+0x218>
 800aa84:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aa86:	1c5a      	adds	r2, r3, #1
 800aa88:	67fa      	str	r2, [r7, #124]	; 0x7c
 800aa8a:	781a      	ldrb	r2, [r3, #0]
 800aa8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa90:	4611      	mov	r1, r2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7ff fe7c 	bl	800a790 <putc_bfd>
 800aa98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d1f1      	bne.n	800aa84 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800aaa0:	e005      	b.n	800aaae <f_printf+0x22e>
 800aaa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aaa6:	2120      	movs	r1, #32
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7ff fe71 	bl	800a790 <putc_bfd>
 800aaae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aab2:	1c5a      	adds	r2, r3, #1
 800aab4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aab8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d8f0      	bhi.n	800aaa2 <f_printf+0x222>
			continue;
 800aac0:	e0ea      	b.n	800ac98 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800aac2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aac4:	1d1a      	adds	r2, r3, #4
 800aac6:	67ba      	str	r2, [r7, #120]	; 0x78
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	b2da      	uxtb	r2, r3
 800aacc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aad0:	4611      	mov	r1, r2
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7ff fe5c 	bl	800a790 <putc_bfd>
 800aad8:	e0de      	b.n	800ac98 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 800aada:	2302      	movs	r3, #2
 800aadc:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aae0:	e014      	b.n	800ab0c <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800aae2:	2308      	movs	r3, #8
 800aae4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aae8:	e010      	b.n	800ab0c <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800aaea:	230a      	movs	r3, #10
 800aaec:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aaf0:	e00c      	b.n	800ab0c <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800aaf2:	2310      	movs	r3, #16
 800aaf4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aaf8:	e008      	b.n	800ab0c <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800aafa:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800aafe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ab02:	4611      	mov	r1, r2
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7ff fe43 	bl	800a790 <putc_bfd>
 800ab0a:	e0c5      	b.n	800ac98 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800ab0c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ab10:	f003 0304 	and.w	r3, r3, #4
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d004      	beq.n	800ab22 <f_printf+0x2a2>
 800ab18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab1a:	1d1a      	adds	r2, r3, #4
 800ab1c:	67ba      	str	r2, [r7, #120]	; 0x78
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	e00c      	b.n	800ab3c <f_printf+0x2bc>
 800ab22:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ab26:	2b44      	cmp	r3, #68	; 0x44
 800ab28:	d104      	bne.n	800ab34 <f_printf+0x2b4>
 800ab2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab2c:	1d1a      	adds	r2, r3, #4
 800ab2e:	67ba      	str	r2, [r7, #120]	; 0x78
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	e003      	b.n	800ab3c <f_printf+0x2bc>
 800ab34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab36:	1d1a      	adds	r2, r3, #4
 800ab38:	67ba      	str	r2, [r7, #120]	; 0x78
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800ab40:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ab44:	2b44      	cmp	r3, #68	; 0x44
 800ab46:	d10e      	bne.n	800ab66 <f_printf+0x2e6>
 800ab48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	da0a      	bge.n	800ab66 <f_printf+0x2e6>
			v = 0 - v;
 800ab50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ab54:	425b      	negs	r3, r3
 800ab56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800ab5a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ab5e:	f043 0308 	orr.w	r3, r3, #8
 800ab62:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800ab66:	2300      	movs	r3, #0
 800ab68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800ab6c:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800ab70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ab74:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab78:	fb01 f202 	mul.w	r2, r1, r2
 800ab7c:	1a9b      	subs	r3, r3, r2
 800ab7e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800ab82:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800ab86:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800ab8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800ab92:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ab96:	2b09      	cmp	r3, #9
 800ab98:	d90b      	bls.n	800abb2 <f_printf+0x332>
 800ab9a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ab9e:	2b78      	cmp	r3, #120	; 0x78
 800aba0:	d101      	bne.n	800aba6 <f_printf+0x326>
 800aba2:	2227      	movs	r2, #39	; 0x27
 800aba4:	e000      	b.n	800aba8 <f_printf+0x328>
 800aba6:	2207      	movs	r2, #7
 800aba8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800abac:	4413      	add	r3, r2
 800abae:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800abb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800abb6:	1c5a      	adds	r2, r3, #1
 800abb8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800abbc:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800abc0:	3230      	adds	r2, #48	; 0x30
 800abc2:	b2d2      	uxtb	r2, r2
 800abc4:	3398      	adds	r3, #152	; 0x98
 800abc6:	443b      	add	r3, r7
 800abc8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800abcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d003      	beq.n	800abdc <f_printf+0x35c>
 800abd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800abd8:	2b1f      	cmp	r3, #31
 800abda:	d9c7      	bls.n	800ab6c <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800abdc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800abe0:	f003 0308 	and.w	r3, r3, #8
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d009      	beq.n	800abfc <f_printf+0x37c>
 800abe8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800abec:	1c5a      	adds	r2, r3, #1
 800abee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800abf2:	3398      	adds	r3, #152	; 0x98
 800abf4:	443b      	add	r3, r7
 800abf6:	222d      	movs	r2, #45	; 0x2d
 800abf8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800abfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ac00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ac04:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ac08:	f003 0301 	and.w	r3, r3, #1
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <f_printf+0x394>
 800ac10:	2330      	movs	r3, #48	; 0x30
 800ac12:	e000      	b.n	800ac16 <f_printf+0x396>
 800ac14:	2320      	movs	r3, #32
 800ac16:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800ac1a:	e007      	b.n	800ac2c <f_printf+0x3ac>
 800ac1c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800ac20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac24:	4611      	mov	r1, r2
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7ff fdb2 	bl	800a790 <putc_bfd>
 800ac2c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d108      	bne.n	800ac4a <f_printf+0x3ca>
 800ac38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ac3c:	1c5a      	adds	r2, r3, #1
 800ac3e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ac42:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d8e8      	bhi.n	800ac1c <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800ac4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ac4e:	3b01      	subs	r3, #1
 800ac50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ac54:	f107 020c 	add.w	r2, r7, #12
 800ac58:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ac5c:	4413      	add	r3, r2
 800ac5e:	781a      	ldrb	r2, [r3, #0]
 800ac60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac64:	4611      	mov	r1, r2
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7ff fd92 	bl	800a790 <putc_bfd>
		} while (i);
 800ac6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d1ea      	bne.n	800ac4a <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800ac74:	e007      	b.n	800ac86 <f_printf+0x406>
 800ac76:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800ac7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac7e:	4611      	mov	r1, r2
 800ac80:	4618      	mov	r0, r3
 800ac82:	f7ff fd85 	bl	800a790 <putc_bfd>
 800ac86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ac8a:	1c5a      	adds	r2, r3, #1
 800ac8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ac90:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ac94:	429a      	cmp	r2, r3
 800ac96:	d8ee      	bhi.n	800ac76 <f_printf+0x3f6>
		c = *fmt++;
 800ac98:	e600      	b.n	800a89c <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800ac9a:	bf00      	nop
 800ac9c:	e000      	b.n	800aca0 <f_printf+0x420>
		if (!c) break;
 800ac9e:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800aca0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7ff fdb0 	bl	800a80a <putc_flush>
 800acaa:	4603      	mov	r3, r0
}
 800acac:	4618      	mov	r0, r3
 800acae:	379c      	adds	r7, #156	; 0x9c
 800acb0:	46bd      	mov	sp, r7
 800acb2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800acb6:	b003      	add	sp, #12
 800acb8:	4770      	bx	lr
 800acba:	bf00      	nop

0800acbc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b087      	sub	sp, #28
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	4613      	mov	r3, r2
 800acc8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800acca:	2301      	movs	r3, #1
 800accc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800acce:	2300      	movs	r3, #0
 800acd0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800acd2:	4b1f      	ldr	r3, [pc, #124]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800acd4:	7a5b      	ldrb	r3, [r3, #9]
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d131      	bne.n	800ad40 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800acdc:	4b1c      	ldr	r3, [pc, #112]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800acde:	7a5b      	ldrb	r3, [r3, #9]
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	461a      	mov	r2, r3
 800ace4:	4b1a      	ldr	r3, [pc, #104]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800ace6:	2100      	movs	r1, #0
 800ace8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800acea:	4b19      	ldr	r3, [pc, #100]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800acec:	7a5b      	ldrb	r3, [r3, #9]
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	4a17      	ldr	r2, [pc, #92]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	4413      	add	r3, r2
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800acfa:	4b15      	ldr	r3, [pc, #84]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800acfc:	7a5b      	ldrb	r3, [r3, #9]
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	461a      	mov	r2, r3
 800ad02:	4b13      	ldr	r3, [pc, #76]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800ad04:	4413      	add	r3, r2
 800ad06:	79fa      	ldrb	r2, [r7, #7]
 800ad08:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ad0a:	4b11      	ldr	r3, [pc, #68]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800ad0c:	7a5b      	ldrb	r3, [r3, #9]
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	1c5a      	adds	r2, r3, #1
 800ad12:	b2d1      	uxtb	r1, r2
 800ad14:	4a0e      	ldr	r2, [pc, #56]	; (800ad50 <FATFS_LinkDriverEx+0x94>)
 800ad16:	7251      	strb	r1, [r2, #9]
 800ad18:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ad1a:	7dbb      	ldrb	r3, [r7, #22]
 800ad1c:	3330      	adds	r3, #48	; 0x30
 800ad1e:	b2da      	uxtb	r2, r3
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	3301      	adds	r3, #1
 800ad28:	223a      	movs	r2, #58	; 0x3a
 800ad2a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	3302      	adds	r3, #2
 800ad30:	222f      	movs	r2, #47	; 0x2f
 800ad32:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	3303      	adds	r3, #3
 800ad38:	2200      	movs	r2, #0
 800ad3a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ad40:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	371c      	adds	r7, #28
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
 800ad4e:	bf00      	nop
 800ad50:	200031f4 	.word	0x200031f4

0800ad54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b082      	sub	sp, #8
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ad5e:	2200      	movs	r2, #0
 800ad60:	6839      	ldr	r1, [r7, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7ff ffaa 	bl	800acbc <FATFS_LinkDriverEx>
 800ad68:	4603      	mov	r3, r0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
	...

0800ad74 <__errno>:
 800ad74:	4b01      	ldr	r3, [pc, #4]	; (800ad7c <__errno+0x8>)
 800ad76:	6818      	ldr	r0, [r3, #0]
 800ad78:	4770      	bx	lr
 800ad7a:	bf00      	nop
 800ad7c:	2000000c 	.word	0x2000000c

0800ad80 <__libc_init_array>:
 800ad80:	b570      	push	{r4, r5, r6, lr}
 800ad82:	4d0d      	ldr	r5, [pc, #52]	; (800adb8 <__libc_init_array+0x38>)
 800ad84:	4c0d      	ldr	r4, [pc, #52]	; (800adbc <__libc_init_array+0x3c>)
 800ad86:	1b64      	subs	r4, r4, r5
 800ad88:	10a4      	asrs	r4, r4, #2
 800ad8a:	2600      	movs	r6, #0
 800ad8c:	42a6      	cmp	r6, r4
 800ad8e:	d109      	bne.n	800ada4 <__libc_init_array+0x24>
 800ad90:	4d0b      	ldr	r5, [pc, #44]	; (800adc0 <__libc_init_array+0x40>)
 800ad92:	4c0c      	ldr	r4, [pc, #48]	; (800adc4 <__libc_init_array+0x44>)
 800ad94:	f003 fb0e 	bl	800e3b4 <_init>
 800ad98:	1b64      	subs	r4, r4, r5
 800ad9a:	10a4      	asrs	r4, r4, #2
 800ad9c:	2600      	movs	r6, #0
 800ad9e:	42a6      	cmp	r6, r4
 800ada0:	d105      	bne.n	800adae <__libc_init_array+0x2e>
 800ada2:	bd70      	pop	{r4, r5, r6, pc}
 800ada4:	f855 3b04 	ldr.w	r3, [r5], #4
 800ada8:	4798      	blx	r3
 800adaa:	3601      	adds	r6, #1
 800adac:	e7ee      	b.n	800ad8c <__libc_init_array+0xc>
 800adae:	f855 3b04 	ldr.w	r3, [r5], #4
 800adb2:	4798      	blx	r3
 800adb4:	3601      	adds	r6, #1
 800adb6:	e7f2      	b.n	800ad9e <__libc_init_array+0x1e>
 800adb8:	0800eb1c 	.word	0x0800eb1c
 800adbc:	0800eb1c 	.word	0x0800eb1c
 800adc0:	0800eb1c 	.word	0x0800eb1c
 800adc4:	0800eb20 	.word	0x0800eb20

0800adc8 <memset>:
 800adc8:	4402      	add	r2, r0
 800adca:	4603      	mov	r3, r0
 800adcc:	4293      	cmp	r3, r2
 800adce:	d100      	bne.n	800add2 <memset+0xa>
 800add0:	4770      	bx	lr
 800add2:	f803 1b01 	strb.w	r1, [r3], #1
 800add6:	e7f9      	b.n	800adcc <memset+0x4>

0800add8 <__cvt>:
 800add8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800addc:	ec55 4b10 	vmov	r4, r5, d0
 800ade0:	2d00      	cmp	r5, #0
 800ade2:	460e      	mov	r6, r1
 800ade4:	4619      	mov	r1, r3
 800ade6:	462b      	mov	r3, r5
 800ade8:	bfbb      	ittet	lt
 800adea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800adee:	461d      	movlt	r5, r3
 800adf0:	2300      	movge	r3, #0
 800adf2:	232d      	movlt	r3, #45	; 0x2d
 800adf4:	700b      	strb	r3, [r1, #0]
 800adf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adf8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800adfc:	4691      	mov	r9, r2
 800adfe:	f023 0820 	bic.w	r8, r3, #32
 800ae02:	bfbc      	itt	lt
 800ae04:	4622      	movlt	r2, r4
 800ae06:	4614      	movlt	r4, r2
 800ae08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ae0c:	d005      	beq.n	800ae1a <__cvt+0x42>
 800ae0e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ae12:	d100      	bne.n	800ae16 <__cvt+0x3e>
 800ae14:	3601      	adds	r6, #1
 800ae16:	2102      	movs	r1, #2
 800ae18:	e000      	b.n	800ae1c <__cvt+0x44>
 800ae1a:	2103      	movs	r1, #3
 800ae1c:	ab03      	add	r3, sp, #12
 800ae1e:	9301      	str	r3, [sp, #4]
 800ae20:	ab02      	add	r3, sp, #8
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	ec45 4b10 	vmov	d0, r4, r5
 800ae28:	4653      	mov	r3, sl
 800ae2a:	4632      	mov	r2, r6
 800ae2c:	f000 fe4c 	bl	800bac8 <_dtoa_r>
 800ae30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ae34:	4607      	mov	r7, r0
 800ae36:	d102      	bne.n	800ae3e <__cvt+0x66>
 800ae38:	f019 0f01 	tst.w	r9, #1
 800ae3c:	d022      	beq.n	800ae84 <__cvt+0xac>
 800ae3e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ae42:	eb07 0906 	add.w	r9, r7, r6
 800ae46:	d110      	bne.n	800ae6a <__cvt+0x92>
 800ae48:	783b      	ldrb	r3, [r7, #0]
 800ae4a:	2b30      	cmp	r3, #48	; 0x30
 800ae4c:	d10a      	bne.n	800ae64 <__cvt+0x8c>
 800ae4e:	2200      	movs	r2, #0
 800ae50:	2300      	movs	r3, #0
 800ae52:	4620      	mov	r0, r4
 800ae54:	4629      	mov	r1, r5
 800ae56:	f7f5 fe57 	bl	8000b08 <__aeabi_dcmpeq>
 800ae5a:	b918      	cbnz	r0, 800ae64 <__cvt+0x8c>
 800ae5c:	f1c6 0601 	rsb	r6, r6, #1
 800ae60:	f8ca 6000 	str.w	r6, [sl]
 800ae64:	f8da 3000 	ldr.w	r3, [sl]
 800ae68:	4499      	add	r9, r3
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4620      	mov	r0, r4
 800ae70:	4629      	mov	r1, r5
 800ae72:	f7f5 fe49 	bl	8000b08 <__aeabi_dcmpeq>
 800ae76:	b108      	cbz	r0, 800ae7c <__cvt+0xa4>
 800ae78:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae7c:	2230      	movs	r2, #48	; 0x30
 800ae7e:	9b03      	ldr	r3, [sp, #12]
 800ae80:	454b      	cmp	r3, r9
 800ae82:	d307      	bcc.n	800ae94 <__cvt+0xbc>
 800ae84:	9b03      	ldr	r3, [sp, #12]
 800ae86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae88:	1bdb      	subs	r3, r3, r7
 800ae8a:	4638      	mov	r0, r7
 800ae8c:	6013      	str	r3, [r2, #0]
 800ae8e:	b004      	add	sp, #16
 800ae90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae94:	1c59      	adds	r1, r3, #1
 800ae96:	9103      	str	r1, [sp, #12]
 800ae98:	701a      	strb	r2, [r3, #0]
 800ae9a:	e7f0      	b.n	800ae7e <__cvt+0xa6>

0800ae9c <__exponent>:
 800ae9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2900      	cmp	r1, #0
 800aea2:	bfb8      	it	lt
 800aea4:	4249      	neglt	r1, r1
 800aea6:	f803 2b02 	strb.w	r2, [r3], #2
 800aeaa:	bfb4      	ite	lt
 800aeac:	222d      	movlt	r2, #45	; 0x2d
 800aeae:	222b      	movge	r2, #43	; 0x2b
 800aeb0:	2909      	cmp	r1, #9
 800aeb2:	7042      	strb	r2, [r0, #1]
 800aeb4:	dd2a      	ble.n	800af0c <__exponent+0x70>
 800aeb6:	f10d 0407 	add.w	r4, sp, #7
 800aeba:	46a4      	mov	ip, r4
 800aebc:	270a      	movs	r7, #10
 800aebe:	46a6      	mov	lr, r4
 800aec0:	460a      	mov	r2, r1
 800aec2:	fb91 f6f7 	sdiv	r6, r1, r7
 800aec6:	fb07 1516 	mls	r5, r7, r6, r1
 800aeca:	3530      	adds	r5, #48	; 0x30
 800aecc:	2a63      	cmp	r2, #99	; 0x63
 800aece:	f104 34ff 	add.w	r4, r4, #4294967295
 800aed2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800aed6:	4631      	mov	r1, r6
 800aed8:	dcf1      	bgt.n	800aebe <__exponent+0x22>
 800aeda:	3130      	adds	r1, #48	; 0x30
 800aedc:	f1ae 0502 	sub.w	r5, lr, #2
 800aee0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800aee4:	1c44      	adds	r4, r0, #1
 800aee6:	4629      	mov	r1, r5
 800aee8:	4561      	cmp	r1, ip
 800aeea:	d30a      	bcc.n	800af02 <__exponent+0x66>
 800aeec:	f10d 0209 	add.w	r2, sp, #9
 800aef0:	eba2 020e 	sub.w	r2, r2, lr
 800aef4:	4565      	cmp	r5, ip
 800aef6:	bf88      	it	hi
 800aef8:	2200      	movhi	r2, #0
 800aefa:	4413      	add	r3, r2
 800aefc:	1a18      	subs	r0, r3, r0
 800aefe:	b003      	add	sp, #12
 800af00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af06:	f804 2f01 	strb.w	r2, [r4, #1]!
 800af0a:	e7ed      	b.n	800aee8 <__exponent+0x4c>
 800af0c:	2330      	movs	r3, #48	; 0x30
 800af0e:	3130      	adds	r1, #48	; 0x30
 800af10:	7083      	strb	r3, [r0, #2]
 800af12:	70c1      	strb	r1, [r0, #3]
 800af14:	1d03      	adds	r3, r0, #4
 800af16:	e7f1      	b.n	800aefc <__exponent+0x60>

0800af18 <_printf_float>:
 800af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af1c:	ed2d 8b02 	vpush	{d8}
 800af20:	b08d      	sub	sp, #52	; 0x34
 800af22:	460c      	mov	r4, r1
 800af24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800af28:	4616      	mov	r6, r2
 800af2a:	461f      	mov	r7, r3
 800af2c:	4605      	mov	r5, r0
 800af2e:	f001 fd71 	bl	800ca14 <_localeconv_r>
 800af32:	f8d0 a000 	ldr.w	sl, [r0]
 800af36:	4650      	mov	r0, sl
 800af38:	f7f5 f96a 	bl	8000210 <strlen>
 800af3c:	2300      	movs	r3, #0
 800af3e:	930a      	str	r3, [sp, #40]	; 0x28
 800af40:	6823      	ldr	r3, [r4, #0]
 800af42:	9305      	str	r3, [sp, #20]
 800af44:	f8d8 3000 	ldr.w	r3, [r8]
 800af48:	f894 b018 	ldrb.w	fp, [r4, #24]
 800af4c:	3307      	adds	r3, #7
 800af4e:	f023 0307 	bic.w	r3, r3, #7
 800af52:	f103 0208 	add.w	r2, r3, #8
 800af56:	f8c8 2000 	str.w	r2, [r8]
 800af5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800af62:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800af66:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af6a:	9307      	str	r3, [sp, #28]
 800af6c:	f8cd 8018 	str.w	r8, [sp, #24]
 800af70:	ee08 0a10 	vmov	s16, r0
 800af74:	4b9f      	ldr	r3, [pc, #636]	; (800b1f4 <_printf_float+0x2dc>)
 800af76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af7a:	f04f 32ff 	mov.w	r2, #4294967295
 800af7e:	f7f5 fdf5 	bl	8000b6c <__aeabi_dcmpun>
 800af82:	bb88      	cbnz	r0, 800afe8 <_printf_float+0xd0>
 800af84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af88:	4b9a      	ldr	r3, [pc, #616]	; (800b1f4 <_printf_float+0x2dc>)
 800af8a:	f04f 32ff 	mov.w	r2, #4294967295
 800af8e:	f7f5 fdcf 	bl	8000b30 <__aeabi_dcmple>
 800af92:	bb48      	cbnz	r0, 800afe8 <_printf_float+0xd0>
 800af94:	2200      	movs	r2, #0
 800af96:	2300      	movs	r3, #0
 800af98:	4640      	mov	r0, r8
 800af9a:	4649      	mov	r1, r9
 800af9c:	f7f5 fdbe 	bl	8000b1c <__aeabi_dcmplt>
 800afa0:	b110      	cbz	r0, 800afa8 <_printf_float+0x90>
 800afa2:	232d      	movs	r3, #45	; 0x2d
 800afa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afa8:	4b93      	ldr	r3, [pc, #588]	; (800b1f8 <_printf_float+0x2e0>)
 800afaa:	4894      	ldr	r0, [pc, #592]	; (800b1fc <_printf_float+0x2e4>)
 800afac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800afb0:	bf94      	ite	ls
 800afb2:	4698      	movls	r8, r3
 800afb4:	4680      	movhi	r8, r0
 800afb6:	2303      	movs	r3, #3
 800afb8:	6123      	str	r3, [r4, #16]
 800afba:	9b05      	ldr	r3, [sp, #20]
 800afbc:	f023 0204 	bic.w	r2, r3, #4
 800afc0:	6022      	str	r2, [r4, #0]
 800afc2:	f04f 0900 	mov.w	r9, #0
 800afc6:	9700      	str	r7, [sp, #0]
 800afc8:	4633      	mov	r3, r6
 800afca:	aa0b      	add	r2, sp, #44	; 0x2c
 800afcc:	4621      	mov	r1, r4
 800afce:	4628      	mov	r0, r5
 800afd0:	f000 f9d8 	bl	800b384 <_printf_common>
 800afd4:	3001      	adds	r0, #1
 800afd6:	f040 8090 	bne.w	800b0fa <_printf_float+0x1e2>
 800afda:	f04f 30ff 	mov.w	r0, #4294967295
 800afde:	b00d      	add	sp, #52	; 0x34
 800afe0:	ecbd 8b02 	vpop	{d8}
 800afe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe8:	4642      	mov	r2, r8
 800afea:	464b      	mov	r3, r9
 800afec:	4640      	mov	r0, r8
 800afee:	4649      	mov	r1, r9
 800aff0:	f7f5 fdbc 	bl	8000b6c <__aeabi_dcmpun>
 800aff4:	b140      	cbz	r0, 800b008 <_printf_float+0xf0>
 800aff6:	464b      	mov	r3, r9
 800aff8:	2b00      	cmp	r3, #0
 800affa:	bfbc      	itt	lt
 800affc:	232d      	movlt	r3, #45	; 0x2d
 800affe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b002:	487f      	ldr	r0, [pc, #508]	; (800b200 <_printf_float+0x2e8>)
 800b004:	4b7f      	ldr	r3, [pc, #508]	; (800b204 <_printf_float+0x2ec>)
 800b006:	e7d1      	b.n	800afac <_printf_float+0x94>
 800b008:	6863      	ldr	r3, [r4, #4]
 800b00a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b00e:	9206      	str	r2, [sp, #24]
 800b010:	1c5a      	adds	r2, r3, #1
 800b012:	d13f      	bne.n	800b094 <_printf_float+0x17c>
 800b014:	2306      	movs	r3, #6
 800b016:	6063      	str	r3, [r4, #4]
 800b018:	9b05      	ldr	r3, [sp, #20]
 800b01a:	6861      	ldr	r1, [r4, #4]
 800b01c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b020:	2300      	movs	r3, #0
 800b022:	9303      	str	r3, [sp, #12]
 800b024:	ab0a      	add	r3, sp, #40	; 0x28
 800b026:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b02a:	ab09      	add	r3, sp, #36	; 0x24
 800b02c:	ec49 8b10 	vmov	d0, r8, r9
 800b030:	9300      	str	r3, [sp, #0]
 800b032:	6022      	str	r2, [r4, #0]
 800b034:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b038:	4628      	mov	r0, r5
 800b03a:	f7ff fecd 	bl	800add8 <__cvt>
 800b03e:	9b06      	ldr	r3, [sp, #24]
 800b040:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b042:	2b47      	cmp	r3, #71	; 0x47
 800b044:	4680      	mov	r8, r0
 800b046:	d108      	bne.n	800b05a <_printf_float+0x142>
 800b048:	1cc8      	adds	r0, r1, #3
 800b04a:	db02      	blt.n	800b052 <_printf_float+0x13a>
 800b04c:	6863      	ldr	r3, [r4, #4]
 800b04e:	4299      	cmp	r1, r3
 800b050:	dd41      	ble.n	800b0d6 <_printf_float+0x1be>
 800b052:	f1ab 0b02 	sub.w	fp, fp, #2
 800b056:	fa5f fb8b 	uxtb.w	fp, fp
 800b05a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b05e:	d820      	bhi.n	800b0a2 <_printf_float+0x18a>
 800b060:	3901      	subs	r1, #1
 800b062:	465a      	mov	r2, fp
 800b064:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b068:	9109      	str	r1, [sp, #36]	; 0x24
 800b06a:	f7ff ff17 	bl	800ae9c <__exponent>
 800b06e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b070:	1813      	adds	r3, r2, r0
 800b072:	2a01      	cmp	r2, #1
 800b074:	4681      	mov	r9, r0
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	dc02      	bgt.n	800b080 <_printf_float+0x168>
 800b07a:	6822      	ldr	r2, [r4, #0]
 800b07c:	07d2      	lsls	r2, r2, #31
 800b07e:	d501      	bpl.n	800b084 <_printf_float+0x16c>
 800b080:	3301      	adds	r3, #1
 800b082:	6123      	str	r3, [r4, #16]
 800b084:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d09c      	beq.n	800afc6 <_printf_float+0xae>
 800b08c:	232d      	movs	r3, #45	; 0x2d
 800b08e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b092:	e798      	b.n	800afc6 <_printf_float+0xae>
 800b094:	9a06      	ldr	r2, [sp, #24]
 800b096:	2a47      	cmp	r2, #71	; 0x47
 800b098:	d1be      	bne.n	800b018 <_printf_float+0x100>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1bc      	bne.n	800b018 <_printf_float+0x100>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	e7b9      	b.n	800b016 <_printf_float+0xfe>
 800b0a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b0a6:	d118      	bne.n	800b0da <_printf_float+0x1c2>
 800b0a8:	2900      	cmp	r1, #0
 800b0aa:	6863      	ldr	r3, [r4, #4]
 800b0ac:	dd0b      	ble.n	800b0c6 <_printf_float+0x1ae>
 800b0ae:	6121      	str	r1, [r4, #16]
 800b0b0:	b913      	cbnz	r3, 800b0b8 <_printf_float+0x1a0>
 800b0b2:	6822      	ldr	r2, [r4, #0]
 800b0b4:	07d0      	lsls	r0, r2, #31
 800b0b6:	d502      	bpl.n	800b0be <_printf_float+0x1a6>
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	440b      	add	r3, r1
 800b0bc:	6123      	str	r3, [r4, #16]
 800b0be:	65a1      	str	r1, [r4, #88]	; 0x58
 800b0c0:	f04f 0900 	mov.w	r9, #0
 800b0c4:	e7de      	b.n	800b084 <_printf_float+0x16c>
 800b0c6:	b913      	cbnz	r3, 800b0ce <_printf_float+0x1b6>
 800b0c8:	6822      	ldr	r2, [r4, #0]
 800b0ca:	07d2      	lsls	r2, r2, #31
 800b0cc:	d501      	bpl.n	800b0d2 <_printf_float+0x1ba>
 800b0ce:	3302      	adds	r3, #2
 800b0d0:	e7f4      	b.n	800b0bc <_printf_float+0x1a4>
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e7f2      	b.n	800b0bc <_printf_float+0x1a4>
 800b0d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b0da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0dc:	4299      	cmp	r1, r3
 800b0de:	db05      	blt.n	800b0ec <_printf_float+0x1d4>
 800b0e0:	6823      	ldr	r3, [r4, #0]
 800b0e2:	6121      	str	r1, [r4, #16]
 800b0e4:	07d8      	lsls	r0, r3, #31
 800b0e6:	d5ea      	bpl.n	800b0be <_printf_float+0x1a6>
 800b0e8:	1c4b      	adds	r3, r1, #1
 800b0ea:	e7e7      	b.n	800b0bc <_printf_float+0x1a4>
 800b0ec:	2900      	cmp	r1, #0
 800b0ee:	bfd4      	ite	le
 800b0f0:	f1c1 0202 	rsble	r2, r1, #2
 800b0f4:	2201      	movgt	r2, #1
 800b0f6:	4413      	add	r3, r2
 800b0f8:	e7e0      	b.n	800b0bc <_printf_float+0x1a4>
 800b0fa:	6823      	ldr	r3, [r4, #0]
 800b0fc:	055a      	lsls	r2, r3, #21
 800b0fe:	d407      	bmi.n	800b110 <_printf_float+0x1f8>
 800b100:	6923      	ldr	r3, [r4, #16]
 800b102:	4642      	mov	r2, r8
 800b104:	4631      	mov	r1, r6
 800b106:	4628      	mov	r0, r5
 800b108:	47b8      	blx	r7
 800b10a:	3001      	adds	r0, #1
 800b10c:	d12c      	bne.n	800b168 <_printf_float+0x250>
 800b10e:	e764      	b.n	800afda <_printf_float+0xc2>
 800b110:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b114:	f240 80e0 	bls.w	800b2d8 <_printf_float+0x3c0>
 800b118:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b11c:	2200      	movs	r2, #0
 800b11e:	2300      	movs	r3, #0
 800b120:	f7f5 fcf2 	bl	8000b08 <__aeabi_dcmpeq>
 800b124:	2800      	cmp	r0, #0
 800b126:	d034      	beq.n	800b192 <_printf_float+0x27a>
 800b128:	4a37      	ldr	r2, [pc, #220]	; (800b208 <_printf_float+0x2f0>)
 800b12a:	2301      	movs	r3, #1
 800b12c:	4631      	mov	r1, r6
 800b12e:	4628      	mov	r0, r5
 800b130:	47b8      	blx	r7
 800b132:	3001      	adds	r0, #1
 800b134:	f43f af51 	beq.w	800afda <_printf_float+0xc2>
 800b138:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b13c:	429a      	cmp	r2, r3
 800b13e:	db02      	blt.n	800b146 <_printf_float+0x22e>
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	07d8      	lsls	r0, r3, #31
 800b144:	d510      	bpl.n	800b168 <_printf_float+0x250>
 800b146:	ee18 3a10 	vmov	r3, s16
 800b14a:	4652      	mov	r2, sl
 800b14c:	4631      	mov	r1, r6
 800b14e:	4628      	mov	r0, r5
 800b150:	47b8      	blx	r7
 800b152:	3001      	adds	r0, #1
 800b154:	f43f af41 	beq.w	800afda <_printf_float+0xc2>
 800b158:	f04f 0800 	mov.w	r8, #0
 800b15c:	f104 091a 	add.w	r9, r4, #26
 800b160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b162:	3b01      	subs	r3, #1
 800b164:	4543      	cmp	r3, r8
 800b166:	dc09      	bgt.n	800b17c <_printf_float+0x264>
 800b168:	6823      	ldr	r3, [r4, #0]
 800b16a:	079b      	lsls	r3, r3, #30
 800b16c:	f100 8105 	bmi.w	800b37a <_printf_float+0x462>
 800b170:	68e0      	ldr	r0, [r4, #12]
 800b172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b174:	4298      	cmp	r0, r3
 800b176:	bfb8      	it	lt
 800b178:	4618      	movlt	r0, r3
 800b17a:	e730      	b.n	800afde <_printf_float+0xc6>
 800b17c:	2301      	movs	r3, #1
 800b17e:	464a      	mov	r2, r9
 800b180:	4631      	mov	r1, r6
 800b182:	4628      	mov	r0, r5
 800b184:	47b8      	blx	r7
 800b186:	3001      	adds	r0, #1
 800b188:	f43f af27 	beq.w	800afda <_printf_float+0xc2>
 800b18c:	f108 0801 	add.w	r8, r8, #1
 800b190:	e7e6      	b.n	800b160 <_printf_float+0x248>
 800b192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b194:	2b00      	cmp	r3, #0
 800b196:	dc39      	bgt.n	800b20c <_printf_float+0x2f4>
 800b198:	4a1b      	ldr	r2, [pc, #108]	; (800b208 <_printf_float+0x2f0>)
 800b19a:	2301      	movs	r3, #1
 800b19c:	4631      	mov	r1, r6
 800b19e:	4628      	mov	r0, r5
 800b1a0:	47b8      	blx	r7
 800b1a2:	3001      	adds	r0, #1
 800b1a4:	f43f af19 	beq.w	800afda <_printf_float+0xc2>
 800b1a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	d102      	bne.n	800b1b6 <_printf_float+0x29e>
 800b1b0:	6823      	ldr	r3, [r4, #0]
 800b1b2:	07d9      	lsls	r1, r3, #31
 800b1b4:	d5d8      	bpl.n	800b168 <_printf_float+0x250>
 800b1b6:	ee18 3a10 	vmov	r3, s16
 800b1ba:	4652      	mov	r2, sl
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4628      	mov	r0, r5
 800b1c0:	47b8      	blx	r7
 800b1c2:	3001      	adds	r0, #1
 800b1c4:	f43f af09 	beq.w	800afda <_printf_float+0xc2>
 800b1c8:	f04f 0900 	mov.w	r9, #0
 800b1cc:	f104 0a1a 	add.w	sl, r4, #26
 800b1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d2:	425b      	negs	r3, r3
 800b1d4:	454b      	cmp	r3, r9
 800b1d6:	dc01      	bgt.n	800b1dc <_printf_float+0x2c4>
 800b1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1da:	e792      	b.n	800b102 <_printf_float+0x1ea>
 800b1dc:	2301      	movs	r3, #1
 800b1de:	4652      	mov	r2, sl
 800b1e0:	4631      	mov	r1, r6
 800b1e2:	4628      	mov	r0, r5
 800b1e4:	47b8      	blx	r7
 800b1e6:	3001      	adds	r0, #1
 800b1e8:	f43f aef7 	beq.w	800afda <_printf_float+0xc2>
 800b1ec:	f109 0901 	add.w	r9, r9, #1
 800b1f0:	e7ee      	b.n	800b1d0 <_printf_float+0x2b8>
 800b1f2:	bf00      	nop
 800b1f4:	7fefffff 	.word	0x7fefffff
 800b1f8:	0800e740 	.word	0x0800e740
 800b1fc:	0800e744 	.word	0x0800e744
 800b200:	0800e74c 	.word	0x0800e74c
 800b204:	0800e748 	.word	0x0800e748
 800b208:	0800e750 	.word	0x0800e750
 800b20c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b20e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b210:	429a      	cmp	r2, r3
 800b212:	bfa8      	it	ge
 800b214:	461a      	movge	r2, r3
 800b216:	2a00      	cmp	r2, #0
 800b218:	4691      	mov	r9, r2
 800b21a:	dc37      	bgt.n	800b28c <_printf_float+0x374>
 800b21c:	f04f 0b00 	mov.w	fp, #0
 800b220:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b224:	f104 021a 	add.w	r2, r4, #26
 800b228:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b22a:	9305      	str	r3, [sp, #20]
 800b22c:	eba3 0309 	sub.w	r3, r3, r9
 800b230:	455b      	cmp	r3, fp
 800b232:	dc33      	bgt.n	800b29c <_printf_float+0x384>
 800b234:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b238:	429a      	cmp	r2, r3
 800b23a:	db3b      	blt.n	800b2b4 <_printf_float+0x39c>
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	07da      	lsls	r2, r3, #31
 800b240:	d438      	bmi.n	800b2b4 <_printf_float+0x39c>
 800b242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b244:	9a05      	ldr	r2, [sp, #20]
 800b246:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b248:	1a9a      	subs	r2, r3, r2
 800b24a:	eba3 0901 	sub.w	r9, r3, r1
 800b24e:	4591      	cmp	r9, r2
 800b250:	bfa8      	it	ge
 800b252:	4691      	movge	r9, r2
 800b254:	f1b9 0f00 	cmp.w	r9, #0
 800b258:	dc35      	bgt.n	800b2c6 <_printf_float+0x3ae>
 800b25a:	f04f 0800 	mov.w	r8, #0
 800b25e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b262:	f104 0a1a 	add.w	sl, r4, #26
 800b266:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b26a:	1a9b      	subs	r3, r3, r2
 800b26c:	eba3 0309 	sub.w	r3, r3, r9
 800b270:	4543      	cmp	r3, r8
 800b272:	f77f af79 	ble.w	800b168 <_printf_float+0x250>
 800b276:	2301      	movs	r3, #1
 800b278:	4652      	mov	r2, sl
 800b27a:	4631      	mov	r1, r6
 800b27c:	4628      	mov	r0, r5
 800b27e:	47b8      	blx	r7
 800b280:	3001      	adds	r0, #1
 800b282:	f43f aeaa 	beq.w	800afda <_printf_float+0xc2>
 800b286:	f108 0801 	add.w	r8, r8, #1
 800b28a:	e7ec      	b.n	800b266 <_printf_float+0x34e>
 800b28c:	4613      	mov	r3, r2
 800b28e:	4631      	mov	r1, r6
 800b290:	4642      	mov	r2, r8
 800b292:	4628      	mov	r0, r5
 800b294:	47b8      	blx	r7
 800b296:	3001      	adds	r0, #1
 800b298:	d1c0      	bne.n	800b21c <_printf_float+0x304>
 800b29a:	e69e      	b.n	800afda <_printf_float+0xc2>
 800b29c:	2301      	movs	r3, #1
 800b29e:	4631      	mov	r1, r6
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	9205      	str	r2, [sp, #20]
 800b2a4:	47b8      	blx	r7
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	f43f ae97 	beq.w	800afda <_printf_float+0xc2>
 800b2ac:	9a05      	ldr	r2, [sp, #20]
 800b2ae:	f10b 0b01 	add.w	fp, fp, #1
 800b2b2:	e7b9      	b.n	800b228 <_printf_float+0x310>
 800b2b4:	ee18 3a10 	vmov	r3, s16
 800b2b8:	4652      	mov	r2, sl
 800b2ba:	4631      	mov	r1, r6
 800b2bc:	4628      	mov	r0, r5
 800b2be:	47b8      	blx	r7
 800b2c0:	3001      	adds	r0, #1
 800b2c2:	d1be      	bne.n	800b242 <_printf_float+0x32a>
 800b2c4:	e689      	b.n	800afda <_printf_float+0xc2>
 800b2c6:	9a05      	ldr	r2, [sp, #20]
 800b2c8:	464b      	mov	r3, r9
 800b2ca:	4442      	add	r2, r8
 800b2cc:	4631      	mov	r1, r6
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	47b8      	blx	r7
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	d1c1      	bne.n	800b25a <_printf_float+0x342>
 800b2d6:	e680      	b.n	800afda <_printf_float+0xc2>
 800b2d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2da:	2a01      	cmp	r2, #1
 800b2dc:	dc01      	bgt.n	800b2e2 <_printf_float+0x3ca>
 800b2de:	07db      	lsls	r3, r3, #31
 800b2e0:	d538      	bpl.n	800b354 <_printf_float+0x43c>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	4642      	mov	r2, r8
 800b2e6:	4631      	mov	r1, r6
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	47b8      	blx	r7
 800b2ec:	3001      	adds	r0, #1
 800b2ee:	f43f ae74 	beq.w	800afda <_printf_float+0xc2>
 800b2f2:	ee18 3a10 	vmov	r3, s16
 800b2f6:	4652      	mov	r2, sl
 800b2f8:	4631      	mov	r1, r6
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	47b8      	blx	r7
 800b2fe:	3001      	adds	r0, #1
 800b300:	f43f ae6b 	beq.w	800afda <_printf_float+0xc2>
 800b304:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b308:	2200      	movs	r2, #0
 800b30a:	2300      	movs	r3, #0
 800b30c:	f7f5 fbfc 	bl	8000b08 <__aeabi_dcmpeq>
 800b310:	b9d8      	cbnz	r0, 800b34a <_printf_float+0x432>
 800b312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b314:	f108 0201 	add.w	r2, r8, #1
 800b318:	3b01      	subs	r3, #1
 800b31a:	4631      	mov	r1, r6
 800b31c:	4628      	mov	r0, r5
 800b31e:	47b8      	blx	r7
 800b320:	3001      	adds	r0, #1
 800b322:	d10e      	bne.n	800b342 <_printf_float+0x42a>
 800b324:	e659      	b.n	800afda <_printf_float+0xc2>
 800b326:	2301      	movs	r3, #1
 800b328:	4652      	mov	r2, sl
 800b32a:	4631      	mov	r1, r6
 800b32c:	4628      	mov	r0, r5
 800b32e:	47b8      	blx	r7
 800b330:	3001      	adds	r0, #1
 800b332:	f43f ae52 	beq.w	800afda <_printf_float+0xc2>
 800b336:	f108 0801 	add.w	r8, r8, #1
 800b33a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b33c:	3b01      	subs	r3, #1
 800b33e:	4543      	cmp	r3, r8
 800b340:	dcf1      	bgt.n	800b326 <_printf_float+0x40e>
 800b342:	464b      	mov	r3, r9
 800b344:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b348:	e6dc      	b.n	800b104 <_printf_float+0x1ec>
 800b34a:	f04f 0800 	mov.w	r8, #0
 800b34e:	f104 0a1a 	add.w	sl, r4, #26
 800b352:	e7f2      	b.n	800b33a <_printf_float+0x422>
 800b354:	2301      	movs	r3, #1
 800b356:	4642      	mov	r2, r8
 800b358:	e7df      	b.n	800b31a <_printf_float+0x402>
 800b35a:	2301      	movs	r3, #1
 800b35c:	464a      	mov	r2, r9
 800b35e:	4631      	mov	r1, r6
 800b360:	4628      	mov	r0, r5
 800b362:	47b8      	blx	r7
 800b364:	3001      	adds	r0, #1
 800b366:	f43f ae38 	beq.w	800afda <_printf_float+0xc2>
 800b36a:	f108 0801 	add.w	r8, r8, #1
 800b36e:	68e3      	ldr	r3, [r4, #12]
 800b370:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b372:	1a5b      	subs	r3, r3, r1
 800b374:	4543      	cmp	r3, r8
 800b376:	dcf0      	bgt.n	800b35a <_printf_float+0x442>
 800b378:	e6fa      	b.n	800b170 <_printf_float+0x258>
 800b37a:	f04f 0800 	mov.w	r8, #0
 800b37e:	f104 0919 	add.w	r9, r4, #25
 800b382:	e7f4      	b.n	800b36e <_printf_float+0x456>

0800b384 <_printf_common>:
 800b384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b388:	4616      	mov	r6, r2
 800b38a:	4699      	mov	r9, r3
 800b38c:	688a      	ldr	r2, [r1, #8]
 800b38e:	690b      	ldr	r3, [r1, #16]
 800b390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b394:	4293      	cmp	r3, r2
 800b396:	bfb8      	it	lt
 800b398:	4613      	movlt	r3, r2
 800b39a:	6033      	str	r3, [r6, #0]
 800b39c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b3a0:	4607      	mov	r7, r0
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	b10a      	cbz	r2, 800b3aa <_printf_common+0x26>
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	6033      	str	r3, [r6, #0]
 800b3aa:	6823      	ldr	r3, [r4, #0]
 800b3ac:	0699      	lsls	r1, r3, #26
 800b3ae:	bf42      	ittt	mi
 800b3b0:	6833      	ldrmi	r3, [r6, #0]
 800b3b2:	3302      	addmi	r3, #2
 800b3b4:	6033      	strmi	r3, [r6, #0]
 800b3b6:	6825      	ldr	r5, [r4, #0]
 800b3b8:	f015 0506 	ands.w	r5, r5, #6
 800b3bc:	d106      	bne.n	800b3cc <_printf_common+0x48>
 800b3be:	f104 0a19 	add.w	sl, r4, #25
 800b3c2:	68e3      	ldr	r3, [r4, #12]
 800b3c4:	6832      	ldr	r2, [r6, #0]
 800b3c6:	1a9b      	subs	r3, r3, r2
 800b3c8:	42ab      	cmp	r3, r5
 800b3ca:	dc26      	bgt.n	800b41a <_printf_common+0x96>
 800b3cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3d0:	1e13      	subs	r3, r2, #0
 800b3d2:	6822      	ldr	r2, [r4, #0]
 800b3d4:	bf18      	it	ne
 800b3d6:	2301      	movne	r3, #1
 800b3d8:	0692      	lsls	r2, r2, #26
 800b3da:	d42b      	bmi.n	800b434 <_printf_common+0xb0>
 800b3dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3e0:	4649      	mov	r1, r9
 800b3e2:	4638      	mov	r0, r7
 800b3e4:	47c0      	blx	r8
 800b3e6:	3001      	adds	r0, #1
 800b3e8:	d01e      	beq.n	800b428 <_printf_common+0xa4>
 800b3ea:	6823      	ldr	r3, [r4, #0]
 800b3ec:	68e5      	ldr	r5, [r4, #12]
 800b3ee:	6832      	ldr	r2, [r6, #0]
 800b3f0:	f003 0306 	and.w	r3, r3, #6
 800b3f4:	2b04      	cmp	r3, #4
 800b3f6:	bf08      	it	eq
 800b3f8:	1aad      	subeq	r5, r5, r2
 800b3fa:	68a3      	ldr	r3, [r4, #8]
 800b3fc:	6922      	ldr	r2, [r4, #16]
 800b3fe:	bf0c      	ite	eq
 800b400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b404:	2500      	movne	r5, #0
 800b406:	4293      	cmp	r3, r2
 800b408:	bfc4      	itt	gt
 800b40a:	1a9b      	subgt	r3, r3, r2
 800b40c:	18ed      	addgt	r5, r5, r3
 800b40e:	2600      	movs	r6, #0
 800b410:	341a      	adds	r4, #26
 800b412:	42b5      	cmp	r5, r6
 800b414:	d11a      	bne.n	800b44c <_printf_common+0xc8>
 800b416:	2000      	movs	r0, #0
 800b418:	e008      	b.n	800b42c <_printf_common+0xa8>
 800b41a:	2301      	movs	r3, #1
 800b41c:	4652      	mov	r2, sl
 800b41e:	4649      	mov	r1, r9
 800b420:	4638      	mov	r0, r7
 800b422:	47c0      	blx	r8
 800b424:	3001      	adds	r0, #1
 800b426:	d103      	bne.n	800b430 <_printf_common+0xac>
 800b428:	f04f 30ff 	mov.w	r0, #4294967295
 800b42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b430:	3501      	adds	r5, #1
 800b432:	e7c6      	b.n	800b3c2 <_printf_common+0x3e>
 800b434:	18e1      	adds	r1, r4, r3
 800b436:	1c5a      	adds	r2, r3, #1
 800b438:	2030      	movs	r0, #48	; 0x30
 800b43a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b43e:	4422      	add	r2, r4
 800b440:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b448:	3302      	adds	r3, #2
 800b44a:	e7c7      	b.n	800b3dc <_printf_common+0x58>
 800b44c:	2301      	movs	r3, #1
 800b44e:	4622      	mov	r2, r4
 800b450:	4649      	mov	r1, r9
 800b452:	4638      	mov	r0, r7
 800b454:	47c0      	blx	r8
 800b456:	3001      	adds	r0, #1
 800b458:	d0e6      	beq.n	800b428 <_printf_common+0xa4>
 800b45a:	3601      	adds	r6, #1
 800b45c:	e7d9      	b.n	800b412 <_printf_common+0x8e>
	...

0800b460 <_printf_i>:
 800b460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b464:	7e0f      	ldrb	r7, [r1, #24]
 800b466:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b468:	2f78      	cmp	r7, #120	; 0x78
 800b46a:	4691      	mov	r9, r2
 800b46c:	4680      	mov	r8, r0
 800b46e:	460c      	mov	r4, r1
 800b470:	469a      	mov	sl, r3
 800b472:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b476:	d807      	bhi.n	800b488 <_printf_i+0x28>
 800b478:	2f62      	cmp	r7, #98	; 0x62
 800b47a:	d80a      	bhi.n	800b492 <_printf_i+0x32>
 800b47c:	2f00      	cmp	r7, #0
 800b47e:	f000 80d8 	beq.w	800b632 <_printf_i+0x1d2>
 800b482:	2f58      	cmp	r7, #88	; 0x58
 800b484:	f000 80a3 	beq.w	800b5ce <_printf_i+0x16e>
 800b488:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b48c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b490:	e03a      	b.n	800b508 <_printf_i+0xa8>
 800b492:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b496:	2b15      	cmp	r3, #21
 800b498:	d8f6      	bhi.n	800b488 <_printf_i+0x28>
 800b49a:	a101      	add	r1, pc, #4	; (adr r1, 800b4a0 <_printf_i+0x40>)
 800b49c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4a0:	0800b4f9 	.word	0x0800b4f9
 800b4a4:	0800b50d 	.word	0x0800b50d
 800b4a8:	0800b489 	.word	0x0800b489
 800b4ac:	0800b489 	.word	0x0800b489
 800b4b0:	0800b489 	.word	0x0800b489
 800b4b4:	0800b489 	.word	0x0800b489
 800b4b8:	0800b50d 	.word	0x0800b50d
 800b4bc:	0800b489 	.word	0x0800b489
 800b4c0:	0800b489 	.word	0x0800b489
 800b4c4:	0800b489 	.word	0x0800b489
 800b4c8:	0800b489 	.word	0x0800b489
 800b4cc:	0800b619 	.word	0x0800b619
 800b4d0:	0800b53d 	.word	0x0800b53d
 800b4d4:	0800b5fb 	.word	0x0800b5fb
 800b4d8:	0800b489 	.word	0x0800b489
 800b4dc:	0800b489 	.word	0x0800b489
 800b4e0:	0800b63b 	.word	0x0800b63b
 800b4e4:	0800b489 	.word	0x0800b489
 800b4e8:	0800b53d 	.word	0x0800b53d
 800b4ec:	0800b489 	.word	0x0800b489
 800b4f0:	0800b489 	.word	0x0800b489
 800b4f4:	0800b603 	.word	0x0800b603
 800b4f8:	682b      	ldr	r3, [r5, #0]
 800b4fa:	1d1a      	adds	r2, r3, #4
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	602a      	str	r2, [r5, #0]
 800b500:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b504:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b508:	2301      	movs	r3, #1
 800b50a:	e0a3      	b.n	800b654 <_printf_i+0x1f4>
 800b50c:	6820      	ldr	r0, [r4, #0]
 800b50e:	6829      	ldr	r1, [r5, #0]
 800b510:	0606      	lsls	r6, r0, #24
 800b512:	f101 0304 	add.w	r3, r1, #4
 800b516:	d50a      	bpl.n	800b52e <_printf_i+0xce>
 800b518:	680e      	ldr	r6, [r1, #0]
 800b51a:	602b      	str	r3, [r5, #0]
 800b51c:	2e00      	cmp	r6, #0
 800b51e:	da03      	bge.n	800b528 <_printf_i+0xc8>
 800b520:	232d      	movs	r3, #45	; 0x2d
 800b522:	4276      	negs	r6, r6
 800b524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b528:	485e      	ldr	r0, [pc, #376]	; (800b6a4 <_printf_i+0x244>)
 800b52a:	230a      	movs	r3, #10
 800b52c:	e019      	b.n	800b562 <_printf_i+0x102>
 800b52e:	680e      	ldr	r6, [r1, #0]
 800b530:	602b      	str	r3, [r5, #0]
 800b532:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b536:	bf18      	it	ne
 800b538:	b236      	sxthne	r6, r6
 800b53a:	e7ef      	b.n	800b51c <_printf_i+0xbc>
 800b53c:	682b      	ldr	r3, [r5, #0]
 800b53e:	6820      	ldr	r0, [r4, #0]
 800b540:	1d19      	adds	r1, r3, #4
 800b542:	6029      	str	r1, [r5, #0]
 800b544:	0601      	lsls	r1, r0, #24
 800b546:	d501      	bpl.n	800b54c <_printf_i+0xec>
 800b548:	681e      	ldr	r6, [r3, #0]
 800b54a:	e002      	b.n	800b552 <_printf_i+0xf2>
 800b54c:	0646      	lsls	r6, r0, #25
 800b54e:	d5fb      	bpl.n	800b548 <_printf_i+0xe8>
 800b550:	881e      	ldrh	r6, [r3, #0]
 800b552:	4854      	ldr	r0, [pc, #336]	; (800b6a4 <_printf_i+0x244>)
 800b554:	2f6f      	cmp	r7, #111	; 0x6f
 800b556:	bf0c      	ite	eq
 800b558:	2308      	moveq	r3, #8
 800b55a:	230a      	movne	r3, #10
 800b55c:	2100      	movs	r1, #0
 800b55e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b562:	6865      	ldr	r5, [r4, #4]
 800b564:	60a5      	str	r5, [r4, #8]
 800b566:	2d00      	cmp	r5, #0
 800b568:	bfa2      	ittt	ge
 800b56a:	6821      	ldrge	r1, [r4, #0]
 800b56c:	f021 0104 	bicge.w	r1, r1, #4
 800b570:	6021      	strge	r1, [r4, #0]
 800b572:	b90e      	cbnz	r6, 800b578 <_printf_i+0x118>
 800b574:	2d00      	cmp	r5, #0
 800b576:	d04d      	beq.n	800b614 <_printf_i+0x1b4>
 800b578:	4615      	mov	r5, r2
 800b57a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b57e:	fb03 6711 	mls	r7, r3, r1, r6
 800b582:	5dc7      	ldrb	r7, [r0, r7]
 800b584:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b588:	4637      	mov	r7, r6
 800b58a:	42bb      	cmp	r3, r7
 800b58c:	460e      	mov	r6, r1
 800b58e:	d9f4      	bls.n	800b57a <_printf_i+0x11a>
 800b590:	2b08      	cmp	r3, #8
 800b592:	d10b      	bne.n	800b5ac <_printf_i+0x14c>
 800b594:	6823      	ldr	r3, [r4, #0]
 800b596:	07de      	lsls	r6, r3, #31
 800b598:	d508      	bpl.n	800b5ac <_printf_i+0x14c>
 800b59a:	6923      	ldr	r3, [r4, #16]
 800b59c:	6861      	ldr	r1, [r4, #4]
 800b59e:	4299      	cmp	r1, r3
 800b5a0:	bfde      	ittt	le
 800b5a2:	2330      	movle	r3, #48	; 0x30
 800b5a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5ac:	1b52      	subs	r2, r2, r5
 800b5ae:	6122      	str	r2, [r4, #16]
 800b5b0:	f8cd a000 	str.w	sl, [sp]
 800b5b4:	464b      	mov	r3, r9
 800b5b6:	aa03      	add	r2, sp, #12
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4640      	mov	r0, r8
 800b5bc:	f7ff fee2 	bl	800b384 <_printf_common>
 800b5c0:	3001      	adds	r0, #1
 800b5c2:	d14c      	bne.n	800b65e <_printf_i+0x1fe>
 800b5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c8:	b004      	add	sp, #16
 800b5ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ce:	4835      	ldr	r0, [pc, #212]	; (800b6a4 <_printf_i+0x244>)
 800b5d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b5d4:	6829      	ldr	r1, [r5, #0]
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b5dc:	6029      	str	r1, [r5, #0]
 800b5de:	061d      	lsls	r5, r3, #24
 800b5e0:	d514      	bpl.n	800b60c <_printf_i+0x1ac>
 800b5e2:	07df      	lsls	r7, r3, #31
 800b5e4:	bf44      	itt	mi
 800b5e6:	f043 0320 	orrmi.w	r3, r3, #32
 800b5ea:	6023      	strmi	r3, [r4, #0]
 800b5ec:	b91e      	cbnz	r6, 800b5f6 <_printf_i+0x196>
 800b5ee:	6823      	ldr	r3, [r4, #0]
 800b5f0:	f023 0320 	bic.w	r3, r3, #32
 800b5f4:	6023      	str	r3, [r4, #0]
 800b5f6:	2310      	movs	r3, #16
 800b5f8:	e7b0      	b.n	800b55c <_printf_i+0xfc>
 800b5fa:	6823      	ldr	r3, [r4, #0]
 800b5fc:	f043 0320 	orr.w	r3, r3, #32
 800b600:	6023      	str	r3, [r4, #0]
 800b602:	2378      	movs	r3, #120	; 0x78
 800b604:	4828      	ldr	r0, [pc, #160]	; (800b6a8 <_printf_i+0x248>)
 800b606:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b60a:	e7e3      	b.n	800b5d4 <_printf_i+0x174>
 800b60c:	0659      	lsls	r1, r3, #25
 800b60e:	bf48      	it	mi
 800b610:	b2b6      	uxthmi	r6, r6
 800b612:	e7e6      	b.n	800b5e2 <_printf_i+0x182>
 800b614:	4615      	mov	r5, r2
 800b616:	e7bb      	b.n	800b590 <_printf_i+0x130>
 800b618:	682b      	ldr	r3, [r5, #0]
 800b61a:	6826      	ldr	r6, [r4, #0]
 800b61c:	6961      	ldr	r1, [r4, #20]
 800b61e:	1d18      	adds	r0, r3, #4
 800b620:	6028      	str	r0, [r5, #0]
 800b622:	0635      	lsls	r5, r6, #24
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	d501      	bpl.n	800b62c <_printf_i+0x1cc>
 800b628:	6019      	str	r1, [r3, #0]
 800b62a:	e002      	b.n	800b632 <_printf_i+0x1d2>
 800b62c:	0670      	lsls	r0, r6, #25
 800b62e:	d5fb      	bpl.n	800b628 <_printf_i+0x1c8>
 800b630:	8019      	strh	r1, [r3, #0]
 800b632:	2300      	movs	r3, #0
 800b634:	6123      	str	r3, [r4, #16]
 800b636:	4615      	mov	r5, r2
 800b638:	e7ba      	b.n	800b5b0 <_printf_i+0x150>
 800b63a:	682b      	ldr	r3, [r5, #0]
 800b63c:	1d1a      	adds	r2, r3, #4
 800b63e:	602a      	str	r2, [r5, #0]
 800b640:	681d      	ldr	r5, [r3, #0]
 800b642:	6862      	ldr	r2, [r4, #4]
 800b644:	2100      	movs	r1, #0
 800b646:	4628      	mov	r0, r5
 800b648:	f7f4 fdea 	bl	8000220 <memchr>
 800b64c:	b108      	cbz	r0, 800b652 <_printf_i+0x1f2>
 800b64e:	1b40      	subs	r0, r0, r5
 800b650:	6060      	str	r0, [r4, #4]
 800b652:	6863      	ldr	r3, [r4, #4]
 800b654:	6123      	str	r3, [r4, #16]
 800b656:	2300      	movs	r3, #0
 800b658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b65c:	e7a8      	b.n	800b5b0 <_printf_i+0x150>
 800b65e:	6923      	ldr	r3, [r4, #16]
 800b660:	462a      	mov	r2, r5
 800b662:	4649      	mov	r1, r9
 800b664:	4640      	mov	r0, r8
 800b666:	47d0      	blx	sl
 800b668:	3001      	adds	r0, #1
 800b66a:	d0ab      	beq.n	800b5c4 <_printf_i+0x164>
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	079b      	lsls	r3, r3, #30
 800b670:	d413      	bmi.n	800b69a <_printf_i+0x23a>
 800b672:	68e0      	ldr	r0, [r4, #12]
 800b674:	9b03      	ldr	r3, [sp, #12]
 800b676:	4298      	cmp	r0, r3
 800b678:	bfb8      	it	lt
 800b67a:	4618      	movlt	r0, r3
 800b67c:	e7a4      	b.n	800b5c8 <_printf_i+0x168>
 800b67e:	2301      	movs	r3, #1
 800b680:	4632      	mov	r2, r6
 800b682:	4649      	mov	r1, r9
 800b684:	4640      	mov	r0, r8
 800b686:	47d0      	blx	sl
 800b688:	3001      	adds	r0, #1
 800b68a:	d09b      	beq.n	800b5c4 <_printf_i+0x164>
 800b68c:	3501      	adds	r5, #1
 800b68e:	68e3      	ldr	r3, [r4, #12]
 800b690:	9903      	ldr	r1, [sp, #12]
 800b692:	1a5b      	subs	r3, r3, r1
 800b694:	42ab      	cmp	r3, r5
 800b696:	dcf2      	bgt.n	800b67e <_printf_i+0x21e>
 800b698:	e7eb      	b.n	800b672 <_printf_i+0x212>
 800b69a:	2500      	movs	r5, #0
 800b69c:	f104 0619 	add.w	r6, r4, #25
 800b6a0:	e7f5      	b.n	800b68e <_printf_i+0x22e>
 800b6a2:	bf00      	nop
 800b6a4:	0800e752 	.word	0x0800e752
 800b6a8:	0800e763 	.word	0x0800e763

0800b6ac <iprintf>:
 800b6ac:	b40f      	push	{r0, r1, r2, r3}
 800b6ae:	4b0a      	ldr	r3, [pc, #40]	; (800b6d8 <iprintf+0x2c>)
 800b6b0:	b513      	push	{r0, r1, r4, lr}
 800b6b2:	681c      	ldr	r4, [r3, #0]
 800b6b4:	b124      	cbz	r4, 800b6c0 <iprintf+0x14>
 800b6b6:	69a3      	ldr	r3, [r4, #24]
 800b6b8:	b913      	cbnz	r3, 800b6c0 <iprintf+0x14>
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f001 f90c 	bl	800c8d8 <__sinit>
 800b6c0:	ab05      	add	r3, sp, #20
 800b6c2:	9a04      	ldr	r2, [sp, #16]
 800b6c4:	68a1      	ldr	r1, [r4, #8]
 800b6c6:	9301      	str	r3, [sp, #4]
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	f002 f825 	bl	800d718 <_vfiprintf_r>
 800b6ce:	b002      	add	sp, #8
 800b6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6d4:	b004      	add	sp, #16
 800b6d6:	4770      	bx	lr
 800b6d8:	2000000c 	.word	0x2000000c

0800b6dc <_puts_r>:
 800b6dc:	b570      	push	{r4, r5, r6, lr}
 800b6de:	460e      	mov	r6, r1
 800b6e0:	4605      	mov	r5, r0
 800b6e2:	b118      	cbz	r0, 800b6ec <_puts_r+0x10>
 800b6e4:	6983      	ldr	r3, [r0, #24]
 800b6e6:	b90b      	cbnz	r3, 800b6ec <_puts_r+0x10>
 800b6e8:	f001 f8f6 	bl	800c8d8 <__sinit>
 800b6ec:	69ab      	ldr	r3, [r5, #24]
 800b6ee:	68ac      	ldr	r4, [r5, #8]
 800b6f0:	b913      	cbnz	r3, 800b6f8 <_puts_r+0x1c>
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	f001 f8f0 	bl	800c8d8 <__sinit>
 800b6f8:	4b2c      	ldr	r3, [pc, #176]	; (800b7ac <_puts_r+0xd0>)
 800b6fa:	429c      	cmp	r4, r3
 800b6fc:	d120      	bne.n	800b740 <_puts_r+0x64>
 800b6fe:	686c      	ldr	r4, [r5, #4]
 800b700:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b702:	07db      	lsls	r3, r3, #31
 800b704:	d405      	bmi.n	800b712 <_puts_r+0x36>
 800b706:	89a3      	ldrh	r3, [r4, #12]
 800b708:	0598      	lsls	r0, r3, #22
 800b70a:	d402      	bmi.n	800b712 <_puts_r+0x36>
 800b70c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b70e:	f001 f986 	bl	800ca1e <__retarget_lock_acquire_recursive>
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	0719      	lsls	r1, r3, #28
 800b716:	d51d      	bpl.n	800b754 <_puts_r+0x78>
 800b718:	6923      	ldr	r3, [r4, #16]
 800b71a:	b1db      	cbz	r3, 800b754 <_puts_r+0x78>
 800b71c:	3e01      	subs	r6, #1
 800b71e:	68a3      	ldr	r3, [r4, #8]
 800b720:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b724:	3b01      	subs	r3, #1
 800b726:	60a3      	str	r3, [r4, #8]
 800b728:	bb39      	cbnz	r1, 800b77a <_puts_r+0x9e>
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	da38      	bge.n	800b7a0 <_puts_r+0xc4>
 800b72e:	4622      	mov	r2, r4
 800b730:	210a      	movs	r1, #10
 800b732:	4628      	mov	r0, r5
 800b734:	f000 f87c 	bl	800b830 <__swbuf_r>
 800b738:	3001      	adds	r0, #1
 800b73a:	d011      	beq.n	800b760 <_puts_r+0x84>
 800b73c:	250a      	movs	r5, #10
 800b73e:	e011      	b.n	800b764 <_puts_r+0x88>
 800b740:	4b1b      	ldr	r3, [pc, #108]	; (800b7b0 <_puts_r+0xd4>)
 800b742:	429c      	cmp	r4, r3
 800b744:	d101      	bne.n	800b74a <_puts_r+0x6e>
 800b746:	68ac      	ldr	r4, [r5, #8]
 800b748:	e7da      	b.n	800b700 <_puts_r+0x24>
 800b74a:	4b1a      	ldr	r3, [pc, #104]	; (800b7b4 <_puts_r+0xd8>)
 800b74c:	429c      	cmp	r4, r3
 800b74e:	bf08      	it	eq
 800b750:	68ec      	ldreq	r4, [r5, #12]
 800b752:	e7d5      	b.n	800b700 <_puts_r+0x24>
 800b754:	4621      	mov	r1, r4
 800b756:	4628      	mov	r0, r5
 800b758:	f000 f8bc 	bl	800b8d4 <__swsetup_r>
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d0dd      	beq.n	800b71c <_puts_r+0x40>
 800b760:	f04f 35ff 	mov.w	r5, #4294967295
 800b764:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b766:	07da      	lsls	r2, r3, #31
 800b768:	d405      	bmi.n	800b776 <_puts_r+0x9a>
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	059b      	lsls	r3, r3, #22
 800b76e:	d402      	bmi.n	800b776 <_puts_r+0x9a>
 800b770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b772:	f001 f955 	bl	800ca20 <__retarget_lock_release_recursive>
 800b776:	4628      	mov	r0, r5
 800b778:	bd70      	pop	{r4, r5, r6, pc}
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	da04      	bge.n	800b788 <_puts_r+0xac>
 800b77e:	69a2      	ldr	r2, [r4, #24]
 800b780:	429a      	cmp	r2, r3
 800b782:	dc06      	bgt.n	800b792 <_puts_r+0xb6>
 800b784:	290a      	cmp	r1, #10
 800b786:	d004      	beq.n	800b792 <_puts_r+0xb6>
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	1c5a      	adds	r2, r3, #1
 800b78c:	6022      	str	r2, [r4, #0]
 800b78e:	7019      	strb	r1, [r3, #0]
 800b790:	e7c5      	b.n	800b71e <_puts_r+0x42>
 800b792:	4622      	mov	r2, r4
 800b794:	4628      	mov	r0, r5
 800b796:	f000 f84b 	bl	800b830 <__swbuf_r>
 800b79a:	3001      	adds	r0, #1
 800b79c:	d1bf      	bne.n	800b71e <_puts_r+0x42>
 800b79e:	e7df      	b.n	800b760 <_puts_r+0x84>
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	250a      	movs	r5, #10
 800b7a4:	1c5a      	adds	r2, r3, #1
 800b7a6:	6022      	str	r2, [r4, #0]
 800b7a8:	701d      	strb	r5, [r3, #0]
 800b7aa:	e7db      	b.n	800b764 <_puts_r+0x88>
 800b7ac:	0800e824 	.word	0x0800e824
 800b7b0:	0800e844 	.word	0x0800e844
 800b7b4:	0800e804 	.word	0x0800e804

0800b7b8 <puts>:
 800b7b8:	4b02      	ldr	r3, [pc, #8]	; (800b7c4 <puts+0xc>)
 800b7ba:	4601      	mov	r1, r0
 800b7bc:	6818      	ldr	r0, [r3, #0]
 800b7be:	f7ff bf8d 	b.w	800b6dc <_puts_r>
 800b7c2:	bf00      	nop
 800b7c4:	2000000c 	.word	0x2000000c

0800b7c8 <sniprintf>:
 800b7c8:	b40c      	push	{r2, r3}
 800b7ca:	b530      	push	{r4, r5, lr}
 800b7cc:	4b17      	ldr	r3, [pc, #92]	; (800b82c <sniprintf+0x64>)
 800b7ce:	1e0c      	subs	r4, r1, #0
 800b7d0:	681d      	ldr	r5, [r3, #0]
 800b7d2:	b09d      	sub	sp, #116	; 0x74
 800b7d4:	da08      	bge.n	800b7e8 <sniprintf+0x20>
 800b7d6:	238b      	movs	r3, #139	; 0x8b
 800b7d8:	602b      	str	r3, [r5, #0]
 800b7da:	f04f 30ff 	mov.w	r0, #4294967295
 800b7de:	b01d      	add	sp, #116	; 0x74
 800b7e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7e4:	b002      	add	sp, #8
 800b7e6:	4770      	bx	lr
 800b7e8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b7ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b7f0:	bf14      	ite	ne
 800b7f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b7f6:	4623      	moveq	r3, r4
 800b7f8:	9304      	str	r3, [sp, #16]
 800b7fa:	9307      	str	r3, [sp, #28]
 800b7fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b800:	9002      	str	r0, [sp, #8]
 800b802:	9006      	str	r0, [sp, #24]
 800b804:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b808:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b80a:	ab21      	add	r3, sp, #132	; 0x84
 800b80c:	a902      	add	r1, sp, #8
 800b80e:	4628      	mov	r0, r5
 800b810:	9301      	str	r3, [sp, #4]
 800b812:	f001 fe57 	bl	800d4c4 <_svfiprintf_r>
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	bfbc      	itt	lt
 800b81a:	238b      	movlt	r3, #139	; 0x8b
 800b81c:	602b      	strlt	r3, [r5, #0]
 800b81e:	2c00      	cmp	r4, #0
 800b820:	d0dd      	beq.n	800b7de <sniprintf+0x16>
 800b822:	9b02      	ldr	r3, [sp, #8]
 800b824:	2200      	movs	r2, #0
 800b826:	701a      	strb	r2, [r3, #0]
 800b828:	e7d9      	b.n	800b7de <sniprintf+0x16>
 800b82a:	bf00      	nop
 800b82c:	2000000c 	.word	0x2000000c

0800b830 <__swbuf_r>:
 800b830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b832:	460e      	mov	r6, r1
 800b834:	4614      	mov	r4, r2
 800b836:	4605      	mov	r5, r0
 800b838:	b118      	cbz	r0, 800b842 <__swbuf_r+0x12>
 800b83a:	6983      	ldr	r3, [r0, #24]
 800b83c:	b90b      	cbnz	r3, 800b842 <__swbuf_r+0x12>
 800b83e:	f001 f84b 	bl	800c8d8 <__sinit>
 800b842:	4b21      	ldr	r3, [pc, #132]	; (800b8c8 <__swbuf_r+0x98>)
 800b844:	429c      	cmp	r4, r3
 800b846:	d12b      	bne.n	800b8a0 <__swbuf_r+0x70>
 800b848:	686c      	ldr	r4, [r5, #4]
 800b84a:	69a3      	ldr	r3, [r4, #24]
 800b84c:	60a3      	str	r3, [r4, #8]
 800b84e:	89a3      	ldrh	r3, [r4, #12]
 800b850:	071a      	lsls	r2, r3, #28
 800b852:	d52f      	bpl.n	800b8b4 <__swbuf_r+0x84>
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	b36b      	cbz	r3, 800b8b4 <__swbuf_r+0x84>
 800b858:	6923      	ldr	r3, [r4, #16]
 800b85a:	6820      	ldr	r0, [r4, #0]
 800b85c:	1ac0      	subs	r0, r0, r3
 800b85e:	6963      	ldr	r3, [r4, #20]
 800b860:	b2f6      	uxtb	r6, r6
 800b862:	4283      	cmp	r3, r0
 800b864:	4637      	mov	r7, r6
 800b866:	dc04      	bgt.n	800b872 <__swbuf_r+0x42>
 800b868:	4621      	mov	r1, r4
 800b86a:	4628      	mov	r0, r5
 800b86c:	f000 ffa0 	bl	800c7b0 <_fflush_r>
 800b870:	bb30      	cbnz	r0, 800b8c0 <__swbuf_r+0x90>
 800b872:	68a3      	ldr	r3, [r4, #8]
 800b874:	3b01      	subs	r3, #1
 800b876:	60a3      	str	r3, [r4, #8]
 800b878:	6823      	ldr	r3, [r4, #0]
 800b87a:	1c5a      	adds	r2, r3, #1
 800b87c:	6022      	str	r2, [r4, #0]
 800b87e:	701e      	strb	r6, [r3, #0]
 800b880:	6963      	ldr	r3, [r4, #20]
 800b882:	3001      	adds	r0, #1
 800b884:	4283      	cmp	r3, r0
 800b886:	d004      	beq.n	800b892 <__swbuf_r+0x62>
 800b888:	89a3      	ldrh	r3, [r4, #12]
 800b88a:	07db      	lsls	r3, r3, #31
 800b88c:	d506      	bpl.n	800b89c <__swbuf_r+0x6c>
 800b88e:	2e0a      	cmp	r6, #10
 800b890:	d104      	bne.n	800b89c <__swbuf_r+0x6c>
 800b892:	4621      	mov	r1, r4
 800b894:	4628      	mov	r0, r5
 800b896:	f000 ff8b 	bl	800c7b0 <_fflush_r>
 800b89a:	b988      	cbnz	r0, 800b8c0 <__swbuf_r+0x90>
 800b89c:	4638      	mov	r0, r7
 800b89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8a0:	4b0a      	ldr	r3, [pc, #40]	; (800b8cc <__swbuf_r+0x9c>)
 800b8a2:	429c      	cmp	r4, r3
 800b8a4:	d101      	bne.n	800b8aa <__swbuf_r+0x7a>
 800b8a6:	68ac      	ldr	r4, [r5, #8]
 800b8a8:	e7cf      	b.n	800b84a <__swbuf_r+0x1a>
 800b8aa:	4b09      	ldr	r3, [pc, #36]	; (800b8d0 <__swbuf_r+0xa0>)
 800b8ac:	429c      	cmp	r4, r3
 800b8ae:	bf08      	it	eq
 800b8b0:	68ec      	ldreq	r4, [r5, #12]
 800b8b2:	e7ca      	b.n	800b84a <__swbuf_r+0x1a>
 800b8b4:	4621      	mov	r1, r4
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f000 f80c 	bl	800b8d4 <__swsetup_r>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	d0cb      	beq.n	800b858 <__swbuf_r+0x28>
 800b8c0:	f04f 37ff 	mov.w	r7, #4294967295
 800b8c4:	e7ea      	b.n	800b89c <__swbuf_r+0x6c>
 800b8c6:	bf00      	nop
 800b8c8:	0800e824 	.word	0x0800e824
 800b8cc:	0800e844 	.word	0x0800e844
 800b8d0:	0800e804 	.word	0x0800e804

0800b8d4 <__swsetup_r>:
 800b8d4:	4b32      	ldr	r3, [pc, #200]	; (800b9a0 <__swsetup_r+0xcc>)
 800b8d6:	b570      	push	{r4, r5, r6, lr}
 800b8d8:	681d      	ldr	r5, [r3, #0]
 800b8da:	4606      	mov	r6, r0
 800b8dc:	460c      	mov	r4, r1
 800b8de:	b125      	cbz	r5, 800b8ea <__swsetup_r+0x16>
 800b8e0:	69ab      	ldr	r3, [r5, #24]
 800b8e2:	b913      	cbnz	r3, 800b8ea <__swsetup_r+0x16>
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	f000 fff7 	bl	800c8d8 <__sinit>
 800b8ea:	4b2e      	ldr	r3, [pc, #184]	; (800b9a4 <__swsetup_r+0xd0>)
 800b8ec:	429c      	cmp	r4, r3
 800b8ee:	d10f      	bne.n	800b910 <__swsetup_r+0x3c>
 800b8f0:	686c      	ldr	r4, [r5, #4]
 800b8f2:	89a3      	ldrh	r3, [r4, #12]
 800b8f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8f8:	0719      	lsls	r1, r3, #28
 800b8fa:	d42c      	bmi.n	800b956 <__swsetup_r+0x82>
 800b8fc:	06dd      	lsls	r5, r3, #27
 800b8fe:	d411      	bmi.n	800b924 <__swsetup_r+0x50>
 800b900:	2309      	movs	r3, #9
 800b902:	6033      	str	r3, [r6, #0]
 800b904:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b908:	81a3      	strh	r3, [r4, #12]
 800b90a:	f04f 30ff 	mov.w	r0, #4294967295
 800b90e:	e03e      	b.n	800b98e <__swsetup_r+0xba>
 800b910:	4b25      	ldr	r3, [pc, #148]	; (800b9a8 <__swsetup_r+0xd4>)
 800b912:	429c      	cmp	r4, r3
 800b914:	d101      	bne.n	800b91a <__swsetup_r+0x46>
 800b916:	68ac      	ldr	r4, [r5, #8]
 800b918:	e7eb      	b.n	800b8f2 <__swsetup_r+0x1e>
 800b91a:	4b24      	ldr	r3, [pc, #144]	; (800b9ac <__swsetup_r+0xd8>)
 800b91c:	429c      	cmp	r4, r3
 800b91e:	bf08      	it	eq
 800b920:	68ec      	ldreq	r4, [r5, #12]
 800b922:	e7e6      	b.n	800b8f2 <__swsetup_r+0x1e>
 800b924:	0758      	lsls	r0, r3, #29
 800b926:	d512      	bpl.n	800b94e <__swsetup_r+0x7a>
 800b928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b92a:	b141      	cbz	r1, 800b93e <__swsetup_r+0x6a>
 800b92c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b930:	4299      	cmp	r1, r3
 800b932:	d002      	beq.n	800b93a <__swsetup_r+0x66>
 800b934:	4630      	mov	r0, r6
 800b936:	f001 fc89 	bl	800d24c <_free_r>
 800b93a:	2300      	movs	r3, #0
 800b93c:	6363      	str	r3, [r4, #52]	; 0x34
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b944:	81a3      	strh	r3, [r4, #12]
 800b946:	2300      	movs	r3, #0
 800b948:	6063      	str	r3, [r4, #4]
 800b94a:	6923      	ldr	r3, [r4, #16]
 800b94c:	6023      	str	r3, [r4, #0]
 800b94e:	89a3      	ldrh	r3, [r4, #12]
 800b950:	f043 0308 	orr.w	r3, r3, #8
 800b954:	81a3      	strh	r3, [r4, #12]
 800b956:	6923      	ldr	r3, [r4, #16]
 800b958:	b94b      	cbnz	r3, 800b96e <__swsetup_r+0x9a>
 800b95a:	89a3      	ldrh	r3, [r4, #12]
 800b95c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b964:	d003      	beq.n	800b96e <__swsetup_r+0x9a>
 800b966:	4621      	mov	r1, r4
 800b968:	4630      	mov	r0, r6
 800b96a:	f001 f87f 	bl	800ca6c <__smakebuf_r>
 800b96e:	89a0      	ldrh	r0, [r4, #12]
 800b970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b974:	f010 0301 	ands.w	r3, r0, #1
 800b978:	d00a      	beq.n	800b990 <__swsetup_r+0xbc>
 800b97a:	2300      	movs	r3, #0
 800b97c:	60a3      	str	r3, [r4, #8]
 800b97e:	6963      	ldr	r3, [r4, #20]
 800b980:	425b      	negs	r3, r3
 800b982:	61a3      	str	r3, [r4, #24]
 800b984:	6923      	ldr	r3, [r4, #16]
 800b986:	b943      	cbnz	r3, 800b99a <__swsetup_r+0xc6>
 800b988:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b98c:	d1ba      	bne.n	800b904 <__swsetup_r+0x30>
 800b98e:	bd70      	pop	{r4, r5, r6, pc}
 800b990:	0781      	lsls	r1, r0, #30
 800b992:	bf58      	it	pl
 800b994:	6963      	ldrpl	r3, [r4, #20]
 800b996:	60a3      	str	r3, [r4, #8]
 800b998:	e7f4      	b.n	800b984 <__swsetup_r+0xb0>
 800b99a:	2000      	movs	r0, #0
 800b99c:	e7f7      	b.n	800b98e <__swsetup_r+0xba>
 800b99e:	bf00      	nop
 800b9a0:	2000000c 	.word	0x2000000c
 800b9a4:	0800e824 	.word	0x0800e824
 800b9a8:	0800e844 	.word	0x0800e844
 800b9ac:	0800e804 	.word	0x0800e804

0800b9b0 <quorem>:
 800b9b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b4:	6903      	ldr	r3, [r0, #16]
 800b9b6:	690c      	ldr	r4, [r1, #16]
 800b9b8:	42a3      	cmp	r3, r4
 800b9ba:	4607      	mov	r7, r0
 800b9bc:	f2c0 8081 	blt.w	800bac2 <quorem+0x112>
 800b9c0:	3c01      	subs	r4, #1
 800b9c2:	f101 0814 	add.w	r8, r1, #20
 800b9c6:	f100 0514 	add.w	r5, r0, #20
 800b9ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9ce:	9301      	str	r3, [sp, #4]
 800b9d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b9d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9d8:	3301      	adds	r3, #1
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b9e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b9e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b9e8:	d331      	bcc.n	800ba4e <quorem+0x9e>
 800b9ea:	f04f 0e00 	mov.w	lr, #0
 800b9ee:	4640      	mov	r0, r8
 800b9f0:	46ac      	mov	ip, r5
 800b9f2:	46f2      	mov	sl, lr
 800b9f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800b9f8:	b293      	uxth	r3, r2
 800b9fa:	fb06 e303 	mla	r3, r6, r3, lr
 800b9fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ba02:	b29b      	uxth	r3, r3
 800ba04:	ebaa 0303 	sub.w	r3, sl, r3
 800ba08:	f8dc a000 	ldr.w	sl, [ip]
 800ba0c:	0c12      	lsrs	r2, r2, #16
 800ba0e:	fa13 f38a 	uxtah	r3, r3, sl
 800ba12:	fb06 e202 	mla	r2, r6, r2, lr
 800ba16:	9300      	str	r3, [sp, #0]
 800ba18:	9b00      	ldr	r3, [sp, #0]
 800ba1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ba1e:	b292      	uxth	r2, r2
 800ba20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ba24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba28:	f8bd 3000 	ldrh.w	r3, [sp]
 800ba2c:	4581      	cmp	r9, r0
 800ba2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba32:	f84c 3b04 	str.w	r3, [ip], #4
 800ba36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ba3a:	d2db      	bcs.n	800b9f4 <quorem+0x44>
 800ba3c:	f855 300b 	ldr.w	r3, [r5, fp]
 800ba40:	b92b      	cbnz	r3, 800ba4e <quorem+0x9e>
 800ba42:	9b01      	ldr	r3, [sp, #4]
 800ba44:	3b04      	subs	r3, #4
 800ba46:	429d      	cmp	r5, r3
 800ba48:	461a      	mov	r2, r3
 800ba4a:	d32e      	bcc.n	800baaa <quorem+0xfa>
 800ba4c:	613c      	str	r4, [r7, #16]
 800ba4e:	4638      	mov	r0, r7
 800ba50:	f001 fae4 	bl	800d01c <__mcmp>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	db24      	blt.n	800baa2 <quorem+0xf2>
 800ba58:	3601      	adds	r6, #1
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	f04f 0c00 	mov.w	ip, #0
 800ba60:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba64:	f8d0 e000 	ldr.w	lr, [r0]
 800ba68:	b293      	uxth	r3, r2
 800ba6a:	ebac 0303 	sub.w	r3, ip, r3
 800ba6e:	0c12      	lsrs	r2, r2, #16
 800ba70:	fa13 f38e 	uxtah	r3, r3, lr
 800ba74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ba78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba82:	45c1      	cmp	r9, r8
 800ba84:	f840 3b04 	str.w	r3, [r0], #4
 800ba88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ba8c:	d2e8      	bcs.n	800ba60 <quorem+0xb0>
 800ba8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba96:	b922      	cbnz	r2, 800baa2 <quorem+0xf2>
 800ba98:	3b04      	subs	r3, #4
 800ba9a:	429d      	cmp	r5, r3
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	d30a      	bcc.n	800bab6 <quorem+0x106>
 800baa0:	613c      	str	r4, [r7, #16]
 800baa2:	4630      	mov	r0, r6
 800baa4:	b003      	add	sp, #12
 800baa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baaa:	6812      	ldr	r2, [r2, #0]
 800baac:	3b04      	subs	r3, #4
 800baae:	2a00      	cmp	r2, #0
 800bab0:	d1cc      	bne.n	800ba4c <quorem+0x9c>
 800bab2:	3c01      	subs	r4, #1
 800bab4:	e7c7      	b.n	800ba46 <quorem+0x96>
 800bab6:	6812      	ldr	r2, [r2, #0]
 800bab8:	3b04      	subs	r3, #4
 800baba:	2a00      	cmp	r2, #0
 800babc:	d1f0      	bne.n	800baa0 <quorem+0xf0>
 800babe:	3c01      	subs	r4, #1
 800bac0:	e7eb      	b.n	800ba9a <quorem+0xea>
 800bac2:	2000      	movs	r0, #0
 800bac4:	e7ee      	b.n	800baa4 <quorem+0xf4>
	...

0800bac8 <_dtoa_r>:
 800bac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bacc:	ed2d 8b04 	vpush	{d8-d9}
 800bad0:	ec57 6b10 	vmov	r6, r7, d0
 800bad4:	b093      	sub	sp, #76	; 0x4c
 800bad6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bad8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800badc:	9106      	str	r1, [sp, #24]
 800bade:	ee10 aa10 	vmov	sl, s0
 800bae2:	4604      	mov	r4, r0
 800bae4:	9209      	str	r2, [sp, #36]	; 0x24
 800bae6:	930c      	str	r3, [sp, #48]	; 0x30
 800bae8:	46bb      	mov	fp, r7
 800baea:	b975      	cbnz	r5, 800bb0a <_dtoa_r+0x42>
 800baec:	2010      	movs	r0, #16
 800baee:	f000 fffd 	bl	800caec <malloc>
 800baf2:	4602      	mov	r2, r0
 800baf4:	6260      	str	r0, [r4, #36]	; 0x24
 800baf6:	b920      	cbnz	r0, 800bb02 <_dtoa_r+0x3a>
 800baf8:	4ba7      	ldr	r3, [pc, #668]	; (800bd98 <_dtoa_r+0x2d0>)
 800bafa:	21ea      	movs	r1, #234	; 0xea
 800bafc:	48a7      	ldr	r0, [pc, #668]	; (800bd9c <_dtoa_r+0x2d4>)
 800bafe:	f001 ffa1 	bl	800da44 <__assert_func>
 800bb02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bb06:	6005      	str	r5, [r0, #0]
 800bb08:	60c5      	str	r5, [r0, #12]
 800bb0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb0c:	6819      	ldr	r1, [r3, #0]
 800bb0e:	b151      	cbz	r1, 800bb26 <_dtoa_r+0x5e>
 800bb10:	685a      	ldr	r2, [r3, #4]
 800bb12:	604a      	str	r2, [r1, #4]
 800bb14:	2301      	movs	r3, #1
 800bb16:	4093      	lsls	r3, r2
 800bb18:	608b      	str	r3, [r1, #8]
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f001 f83c 	bl	800cb98 <_Bfree>
 800bb20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb22:	2200      	movs	r2, #0
 800bb24:	601a      	str	r2, [r3, #0]
 800bb26:	1e3b      	subs	r3, r7, #0
 800bb28:	bfaa      	itet	ge
 800bb2a:	2300      	movge	r3, #0
 800bb2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bb30:	f8c8 3000 	strge.w	r3, [r8]
 800bb34:	4b9a      	ldr	r3, [pc, #616]	; (800bda0 <_dtoa_r+0x2d8>)
 800bb36:	bfbc      	itt	lt
 800bb38:	2201      	movlt	r2, #1
 800bb3a:	f8c8 2000 	strlt.w	r2, [r8]
 800bb3e:	ea33 030b 	bics.w	r3, r3, fp
 800bb42:	d11b      	bne.n	800bb7c <_dtoa_r+0xb4>
 800bb44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb46:	f242 730f 	movw	r3, #9999	; 0x270f
 800bb4a:	6013      	str	r3, [r2, #0]
 800bb4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb50:	4333      	orrs	r3, r6
 800bb52:	f000 8592 	beq.w	800c67a <_dtoa_r+0xbb2>
 800bb56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb58:	b963      	cbnz	r3, 800bb74 <_dtoa_r+0xac>
 800bb5a:	4b92      	ldr	r3, [pc, #584]	; (800bda4 <_dtoa_r+0x2dc>)
 800bb5c:	e022      	b.n	800bba4 <_dtoa_r+0xdc>
 800bb5e:	4b92      	ldr	r3, [pc, #584]	; (800bda8 <_dtoa_r+0x2e0>)
 800bb60:	9301      	str	r3, [sp, #4]
 800bb62:	3308      	adds	r3, #8
 800bb64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb66:	6013      	str	r3, [r2, #0]
 800bb68:	9801      	ldr	r0, [sp, #4]
 800bb6a:	b013      	add	sp, #76	; 0x4c
 800bb6c:	ecbd 8b04 	vpop	{d8-d9}
 800bb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb74:	4b8b      	ldr	r3, [pc, #556]	; (800bda4 <_dtoa_r+0x2dc>)
 800bb76:	9301      	str	r3, [sp, #4]
 800bb78:	3303      	adds	r3, #3
 800bb7a:	e7f3      	b.n	800bb64 <_dtoa_r+0x9c>
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	2300      	movs	r3, #0
 800bb80:	4650      	mov	r0, sl
 800bb82:	4659      	mov	r1, fp
 800bb84:	f7f4 ffc0 	bl	8000b08 <__aeabi_dcmpeq>
 800bb88:	ec4b ab19 	vmov	d9, sl, fp
 800bb8c:	4680      	mov	r8, r0
 800bb8e:	b158      	cbz	r0, 800bba8 <_dtoa_r+0xe0>
 800bb90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb92:	2301      	movs	r3, #1
 800bb94:	6013      	str	r3, [r2, #0]
 800bb96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	f000 856b 	beq.w	800c674 <_dtoa_r+0xbac>
 800bb9e:	4883      	ldr	r0, [pc, #524]	; (800bdac <_dtoa_r+0x2e4>)
 800bba0:	6018      	str	r0, [r3, #0]
 800bba2:	1e43      	subs	r3, r0, #1
 800bba4:	9301      	str	r3, [sp, #4]
 800bba6:	e7df      	b.n	800bb68 <_dtoa_r+0xa0>
 800bba8:	ec4b ab10 	vmov	d0, sl, fp
 800bbac:	aa10      	add	r2, sp, #64	; 0x40
 800bbae:	a911      	add	r1, sp, #68	; 0x44
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f001 fad9 	bl	800d168 <__d2b>
 800bbb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bbba:	ee08 0a10 	vmov	s16, r0
 800bbbe:	2d00      	cmp	r5, #0
 800bbc0:	f000 8084 	beq.w	800bccc <_dtoa_r+0x204>
 800bbc4:	ee19 3a90 	vmov	r3, s19
 800bbc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbcc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bbd0:	4656      	mov	r6, sl
 800bbd2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bbd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bbda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bbde:	4b74      	ldr	r3, [pc, #464]	; (800bdb0 <_dtoa_r+0x2e8>)
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	4630      	mov	r0, r6
 800bbe4:	4639      	mov	r1, r7
 800bbe6:	f7f4 fb6f 	bl	80002c8 <__aeabi_dsub>
 800bbea:	a365      	add	r3, pc, #404	; (adr r3, 800bd80 <_dtoa_r+0x2b8>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	f7f4 fd22 	bl	8000638 <__aeabi_dmul>
 800bbf4:	a364      	add	r3, pc, #400	; (adr r3, 800bd88 <_dtoa_r+0x2c0>)
 800bbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfa:	f7f4 fb67 	bl	80002cc <__adddf3>
 800bbfe:	4606      	mov	r6, r0
 800bc00:	4628      	mov	r0, r5
 800bc02:	460f      	mov	r7, r1
 800bc04:	f7f4 fcae 	bl	8000564 <__aeabi_i2d>
 800bc08:	a361      	add	r3, pc, #388	; (adr r3, 800bd90 <_dtoa_r+0x2c8>)
 800bc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0e:	f7f4 fd13 	bl	8000638 <__aeabi_dmul>
 800bc12:	4602      	mov	r2, r0
 800bc14:	460b      	mov	r3, r1
 800bc16:	4630      	mov	r0, r6
 800bc18:	4639      	mov	r1, r7
 800bc1a:	f7f4 fb57 	bl	80002cc <__adddf3>
 800bc1e:	4606      	mov	r6, r0
 800bc20:	460f      	mov	r7, r1
 800bc22:	f7f4 ffb9 	bl	8000b98 <__aeabi_d2iz>
 800bc26:	2200      	movs	r2, #0
 800bc28:	9000      	str	r0, [sp, #0]
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	4639      	mov	r1, r7
 800bc30:	f7f4 ff74 	bl	8000b1c <__aeabi_dcmplt>
 800bc34:	b150      	cbz	r0, 800bc4c <_dtoa_r+0x184>
 800bc36:	9800      	ldr	r0, [sp, #0]
 800bc38:	f7f4 fc94 	bl	8000564 <__aeabi_i2d>
 800bc3c:	4632      	mov	r2, r6
 800bc3e:	463b      	mov	r3, r7
 800bc40:	f7f4 ff62 	bl	8000b08 <__aeabi_dcmpeq>
 800bc44:	b910      	cbnz	r0, 800bc4c <_dtoa_r+0x184>
 800bc46:	9b00      	ldr	r3, [sp, #0]
 800bc48:	3b01      	subs	r3, #1
 800bc4a:	9300      	str	r3, [sp, #0]
 800bc4c:	9b00      	ldr	r3, [sp, #0]
 800bc4e:	2b16      	cmp	r3, #22
 800bc50:	d85a      	bhi.n	800bd08 <_dtoa_r+0x240>
 800bc52:	9a00      	ldr	r2, [sp, #0]
 800bc54:	4b57      	ldr	r3, [pc, #348]	; (800bdb4 <_dtoa_r+0x2ec>)
 800bc56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	ec51 0b19 	vmov	r0, r1, d9
 800bc62:	f7f4 ff5b 	bl	8000b1c <__aeabi_dcmplt>
 800bc66:	2800      	cmp	r0, #0
 800bc68:	d050      	beq.n	800bd0c <_dtoa_r+0x244>
 800bc6a:	9b00      	ldr	r3, [sp, #0]
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	9300      	str	r3, [sp, #0]
 800bc70:	2300      	movs	r3, #0
 800bc72:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc76:	1b5d      	subs	r5, r3, r5
 800bc78:	1e6b      	subs	r3, r5, #1
 800bc7a:	9305      	str	r3, [sp, #20]
 800bc7c:	bf45      	ittet	mi
 800bc7e:	f1c5 0301 	rsbmi	r3, r5, #1
 800bc82:	9304      	strmi	r3, [sp, #16]
 800bc84:	2300      	movpl	r3, #0
 800bc86:	2300      	movmi	r3, #0
 800bc88:	bf4c      	ite	mi
 800bc8a:	9305      	strmi	r3, [sp, #20]
 800bc8c:	9304      	strpl	r3, [sp, #16]
 800bc8e:	9b00      	ldr	r3, [sp, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	db3d      	blt.n	800bd10 <_dtoa_r+0x248>
 800bc94:	9b05      	ldr	r3, [sp, #20]
 800bc96:	9a00      	ldr	r2, [sp, #0]
 800bc98:	920a      	str	r2, [sp, #40]	; 0x28
 800bc9a:	4413      	add	r3, r2
 800bc9c:	9305      	str	r3, [sp, #20]
 800bc9e:	2300      	movs	r3, #0
 800bca0:	9307      	str	r3, [sp, #28]
 800bca2:	9b06      	ldr	r3, [sp, #24]
 800bca4:	2b09      	cmp	r3, #9
 800bca6:	f200 8089 	bhi.w	800bdbc <_dtoa_r+0x2f4>
 800bcaa:	2b05      	cmp	r3, #5
 800bcac:	bfc4      	itt	gt
 800bcae:	3b04      	subgt	r3, #4
 800bcb0:	9306      	strgt	r3, [sp, #24]
 800bcb2:	9b06      	ldr	r3, [sp, #24]
 800bcb4:	f1a3 0302 	sub.w	r3, r3, #2
 800bcb8:	bfcc      	ite	gt
 800bcba:	2500      	movgt	r5, #0
 800bcbc:	2501      	movle	r5, #1
 800bcbe:	2b03      	cmp	r3, #3
 800bcc0:	f200 8087 	bhi.w	800bdd2 <_dtoa_r+0x30a>
 800bcc4:	e8df f003 	tbb	[pc, r3]
 800bcc8:	59383a2d 	.word	0x59383a2d
 800bccc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bcd0:	441d      	add	r5, r3
 800bcd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bcd6:	2b20      	cmp	r3, #32
 800bcd8:	bfc1      	itttt	gt
 800bcda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bcde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bce2:	fa0b f303 	lslgt.w	r3, fp, r3
 800bce6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bcea:	bfda      	itte	le
 800bcec:	f1c3 0320 	rsble	r3, r3, #32
 800bcf0:	fa06 f003 	lslle.w	r0, r6, r3
 800bcf4:	4318      	orrgt	r0, r3
 800bcf6:	f7f4 fc25 	bl	8000544 <__aeabi_ui2d>
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	4606      	mov	r6, r0
 800bcfe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bd02:	3d01      	subs	r5, #1
 800bd04:	930e      	str	r3, [sp, #56]	; 0x38
 800bd06:	e76a      	b.n	800bbde <_dtoa_r+0x116>
 800bd08:	2301      	movs	r3, #1
 800bd0a:	e7b2      	b.n	800bc72 <_dtoa_r+0x1aa>
 800bd0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800bd0e:	e7b1      	b.n	800bc74 <_dtoa_r+0x1ac>
 800bd10:	9b04      	ldr	r3, [sp, #16]
 800bd12:	9a00      	ldr	r2, [sp, #0]
 800bd14:	1a9b      	subs	r3, r3, r2
 800bd16:	9304      	str	r3, [sp, #16]
 800bd18:	4253      	negs	r3, r2
 800bd1a:	9307      	str	r3, [sp, #28]
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd20:	e7bf      	b.n	800bca2 <_dtoa_r+0x1da>
 800bd22:	2300      	movs	r3, #0
 800bd24:	9308      	str	r3, [sp, #32]
 800bd26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	dc55      	bgt.n	800bdd8 <_dtoa_r+0x310>
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd32:	461a      	mov	r2, r3
 800bd34:	9209      	str	r2, [sp, #36]	; 0x24
 800bd36:	e00c      	b.n	800bd52 <_dtoa_r+0x28a>
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e7f3      	b.n	800bd24 <_dtoa_r+0x25c>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd40:	9308      	str	r3, [sp, #32]
 800bd42:	9b00      	ldr	r3, [sp, #0]
 800bd44:	4413      	add	r3, r2
 800bd46:	9302      	str	r3, [sp, #8]
 800bd48:	3301      	adds	r3, #1
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	9303      	str	r3, [sp, #12]
 800bd4e:	bfb8      	it	lt
 800bd50:	2301      	movlt	r3, #1
 800bd52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bd54:	2200      	movs	r2, #0
 800bd56:	6042      	str	r2, [r0, #4]
 800bd58:	2204      	movs	r2, #4
 800bd5a:	f102 0614 	add.w	r6, r2, #20
 800bd5e:	429e      	cmp	r6, r3
 800bd60:	6841      	ldr	r1, [r0, #4]
 800bd62:	d93d      	bls.n	800bde0 <_dtoa_r+0x318>
 800bd64:	4620      	mov	r0, r4
 800bd66:	f000 fed7 	bl	800cb18 <_Balloc>
 800bd6a:	9001      	str	r0, [sp, #4]
 800bd6c:	2800      	cmp	r0, #0
 800bd6e:	d13b      	bne.n	800bde8 <_dtoa_r+0x320>
 800bd70:	4b11      	ldr	r3, [pc, #68]	; (800bdb8 <_dtoa_r+0x2f0>)
 800bd72:	4602      	mov	r2, r0
 800bd74:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bd78:	e6c0      	b.n	800bafc <_dtoa_r+0x34>
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	e7df      	b.n	800bd3e <_dtoa_r+0x276>
 800bd7e:	bf00      	nop
 800bd80:	636f4361 	.word	0x636f4361
 800bd84:	3fd287a7 	.word	0x3fd287a7
 800bd88:	8b60c8b3 	.word	0x8b60c8b3
 800bd8c:	3fc68a28 	.word	0x3fc68a28
 800bd90:	509f79fb 	.word	0x509f79fb
 800bd94:	3fd34413 	.word	0x3fd34413
 800bd98:	0800e781 	.word	0x0800e781
 800bd9c:	0800e798 	.word	0x0800e798
 800bda0:	7ff00000 	.word	0x7ff00000
 800bda4:	0800e77d 	.word	0x0800e77d
 800bda8:	0800e774 	.word	0x0800e774
 800bdac:	0800e751 	.word	0x0800e751
 800bdb0:	3ff80000 	.word	0x3ff80000
 800bdb4:	0800e8e8 	.word	0x0800e8e8
 800bdb8:	0800e7f3 	.word	0x0800e7f3
 800bdbc:	2501      	movs	r5, #1
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	9306      	str	r3, [sp, #24]
 800bdc2:	9508      	str	r5, [sp, #32]
 800bdc4:	f04f 33ff 	mov.w	r3, #4294967295
 800bdc8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bdcc:	2200      	movs	r2, #0
 800bdce:	2312      	movs	r3, #18
 800bdd0:	e7b0      	b.n	800bd34 <_dtoa_r+0x26c>
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	9308      	str	r3, [sp, #32]
 800bdd6:	e7f5      	b.n	800bdc4 <_dtoa_r+0x2fc>
 800bdd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdda:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bdde:	e7b8      	b.n	800bd52 <_dtoa_r+0x28a>
 800bde0:	3101      	adds	r1, #1
 800bde2:	6041      	str	r1, [r0, #4]
 800bde4:	0052      	lsls	r2, r2, #1
 800bde6:	e7b8      	b.n	800bd5a <_dtoa_r+0x292>
 800bde8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdea:	9a01      	ldr	r2, [sp, #4]
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	9b03      	ldr	r3, [sp, #12]
 800bdf0:	2b0e      	cmp	r3, #14
 800bdf2:	f200 809d 	bhi.w	800bf30 <_dtoa_r+0x468>
 800bdf6:	2d00      	cmp	r5, #0
 800bdf8:	f000 809a 	beq.w	800bf30 <_dtoa_r+0x468>
 800bdfc:	9b00      	ldr	r3, [sp, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	dd32      	ble.n	800be68 <_dtoa_r+0x3a0>
 800be02:	4ab7      	ldr	r2, [pc, #732]	; (800c0e0 <_dtoa_r+0x618>)
 800be04:	f003 030f 	and.w	r3, r3, #15
 800be08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800be0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be10:	9b00      	ldr	r3, [sp, #0]
 800be12:	05d8      	lsls	r0, r3, #23
 800be14:	ea4f 1723 	mov.w	r7, r3, asr #4
 800be18:	d516      	bpl.n	800be48 <_dtoa_r+0x380>
 800be1a:	4bb2      	ldr	r3, [pc, #712]	; (800c0e4 <_dtoa_r+0x61c>)
 800be1c:	ec51 0b19 	vmov	r0, r1, d9
 800be20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be24:	f7f4 fd32 	bl	800088c <__aeabi_ddiv>
 800be28:	f007 070f 	and.w	r7, r7, #15
 800be2c:	4682      	mov	sl, r0
 800be2e:	468b      	mov	fp, r1
 800be30:	2503      	movs	r5, #3
 800be32:	4eac      	ldr	r6, [pc, #688]	; (800c0e4 <_dtoa_r+0x61c>)
 800be34:	b957      	cbnz	r7, 800be4c <_dtoa_r+0x384>
 800be36:	4642      	mov	r2, r8
 800be38:	464b      	mov	r3, r9
 800be3a:	4650      	mov	r0, sl
 800be3c:	4659      	mov	r1, fp
 800be3e:	f7f4 fd25 	bl	800088c <__aeabi_ddiv>
 800be42:	4682      	mov	sl, r0
 800be44:	468b      	mov	fp, r1
 800be46:	e028      	b.n	800be9a <_dtoa_r+0x3d2>
 800be48:	2502      	movs	r5, #2
 800be4a:	e7f2      	b.n	800be32 <_dtoa_r+0x36a>
 800be4c:	07f9      	lsls	r1, r7, #31
 800be4e:	d508      	bpl.n	800be62 <_dtoa_r+0x39a>
 800be50:	4640      	mov	r0, r8
 800be52:	4649      	mov	r1, r9
 800be54:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be58:	f7f4 fbee 	bl	8000638 <__aeabi_dmul>
 800be5c:	3501      	adds	r5, #1
 800be5e:	4680      	mov	r8, r0
 800be60:	4689      	mov	r9, r1
 800be62:	107f      	asrs	r7, r7, #1
 800be64:	3608      	adds	r6, #8
 800be66:	e7e5      	b.n	800be34 <_dtoa_r+0x36c>
 800be68:	f000 809b 	beq.w	800bfa2 <_dtoa_r+0x4da>
 800be6c:	9b00      	ldr	r3, [sp, #0]
 800be6e:	4f9d      	ldr	r7, [pc, #628]	; (800c0e4 <_dtoa_r+0x61c>)
 800be70:	425e      	negs	r6, r3
 800be72:	4b9b      	ldr	r3, [pc, #620]	; (800c0e0 <_dtoa_r+0x618>)
 800be74:	f006 020f 	and.w	r2, r6, #15
 800be78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be80:	ec51 0b19 	vmov	r0, r1, d9
 800be84:	f7f4 fbd8 	bl	8000638 <__aeabi_dmul>
 800be88:	1136      	asrs	r6, r6, #4
 800be8a:	4682      	mov	sl, r0
 800be8c:	468b      	mov	fp, r1
 800be8e:	2300      	movs	r3, #0
 800be90:	2502      	movs	r5, #2
 800be92:	2e00      	cmp	r6, #0
 800be94:	d17a      	bne.n	800bf8c <_dtoa_r+0x4c4>
 800be96:	2b00      	cmp	r3, #0
 800be98:	d1d3      	bne.n	800be42 <_dtoa_r+0x37a>
 800be9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	f000 8082 	beq.w	800bfa6 <_dtoa_r+0x4de>
 800bea2:	4b91      	ldr	r3, [pc, #580]	; (800c0e8 <_dtoa_r+0x620>)
 800bea4:	2200      	movs	r2, #0
 800bea6:	4650      	mov	r0, sl
 800bea8:	4659      	mov	r1, fp
 800beaa:	f7f4 fe37 	bl	8000b1c <__aeabi_dcmplt>
 800beae:	2800      	cmp	r0, #0
 800beb0:	d079      	beq.n	800bfa6 <_dtoa_r+0x4de>
 800beb2:	9b03      	ldr	r3, [sp, #12]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d076      	beq.n	800bfa6 <_dtoa_r+0x4de>
 800beb8:	9b02      	ldr	r3, [sp, #8]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	dd36      	ble.n	800bf2c <_dtoa_r+0x464>
 800bebe:	9b00      	ldr	r3, [sp, #0]
 800bec0:	4650      	mov	r0, sl
 800bec2:	4659      	mov	r1, fp
 800bec4:	1e5f      	subs	r7, r3, #1
 800bec6:	2200      	movs	r2, #0
 800bec8:	4b88      	ldr	r3, [pc, #544]	; (800c0ec <_dtoa_r+0x624>)
 800beca:	f7f4 fbb5 	bl	8000638 <__aeabi_dmul>
 800bece:	9e02      	ldr	r6, [sp, #8]
 800bed0:	4682      	mov	sl, r0
 800bed2:	468b      	mov	fp, r1
 800bed4:	3501      	adds	r5, #1
 800bed6:	4628      	mov	r0, r5
 800bed8:	f7f4 fb44 	bl	8000564 <__aeabi_i2d>
 800bedc:	4652      	mov	r2, sl
 800bede:	465b      	mov	r3, fp
 800bee0:	f7f4 fbaa 	bl	8000638 <__aeabi_dmul>
 800bee4:	4b82      	ldr	r3, [pc, #520]	; (800c0f0 <_dtoa_r+0x628>)
 800bee6:	2200      	movs	r2, #0
 800bee8:	f7f4 f9f0 	bl	80002cc <__adddf3>
 800beec:	46d0      	mov	r8, sl
 800beee:	46d9      	mov	r9, fp
 800bef0:	4682      	mov	sl, r0
 800bef2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bef6:	2e00      	cmp	r6, #0
 800bef8:	d158      	bne.n	800bfac <_dtoa_r+0x4e4>
 800befa:	4b7e      	ldr	r3, [pc, #504]	; (800c0f4 <_dtoa_r+0x62c>)
 800befc:	2200      	movs	r2, #0
 800befe:	4640      	mov	r0, r8
 800bf00:	4649      	mov	r1, r9
 800bf02:	f7f4 f9e1 	bl	80002c8 <__aeabi_dsub>
 800bf06:	4652      	mov	r2, sl
 800bf08:	465b      	mov	r3, fp
 800bf0a:	4680      	mov	r8, r0
 800bf0c:	4689      	mov	r9, r1
 800bf0e:	f7f4 fe23 	bl	8000b58 <__aeabi_dcmpgt>
 800bf12:	2800      	cmp	r0, #0
 800bf14:	f040 8295 	bne.w	800c442 <_dtoa_r+0x97a>
 800bf18:	4652      	mov	r2, sl
 800bf1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bf1e:	4640      	mov	r0, r8
 800bf20:	4649      	mov	r1, r9
 800bf22:	f7f4 fdfb 	bl	8000b1c <__aeabi_dcmplt>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	f040 8289 	bne.w	800c43e <_dtoa_r+0x976>
 800bf2c:	ec5b ab19 	vmov	sl, fp, d9
 800bf30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f2c0 8148 	blt.w	800c1c8 <_dtoa_r+0x700>
 800bf38:	9a00      	ldr	r2, [sp, #0]
 800bf3a:	2a0e      	cmp	r2, #14
 800bf3c:	f300 8144 	bgt.w	800c1c8 <_dtoa_r+0x700>
 800bf40:	4b67      	ldr	r3, [pc, #412]	; (800c0e0 <_dtoa_r+0x618>)
 800bf42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf46:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	f280 80d5 	bge.w	800c0fc <_dtoa_r+0x634>
 800bf52:	9b03      	ldr	r3, [sp, #12]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	f300 80d1 	bgt.w	800c0fc <_dtoa_r+0x634>
 800bf5a:	f040 826f 	bne.w	800c43c <_dtoa_r+0x974>
 800bf5e:	4b65      	ldr	r3, [pc, #404]	; (800c0f4 <_dtoa_r+0x62c>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	4640      	mov	r0, r8
 800bf64:	4649      	mov	r1, r9
 800bf66:	f7f4 fb67 	bl	8000638 <__aeabi_dmul>
 800bf6a:	4652      	mov	r2, sl
 800bf6c:	465b      	mov	r3, fp
 800bf6e:	f7f4 fde9 	bl	8000b44 <__aeabi_dcmpge>
 800bf72:	9e03      	ldr	r6, [sp, #12]
 800bf74:	4637      	mov	r7, r6
 800bf76:	2800      	cmp	r0, #0
 800bf78:	f040 8245 	bne.w	800c406 <_dtoa_r+0x93e>
 800bf7c:	9d01      	ldr	r5, [sp, #4]
 800bf7e:	2331      	movs	r3, #49	; 0x31
 800bf80:	f805 3b01 	strb.w	r3, [r5], #1
 800bf84:	9b00      	ldr	r3, [sp, #0]
 800bf86:	3301      	adds	r3, #1
 800bf88:	9300      	str	r3, [sp, #0]
 800bf8a:	e240      	b.n	800c40e <_dtoa_r+0x946>
 800bf8c:	07f2      	lsls	r2, r6, #31
 800bf8e:	d505      	bpl.n	800bf9c <_dtoa_r+0x4d4>
 800bf90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf94:	f7f4 fb50 	bl	8000638 <__aeabi_dmul>
 800bf98:	3501      	adds	r5, #1
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	1076      	asrs	r6, r6, #1
 800bf9e:	3708      	adds	r7, #8
 800bfa0:	e777      	b.n	800be92 <_dtoa_r+0x3ca>
 800bfa2:	2502      	movs	r5, #2
 800bfa4:	e779      	b.n	800be9a <_dtoa_r+0x3d2>
 800bfa6:	9f00      	ldr	r7, [sp, #0]
 800bfa8:	9e03      	ldr	r6, [sp, #12]
 800bfaa:	e794      	b.n	800bed6 <_dtoa_r+0x40e>
 800bfac:	9901      	ldr	r1, [sp, #4]
 800bfae:	4b4c      	ldr	r3, [pc, #304]	; (800c0e0 <_dtoa_r+0x618>)
 800bfb0:	4431      	add	r1, r6
 800bfb2:	910d      	str	r1, [sp, #52]	; 0x34
 800bfb4:	9908      	ldr	r1, [sp, #32]
 800bfb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bfba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bfbe:	2900      	cmp	r1, #0
 800bfc0:	d043      	beq.n	800c04a <_dtoa_r+0x582>
 800bfc2:	494d      	ldr	r1, [pc, #308]	; (800c0f8 <_dtoa_r+0x630>)
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	f7f4 fc61 	bl	800088c <__aeabi_ddiv>
 800bfca:	4652      	mov	r2, sl
 800bfcc:	465b      	mov	r3, fp
 800bfce:	f7f4 f97b 	bl	80002c8 <__aeabi_dsub>
 800bfd2:	9d01      	ldr	r5, [sp, #4]
 800bfd4:	4682      	mov	sl, r0
 800bfd6:	468b      	mov	fp, r1
 800bfd8:	4649      	mov	r1, r9
 800bfda:	4640      	mov	r0, r8
 800bfdc:	f7f4 fddc 	bl	8000b98 <__aeabi_d2iz>
 800bfe0:	4606      	mov	r6, r0
 800bfe2:	f7f4 fabf 	bl	8000564 <__aeabi_i2d>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	460b      	mov	r3, r1
 800bfea:	4640      	mov	r0, r8
 800bfec:	4649      	mov	r1, r9
 800bfee:	f7f4 f96b 	bl	80002c8 <__aeabi_dsub>
 800bff2:	3630      	adds	r6, #48	; 0x30
 800bff4:	f805 6b01 	strb.w	r6, [r5], #1
 800bff8:	4652      	mov	r2, sl
 800bffa:	465b      	mov	r3, fp
 800bffc:	4680      	mov	r8, r0
 800bffe:	4689      	mov	r9, r1
 800c000:	f7f4 fd8c 	bl	8000b1c <__aeabi_dcmplt>
 800c004:	2800      	cmp	r0, #0
 800c006:	d163      	bne.n	800c0d0 <_dtoa_r+0x608>
 800c008:	4642      	mov	r2, r8
 800c00a:	464b      	mov	r3, r9
 800c00c:	4936      	ldr	r1, [pc, #216]	; (800c0e8 <_dtoa_r+0x620>)
 800c00e:	2000      	movs	r0, #0
 800c010:	f7f4 f95a 	bl	80002c8 <__aeabi_dsub>
 800c014:	4652      	mov	r2, sl
 800c016:	465b      	mov	r3, fp
 800c018:	f7f4 fd80 	bl	8000b1c <__aeabi_dcmplt>
 800c01c:	2800      	cmp	r0, #0
 800c01e:	f040 80b5 	bne.w	800c18c <_dtoa_r+0x6c4>
 800c022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c024:	429d      	cmp	r5, r3
 800c026:	d081      	beq.n	800bf2c <_dtoa_r+0x464>
 800c028:	4b30      	ldr	r3, [pc, #192]	; (800c0ec <_dtoa_r+0x624>)
 800c02a:	2200      	movs	r2, #0
 800c02c:	4650      	mov	r0, sl
 800c02e:	4659      	mov	r1, fp
 800c030:	f7f4 fb02 	bl	8000638 <__aeabi_dmul>
 800c034:	4b2d      	ldr	r3, [pc, #180]	; (800c0ec <_dtoa_r+0x624>)
 800c036:	4682      	mov	sl, r0
 800c038:	468b      	mov	fp, r1
 800c03a:	4640      	mov	r0, r8
 800c03c:	4649      	mov	r1, r9
 800c03e:	2200      	movs	r2, #0
 800c040:	f7f4 fafa 	bl	8000638 <__aeabi_dmul>
 800c044:	4680      	mov	r8, r0
 800c046:	4689      	mov	r9, r1
 800c048:	e7c6      	b.n	800bfd8 <_dtoa_r+0x510>
 800c04a:	4650      	mov	r0, sl
 800c04c:	4659      	mov	r1, fp
 800c04e:	f7f4 faf3 	bl	8000638 <__aeabi_dmul>
 800c052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c054:	9d01      	ldr	r5, [sp, #4]
 800c056:	930f      	str	r3, [sp, #60]	; 0x3c
 800c058:	4682      	mov	sl, r0
 800c05a:	468b      	mov	fp, r1
 800c05c:	4649      	mov	r1, r9
 800c05e:	4640      	mov	r0, r8
 800c060:	f7f4 fd9a 	bl	8000b98 <__aeabi_d2iz>
 800c064:	4606      	mov	r6, r0
 800c066:	f7f4 fa7d 	bl	8000564 <__aeabi_i2d>
 800c06a:	3630      	adds	r6, #48	; 0x30
 800c06c:	4602      	mov	r2, r0
 800c06e:	460b      	mov	r3, r1
 800c070:	4640      	mov	r0, r8
 800c072:	4649      	mov	r1, r9
 800c074:	f7f4 f928 	bl	80002c8 <__aeabi_dsub>
 800c078:	f805 6b01 	strb.w	r6, [r5], #1
 800c07c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c07e:	429d      	cmp	r5, r3
 800c080:	4680      	mov	r8, r0
 800c082:	4689      	mov	r9, r1
 800c084:	f04f 0200 	mov.w	r2, #0
 800c088:	d124      	bne.n	800c0d4 <_dtoa_r+0x60c>
 800c08a:	4b1b      	ldr	r3, [pc, #108]	; (800c0f8 <_dtoa_r+0x630>)
 800c08c:	4650      	mov	r0, sl
 800c08e:	4659      	mov	r1, fp
 800c090:	f7f4 f91c 	bl	80002cc <__adddf3>
 800c094:	4602      	mov	r2, r0
 800c096:	460b      	mov	r3, r1
 800c098:	4640      	mov	r0, r8
 800c09a:	4649      	mov	r1, r9
 800c09c:	f7f4 fd5c 	bl	8000b58 <__aeabi_dcmpgt>
 800c0a0:	2800      	cmp	r0, #0
 800c0a2:	d173      	bne.n	800c18c <_dtoa_r+0x6c4>
 800c0a4:	4652      	mov	r2, sl
 800c0a6:	465b      	mov	r3, fp
 800c0a8:	4913      	ldr	r1, [pc, #76]	; (800c0f8 <_dtoa_r+0x630>)
 800c0aa:	2000      	movs	r0, #0
 800c0ac:	f7f4 f90c 	bl	80002c8 <__aeabi_dsub>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	4640      	mov	r0, r8
 800c0b6:	4649      	mov	r1, r9
 800c0b8:	f7f4 fd30 	bl	8000b1c <__aeabi_dcmplt>
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	f43f af35 	beq.w	800bf2c <_dtoa_r+0x464>
 800c0c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c0c4:	1e6b      	subs	r3, r5, #1
 800c0c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c0cc:	2b30      	cmp	r3, #48	; 0x30
 800c0ce:	d0f8      	beq.n	800c0c2 <_dtoa_r+0x5fa>
 800c0d0:	9700      	str	r7, [sp, #0]
 800c0d2:	e049      	b.n	800c168 <_dtoa_r+0x6a0>
 800c0d4:	4b05      	ldr	r3, [pc, #20]	; (800c0ec <_dtoa_r+0x624>)
 800c0d6:	f7f4 faaf 	bl	8000638 <__aeabi_dmul>
 800c0da:	4680      	mov	r8, r0
 800c0dc:	4689      	mov	r9, r1
 800c0de:	e7bd      	b.n	800c05c <_dtoa_r+0x594>
 800c0e0:	0800e8e8 	.word	0x0800e8e8
 800c0e4:	0800e8c0 	.word	0x0800e8c0
 800c0e8:	3ff00000 	.word	0x3ff00000
 800c0ec:	40240000 	.word	0x40240000
 800c0f0:	401c0000 	.word	0x401c0000
 800c0f4:	40140000 	.word	0x40140000
 800c0f8:	3fe00000 	.word	0x3fe00000
 800c0fc:	9d01      	ldr	r5, [sp, #4]
 800c0fe:	4656      	mov	r6, sl
 800c100:	465f      	mov	r7, fp
 800c102:	4642      	mov	r2, r8
 800c104:	464b      	mov	r3, r9
 800c106:	4630      	mov	r0, r6
 800c108:	4639      	mov	r1, r7
 800c10a:	f7f4 fbbf 	bl	800088c <__aeabi_ddiv>
 800c10e:	f7f4 fd43 	bl	8000b98 <__aeabi_d2iz>
 800c112:	4682      	mov	sl, r0
 800c114:	f7f4 fa26 	bl	8000564 <__aeabi_i2d>
 800c118:	4642      	mov	r2, r8
 800c11a:	464b      	mov	r3, r9
 800c11c:	f7f4 fa8c 	bl	8000638 <__aeabi_dmul>
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	4630      	mov	r0, r6
 800c126:	4639      	mov	r1, r7
 800c128:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c12c:	f7f4 f8cc 	bl	80002c8 <__aeabi_dsub>
 800c130:	f805 6b01 	strb.w	r6, [r5], #1
 800c134:	9e01      	ldr	r6, [sp, #4]
 800c136:	9f03      	ldr	r7, [sp, #12]
 800c138:	1bae      	subs	r6, r5, r6
 800c13a:	42b7      	cmp	r7, r6
 800c13c:	4602      	mov	r2, r0
 800c13e:	460b      	mov	r3, r1
 800c140:	d135      	bne.n	800c1ae <_dtoa_r+0x6e6>
 800c142:	f7f4 f8c3 	bl	80002cc <__adddf3>
 800c146:	4642      	mov	r2, r8
 800c148:	464b      	mov	r3, r9
 800c14a:	4606      	mov	r6, r0
 800c14c:	460f      	mov	r7, r1
 800c14e:	f7f4 fd03 	bl	8000b58 <__aeabi_dcmpgt>
 800c152:	b9d0      	cbnz	r0, 800c18a <_dtoa_r+0x6c2>
 800c154:	4642      	mov	r2, r8
 800c156:	464b      	mov	r3, r9
 800c158:	4630      	mov	r0, r6
 800c15a:	4639      	mov	r1, r7
 800c15c:	f7f4 fcd4 	bl	8000b08 <__aeabi_dcmpeq>
 800c160:	b110      	cbz	r0, 800c168 <_dtoa_r+0x6a0>
 800c162:	f01a 0f01 	tst.w	sl, #1
 800c166:	d110      	bne.n	800c18a <_dtoa_r+0x6c2>
 800c168:	4620      	mov	r0, r4
 800c16a:	ee18 1a10 	vmov	r1, s16
 800c16e:	f000 fd13 	bl	800cb98 <_Bfree>
 800c172:	2300      	movs	r3, #0
 800c174:	9800      	ldr	r0, [sp, #0]
 800c176:	702b      	strb	r3, [r5, #0]
 800c178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c17a:	3001      	adds	r0, #1
 800c17c:	6018      	str	r0, [r3, #0]
 800c17e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c180:	2b00      	cmp	r3, #0
 800c182:	f43f acf1 	beq.w	800bb68 <_dtoa_r+0xa0>
 800c186:	601d      	str	r5, [r3, #0]
 800c188:	e4ee      	b.n	800bb68 <_dtoa_r+0xa0>
 800c18a:	9f00      	ldr	r7, [sp, #0]
 800c18c:	462b      	mov	r3, r5
 800c18e:	461d      	mov	r5, r3
 800c190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c194:	2a39      	cmp	r2, #57	; 0x39
 800c196:	d106      	bne.n	800c1a6 <_dtoa_r+0x6de>
 800c198:	9a01      	ldr	r2, [sp, #4]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d1f7      	bne.n	800c18e <_dtoa_r+0x6c6>
 800c19e:	9901      	ldr	r1, [sp, #4]
 800c1a0:	2230      	movs	r2, #48	; 0x30
 800c1a2:	3701      	adds	r7, #1
 800c1a4:	700a      	strb	r2, [r1, #0]
 800c1a6:	781a      	ldrb	r2, [r3, #0]
 800c1a8:	3201      	adds	r2, #1
 800c1aa:	701a      	strb	r2, [r3, #0]
 800c1ac:	e790      	b.n	800c0d0 <_dtoa_r+0x608>
 800c1ae:	4ba6      	ldr	r3, [pc, #664]	; (800c448 <_dtoa_r+0x980>)
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	f7f4 fa41 	bl	8000638 <__aeabi_dmul>
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	4606      	mov	r6, r0
 800c1bc:	460f      	mov	r7, r1
 800c1be:	f7f4 fca3 	bl	8000b08 <__aeabi_dcmpeq>
 800c1c2:	2800      	cmp	r0, #0
 800c1c4:	d09d      	beq.n	800c102 <_dtoa_r+0x63a>
 800c1c6:	e7cf      	b.n	800c168 <_dtoa_r+0x6a0>
 800c1c8:	9a08      	ldr	r2, [sp, #32]
 800c1ca:	2a00      	cmp	r2, #0
 800c1cc:	f000 80d7 	beq.w	800c37e <_dtoa_r+0x8b6>
 800c1d0:	9a06      	ldr	r2, [sp, #24]
 800c1d2:	2a01      	cmp	r2, #1
 800c1d4:	f300 80ba 	bgt.w	800c34c <_dtoa_r+0x884>
 800c1d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1da:	2a00      	cmp	r2, #0
 800c1dc:	f000 80b2 	beq.w	800c344 <_dtoa_r+0x87c>
 800c1e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c1e4:	9e07      	ldr	r6, [sp, #28]
 800c1e6:	9d04      	ldr	r5, [sp, #16]
 800c1e8:	9a04      	ldr	r2, [sp, #16]
 800c1ea:	441a      	add	r2, r3
 800c1ec:	9204      	str	r2, [sp, #16]
 800c1ee:	9a05      	ldr	r2, [sp, #20]
 800c1f0:	2101      	movs	r1, #1
 800c1f2:	441a      	add	r2, r3
 800c1f4:	4620      	mov	r0, r4
 800c1f6:	9205      	str	r2, [sp, #20]
 800c1f8:	f000 fd86 	bl	800cd08 <__i2b>
 800c1fc:	4607      	mov	r7, r0
 800c1fe:	2d00      	cmp	r5, #0
 800c200:	dd0c      	ble.n	800c21c <_dtoa_r+0x754>
 800c202:	9b05      	ldr	r3, [sp, #20]
 800c204:	2b00      	cmp	r3, #0
 800c206:	dd09      	ble.n	800c21c <_dtoa_r+0x754>
 800c208:	42ab      	cmp	r3, r5
 800c20a:	9a04      	ldr	r2, [sp, #16]
 800c20c:	bfa8      	it	ge
 800c20e:	462b      	movge	r3, r5
 800c210:	1ad2      	subs	r2, r2, r3
 800c212:	9204      	str	r2, [sp, #16]
 800c214:	9a05      	ldr	r2, [sp, #20]
 800c216:	1aed      	subs	r5, r5, r3
 800c218:	1ad3      	subs	r3, r2, r3
 800c21a:	9305      	str	r3, [sp, #20]
 800c21c:	9b07      	ldr	r3, [sp, #28]
 800c21e:	b31b      	cbz	r3, 800c268 <_dtoa_r+0x7a0>
 800c220:	9b08      	ldr	r3, [sp, #32]
 800c222:	2b00      	cmp	r3, #0
 800c224:	f000 80af 	beq.w	800c386 <_dtoa_r+0x8be>
 800c228:	2e00      	cmp	r6, #0
 800c22a:	dd13      	ble.n	800c254 <_dtoa_r+0x78c>
 800c22c:	4639      	mov	r1, r7
 800c22e:	4632      	mov	r2, r6
 800c230:	4620      	mov	r0, r4
 800c232:	f000 fe29 	bl	800ce88 <__pow5mult>
 800c236:	ee18 2a10 	vmov	r2, s16
 800c23a:	4601      	mov	r1, r0
 800c23c:	4607      	mov	r7, r0
 800c23e:	4620      	mov	r0, r4
 800c240:	f000 fd78 	bl	800cd34 <__multiply>
 800c244:	ee18 1a10 	vmov	r1, s16
 800c248:	4680      	mov	r8, r0
 800c24a:	4620      	mov	r0, r4
 800c24c:	f000 fca4 	bl	800cb98 <_Bfree>
 800c250:	ee08 8a10 	vmov	s16, r8
 800c254:	9b07      	ldr	r3, [sp, #28]
 800c256:	1b9a      	subs	r2, r3, r6
 800c258:	d006      	beq.n	800c268 <_dtoa_r+0x7a0>
 800c25a:	ee18 1a10 	vmov	r1, s16
 800c25e:	4620      	mov	r0, r4
 800c260:	f000 fe12 	bl	800ce88 <__pow5mult>
 800c264:	ee08 0a10 	vmov	s16, r0
 800c268:	2101      	movs	r1, #1
 800c26a:	4620      	mov	r0, r4
 800c26c:	f000 fd4c 	bl	800cd08 <__i2b>
 800c270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c272:	2b00      	cmp	r3, #0
 800c274:	4606      	mov	r6, r0
 800c276:	f340 8088 	ble.w	800c38a <_dtoa_r+0x8c2>
 800c27a:	461a      	mov	r2, r3
 800c27c:	4601      	mov	r1, r0
 800c27e:	4620      	mov	r0, r4
 800c280:	f000 fe02 	bl	800ce88 <__pow5mult>
 800c284:	9b06      	ldr	r3, [sp, #24]
 800c286:	2b01      	cmp	r3, #1
 800c288:	4606      	mov	r6, r0
 800c28a:	f340 8081 	ble.w	800c390 <_dtoa_r+0x8c8>
 800c28e:	f04f 0800 	mov.w	r8, #0
 800c292:	6933      	ldr	r3, [r6, #16]
 800c294:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c298:	6918      	ldr	r0, [r3, #16]
 800c29a:	f000 fce5 	bl	800cc68 <__hi0bits>
 800c29e:	f1c0 0020 	rsb	r0, r0, #32
 800c2a2:	9b05      	ldr	r3, [sp, #20]
 800c2a4:	4418      	add	r0, r3
 800c2a6:	f010 001f 	ands.w	r0, r0, #31
 800c2aa:	f000 8092 	beq.w	800c3d2 <_dtoa_r+0x90a>
 800c2ae:	f1c0 0320 	rsb	r3, r0, #32
 800c2b2:	2b04      	cmp	r3, #4
 800c2b4:	f340 808a 	ble.w	800c3cc <_dtoa_r+0x904>
 800c2b8:	f1c0 001c 	rsb	r0, r0, #28
 800c2bc:	9b04      	ldr	r3, [sp, #16]
 800c2be:	4403      	add	r3, r0
 800c2c0:	9304      	str	r3, [sp, #16]
 800c2c2:	9b05      	ldr	r3, [sp, #20]
 800c2c4:	4403      	add	r3, r0
 800c2c6:	4405      	add	r5, r0
 800c2c8:	9305      	str	r3, [sp, #20]
 800c2ca:	9b04      	ldr	r3, [sp, #16]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	dd07      	ble.n	800c2e0 <_dtoa_r+0x818>
 800c2d0:	ee18 1a10 	vmov	r1, s16
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 fe30 	bl	800cf3c <__lshift>
 800c2dc:	ee08 0a10 	vmov	s16, r0
 800c2e0:	9b05      	ldr	r3, [sp, #20]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	dd05      	ble.n	800c2f2 <_dtoa_r+0x82a>
 800c2e6:	4631      	mov	r1, r6
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f000 fe26 	bl	800cf3c <__lshift>
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d06e      	beq.n	800c3d6 <_dtoa_r+0x90e>
 800c2f8:	ee18 0a10 	vmov	r0, s16
 800c2fc:	4631      	mov	r1, r6
 800c2fe:	f000 fe8d 	bl	800d01c <__mcmp>
 800c302:	2800      	cmp	r0, #0
 800c304:	da67      	bge.n	800c3d6 <_dtoa_r+0x90e>
 800c306:	9b00      	ldr	r3, [sp, #0]
 800c308:	3b01      	subs	r3, #1
 800c30a:	ee18 1a10 	vmov	r1, s16
 800c30e:	9300      	str	r3, [sp, #0]
 800c310:	220a      	movs	r2, #10
 800c312:	2300      	movs	r3, #0
 800c314:	4620      	mov	r0, r4
 800c316:	f000 fc61 	bl	800cbdc <__multadd>
 800c31a:	9b08      	ldr	r3, [sp, #32]
 800c31c:	ee08 0a10 	vmov	s16, r0
 800c320:	2b00      	cmp	r3, #0
 800c322:	f000 81b1 	beq.w	800c688 <_dtoa_r+0xbc0>
 800c326:	2300      	movs	r3, #0
 800c328:	4639      	mov	r1, r7
 800c32a:	220a      	movs	r2, #10
 800c32c:	4620      	mov	r0, r4
 800c32e:	f000 fc55 	bl	800cbdc <__multadd>
 800c332:	9b02      	ldr	r3, [sp, #8]
 800c334:	2b00      	cmp	r3, #0
 800c336:	4607      	mov	r7, r0
 800c338:	f300 808e 	bgt.w	800c458 <_dtoa_r+0x990>
 800c33c:	9b06      	ldr	r3, [sp, #24]
 800c33e:	2b02      	cmp	r3, #2
 800c340:	dc51      	bgt.n	800c3e6 <_dtoa_r+0x91e>
 800c342:	e089      	b.n	800c458 <_dtoa_r+0x990>
 800c344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c346:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c34a:	e74b      	b.n	800c1e4 <_dtoa_r+0x71c>
 800c34c:	9b03      	ldr	r3, [sp, #12]
 800c34e:	1e5e      	subs	r6, r3, #1
 800c350:	9b07      	ldr	r3, [sp, #28]
 800c352:	42b3      	cmp	r3, r6
 800c354:	bfbf      	itttt	lt
 800c356:	9b07      	ldrlt	r3, [sp, #28]
 800c358:	9607      	strlt	r6, [sp, #28]
 800c35a:	1af2      	sublt	r2, r6, r3
 800c35c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c35e:	bfb6      	itet	lt
 800c360:	189b      	addlt	r3, r3, r2
 800c362:	1b9e      	subge	r6, r3, r6
 800c364:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c366:	9b03      	ldr	r3, [sp, #12]
 800c368:	bfb8      	it	lt
 800c36a:	2600      	movlt	r6, #0
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	bfb7      	itett	lt
 800c370:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c374:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c378:	1a9d      	sublt	r5, r3, r2
 800c37a:	2300      	movlt	r3, #0
 800c37c:	e734      	b.n	800c1e8 <_dtoa_r+0x720>
 800c37e:	9e07      	ldr	r6, [sp, #28]
 800c380:	9d04      	ldr	r5, [sp, #16]
 800c382:	9f08      	ldr	r7, [sp, #32]
 800c384:	e73b      	b.n	800c1fe <_dtoa_r+0x736>
 800c386:	9a07      	ldr	r2, [sp, #28]
 800c388:	e767      	b.n	800c25a <_dtoa_r+0x792>
 800c38a:	9b06      	ldr	r3, [sp, #24]
 800c38c:	2b01      	cmp	r3, #1
 800c38e:	dc18      	bgt.n	800c3c2 <_dtoa_r+0x8fa>
 800c390:	f1ba 0f00 	cmp.w	sl, #0
 800c394:	d115      	bne.n	800c3c2 <_dtoa_r+0x8fa>
 800c396:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c39a:	b993      	cbnz	r3, 800c3c2 <_dtoa_r+0x8fa>
 800c39c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c3a0:	0d1b      	lsrs	r3, r3, #20
 800c3a2:	051b      	lsls	r3, r3, #20
 800c3a4:	b183      	cbz	r3, 800c3c8 <_dtoa_r+0x900>
 800c3a6:	9b04      	ldr	r3, [sp, #16]
 800c3a8:	3301      	adds	r3, #1
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	9b05      	ldr	r3, [sp, #20]
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	9305      	str	r3, [sp, #20]
 800c3b2:	f04f 0801 	mov.w	r8, #1
 800c3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	f47f af6a 	bne.w	800c292 <_dtoa_r+0x7ca>
 800c3be:	2001      	movs	r0, #1
 800c3c0:	e76f      	b.n	800c2a2 <_dtoa_r+0x7da>
 800c3c2:	f04f 0800 	mov.w	r8, #0
 800c3c6:	e7f6      	b.n	800c3b6 <_dtoa_r+0x8ee>
 800c3c8:	4698      	mov	r8, r3
 800c3ca:	e7f4      	b.n	800c3b6 <_dtoa_r+0x8ee>
 800c3cc:	f43f af7d 	beq.w	800c2ca <_dtoa_r+0x802>
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	301c      	adds	r0, #28
 800c3d4:	e772      	b.n	800c2bc <_dtoa_r+0x7f4>
 800c3d6:	9b03      	ldr	r3, [sp, #12]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	dc37      	bgt.n	800c44c <_dtoa_r+0x984>
 800c3dc:	9b06      	ldr	r3, [sp, #24]
 800c3de:	2b02      	cmp	r3, #2
 800c3e0:	dd34      	ble.n	800c44c <_dtoa_r+0x984>
 800c3e2:	9b03      	ldr	r3, [sp, #12]
 800c3e4:	9302      	str	r3, [sp, #8]
 800c3e6:	9b02      	ldr	r3, [sp, #8]
 800c3e8:	b96b      	cbnz	r3, 800c406 <_dtoa_r+0x93e>
 800c3ea:	4631      	mov	r1, r6
 800c3ec:	2205      	movs	r2, #5
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	f000 fbf4 	bl	800cbdc <__multadd>
 800c3f4:	4601      	mov	r1, r0
 800c3f6:	4606      	mov	r6, r0
 800c3f8:	ee18 0a10 	vmov	r0, s16
 800c3fc:	f000 fe0e 	bl	800d01c <__mcmp>
 800c400:	2800      	cmp	r0, #0
 800c402:	f73f adbb 	bgt.w	800bf7c <_dtoa_r+0x4b4>
 800c406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c408:	9d01      	ldr	r5, [sp, #4]
 800c40a:	43db      	mvns	r3, r3
 800c40c:	9300      	str	r3, [sp, #0]
 800c40e:	f04f 0800 	mov.w	r8, #0
 800c412:	4631      	mov	r1, r6
 800c414:	4620      	mov	r0, r4
 800c416:	f000 fbbf 	bl	800cb98 <_Bfree>
 800c41a:	2f00      	cmp	r7, #0
 800c41c:	f43f aea4 	beq.w	800c168 <_dtoa_r+0x6a0>
 800c420:	f1b8 0f00 	cmp.w	r8, #0
 800c424:	d005      	beq.n	800c432 <_dtoa_r+0x96a>
 800c426:	45b8      	cmp	r8, r7
 800c428:	d003      	beq.n	800c432 <_dtoa_r+0x96a>
 800c42a:	4641      	mov	r1, r8
 800c42c:	4620      	mov	r0, r4
 800c42e:	f000 fbb3 	bl	800cb98 <_Bfree>
 800c432:	4639      	mov	r1, r7
 800c434:	4620      	mov	r0, r4
 800c436:	f000 fbaf 	bl	800cb98 <_Bfree>
 800c43a:	e695      	b.n	800c168 <_dtoa_r+0x6a0>
 800c43c:	2600      	movs	r6, #0
 800c43e:	4637      	mov	r7, r6
 800c440:	e7e1      	b.n	800c406 <_dtoa_r+0x93e>
 800c442:	9700      	str	r7, [sp, #0]
 800c444:	4637      	mov	r7, r6
 800c446:	e599      	b.n	800bf7c <_dtoa_r+0x4b4>
 800c448:	40240000 	.word	0x40240000
 800c44c:	9b08      	ldr	r3, [sp, #32]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	f000 80ca 	beq.w	800c5e8 <_dtoa_r+0xb20>
 800c454:	9b03      	ldr	r3, [sp, #12]
 800c456:	9302      	str	r3, [sp, #8]
 800c458:	2d00      	cmp	r5, #0
 800c45a:	dd05      	ble.n	800c468 <_dtoa_r+0x9a0>
 800c45c:	4639      	mov	r1, r7
 800c45e:	462a      	mov	r2, r5
 800c460:	4620      	mov	r0, r4
 800c462:	f000 fd6b 	bl	800cf3c <__lshift>
 800c466:	4607      	mov	r7, r0
 800c468:	f1b8 0f00 	cmp.w	r8, #0
 800c46c:	d05b      	beq.n	800c526 <_dtoa_r+0xa5e>
 800c46e:	6879      	ldr	r1, [r7, #4]
 800c470:	4620      	mov	r0, r4
 800c472:	f000 fb51 	bl	800cb18 <_Balloc>
 800c476:	4605      	mov	r5, r0
 800c478:	b928      	cbnz	r0, 800c486 <_dtoa_r+0x9be>
 800c47a:	4b87      	ldr	r3, [pc, #540]	; (800c698 <_dtoa_r+0xbd0>)
 800c47c:	4602      	mov	r2, r0
 800c47e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c482:	f7ff bb3b 	b.w	800bafc <_dtoa_r+0x34>
 800c486:	693a      	ldr	r2, [r7, #16]
 800c488:	3202      	adds	r2, #2
 800c48a:	0092      	lsls	r2, r2, #2
 800c48c:	f107 010c 	add.w	r1, r7, #12
 800c490:	300c      	adds	r0, #12
 800c492:	f000 fb33 	bl	800cafc <memcpy>
 800c496:	2201      	movs	r2, #1
 800c498:	4629      	mov	r1, r5
 800c49a:	4620      	mov	r0, r4
 800c49c:	f000 fd4e 	bl	800cf3c <__lshift>
 800c4a0:	9b01      	ldr	r3, [sp, #4]
 800c4a2:	f103 0901 	add.w	r9, r3, #1
 800c4a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	9305      	str	r3, [sp, #20]
 800c4ae:	f00a 0301 	and.w	r3, sl, #1
 800c4b2:	46b8      	mov	r8, r7
 800c4b4:	9304      	str	r3, [sp, #16]
 800c4b6:	4607      	mov	r7, r0
 800c4b8:	4631      	mov	r1, r6
 800c4ba:	ee18 0a10 	vmov	r0, s16
 800c4be:	f7ff fa77 	bl	800b9b0 <quorem>
 800c4c2:	4641      	mov	r1, r8
 800c4c4:	9002      	str	r0, [sp, #8]
 800c4c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c4ca:	ee18 0a10 	vmov	r0, s16
 800c4ce:	f000 fda5 	bl	800d01c <__mcmp>
 800c4d2:	463a      	mov	r2, r7
 800c4d4:	9003      	str	r0, [sp, #12]
 800c4d6:	4631      	mov	r1, r6
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 fdbb 	bl	800d054 <__mdiff>
 800c4de:	68c2      	ldr	r2, [r0, #12]
 800c4e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800c4e4:	4605      	mov	r5, r0
 800c4e6:	bb02      	cbnz	r2, 800c52a <_dtoa_r+0xa62>
 800c4e8:	4601      	mov	r1, r0
 800c4ea:	ee18 0a10 	vmov	r0, s16
 800c4ee:	f000 fd95 	bl	800d01c <__mcmp>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	4629      	mov	r1, r5
 800c4f6:	4620      	mov	r0, r4
 800c4f8:	9207      	str	r2, [sp, #28]
 800c4fa:	f000 fb4d 	bl	800cb98 <_Bfree>
 800c4fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c502:	ea43 0102 	orr.w	r1, r3, r2
 800c506:	9b04      	ldr	r3, [sp, #16]
 800c508:	430b      	orrs	r3, r1
 800c50a:	464d      	mov	r5, r9
 800c50c:	d10f      	bne.n	800c52e <_dtoa_r+0xa66>
 800c50e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c512:	d02a      	beq.n	800c56a <_dtoa_r+0xaa2>
 800c514:	9b03      	ldr	r3, [sp, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	dd02      	ble.n	800c520 <_dtoa_r+0xa58>
 800c51a:	9b02      	ldr	r3, [sp, #8]
 800c51c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c520:	f88b a000 	strb.w	sl, [fp]
 800c524:	e775      	b.n	800c412 <_dtoa_r+0x94a>
 800c526:	4638      	mov	r0, r7
 800c528:	e7ba      	b.n	800c4a0 <_dtoa_r+0x9d8>
 800c52a:	2201      	movs	r2, #1
 800c52c:	e7e2      	b.n	800c4f4 <_dtoa_r+0xa2c>
 800c52e:	9b03      	ldr	r3, [sp, #12]
 800c530:	2b00      	cmp	r3, #0
 800c532:	db04      	blt.n	800c53e <_dtoa_r+0xa76>
 800c534:	9906      	ldr	r1, [sp, #24]
 800c536:	430b      	orrs	r3, r1
 800c538:	9904      	ldr	r1, [sp, #16]
 800c53a:	430b      	orrs	r3, r1
 800c53c:	d122      	bne.n	800c584 <_dtoa_r+0xabc>
 800c53e:	2a00      	cmp	r2, #0
 800c540:	ddee      	ble.n	800c520 <_dtoa_r+0xa58>
 800c542:	ee18 1a10 	vmov	r1, s16
 800c546:	2201      	movs	r2, #1
 800c548:	4620      	mov	r0, r4
 800c54a:	f000 fcf7 	bl	800cf3c <__lshift>
 800c54e:	4631      	mov	r1, r6
 800c550:	ee08 0a10 	vmov	s16, r0
 800c554:	f000 fd62 	bl	800d01c <__mcmp>
 800c558:	2800      	cmp	r0, #0
 800c55a:	dc03      	bgt.n	800c564 <_dtoa_r+0xa9c>
 800c55c:	d1e0      	bne.n	800c520 <_dtoa_r+0xa58>
 800c55e:	f01a 0f01 	tst.w	sl, #1
 800c562:	d0dd      	beq.n	800c520 <_dtoa_r+0xa58>
 800c564:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c568:	d1d7      	bne.n	800c51a <_dtoa_r+0xa52>
 800c56a:	2339      	movs	r3, #57	; 0x39
 800c56c:	f88b 3000 	strb.w	r3, [fp]
 800c570:	462b      	mov	r3, r5
 800c572:	461d      	mov	r5, r3
 800c574:	3b01      	subs	r3, #1
 800c576:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c57a:	2a39      	cmp	r2, #57	; 0x39
 800c57c:	d071      	beq.n	800c662 <_dtoa_r+0xb9a>
 800c57e:	3201      	adds	r2, #1
 800c580:	701a      	strb	r2, [r3, #0]
 800c582:	e746      	b.n	800c412 <_dtoa_r+0x94a>
 800c584:	2a00      	cmp	r2, #0
 800c586:	dd07      	ble.n	800c598 <_dtoa_r+0xad0>
 800c588:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c58c:	d0ed      	beq.n	800c56a <_dtoa_r+0xaa2>
 800c58e:	f10a 0301 	add.w	r3, sl, #1
 800c592:	f88b 3000 	strb.w	r3, [fp]
 800c596:	e73c      	b.n	800c412 <_dtoa_r+0x94a>
 800c598:	9b05      	ldr	r3, [sp, #20]
 800c59a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c59e:	4599      	cmp	r9, r3
 800c5a0:	d047      	beq.n	800c632 <_dtoa_r+0xb6a>
 800c5a2:	ee18 1a10 	vmov	r1, s16
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	220a      	movs	r2, #10
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	f000 fb16 	bl	800cbdc <__multadd>
 800c5b0:	45b8      	cmp	r8, r7
 800c5b2:	ee08 0a10 	vmov	s16, r0
 800c5b6:	f04f 0300 	mov.w	r3, #0
 800c5ba:	f04f 020a 	mov.w	r2, #10
 800c5be:	4641      	mov	r1, r8
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	d106      	bne.n	800c5d2 <_dtoa_r+0xb0a>
 800c5c4:	f000 fb0a 	bl	800cbdc <__multadd>
 800c5c8:	4680      	mov	r8, r0
 800c5ca:	4607      	mov	r7, r0
 800c5cc:	f109 0901 	add.w	r9, r9, #1
 800c5d0:	e772      	b.n	800c4b8 <_dtoa_r+0x9f0>
 800c5d2:	f000 fb03 	bl	800cbdc <__multadd>
 800c5d6:	4639      	mov	r1, r7
 800c5d8:	4680      	mov	r8, r0
 800c5da:	2300      	movs	r3, #0
 800c5dc:	220a      	movs	r2, #10
 800c5de:	4620      	mov	r0, r4
 800c5e0:	f000 fafc 	bl	800cbdc <__multadd>
 800c5e4:	4607      	mov	r7, r0
 800c5e6:	e7f1      	b.n	800c5cc <_dtoa_r+0xb04>
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	9302      	str	r3, [sp, #8]
 800c5ec:	9d01      	ldr	r5, [sp, #4]
 800c5ee:	ee18 0a10 	vmov	r0, s16
 800c5f2:	4631      	mov	r1, r6
 800c5f4:	f7ff f9dc 	bl	800b9b0 <quorem>
 800c5f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c5fc:	9b01      	ldr	r3, [sp, #4]
 800c5fe:	f805 ab01 	strb.w	sl, [r5], #1
 800c602:	1aea      	subs	r2, r5, r3
 800c604:	9b02      	ldr	r3, [sp, #8]
 800c606:	4293      	cmp	r3, r2
 800c608:	dd09      	ble.n	800c61e <_dtoa_r+0xb56>
 800c60a:	ee18 1a10 	vmov	r1, s16
 800c60e:	2300      	movs	r3, #0
 800c610:	220a      	movs	r2, #10
 800c612:	4620      	mov	r0, r4
 800c614:	f000 fae2 	bl	800cbdc <__multadd>
 800c618:	ee08 0a10 	vmov	s16, r0
 800c61c:	e7e7      	b.n	800c5ee <_dtoa_r+0xb26>
 800c61e:	9b02      	ldr	r3, [sp, #8]
 800c620:	2b00      	cmp	r3, #0
 800c622:	bfc8      	it	gt
 800c624:	461d      	movgt	r5, r3
 800c626:	9b01      	ldr	r3, [sp, #4]
 800c628:	bfd8      	it	le
 800c62a:	2501      	movle	r5, #1
 800c62c:	441d      	add	r5, r3
 800c62e:	f04f 0800 	mov.w	r8, #0
 800c632:	ee18 1a10 	vmov	r1, s16
 800c636:	2201      	movs	r2, #1
 800c638:	4620      	mov	r0, r4
 800c63a:	f000 fc7f 	bl	800cf3c <__lshift>
 800c63e:	4631      	mov	r1, r6
 800c640:	ee08 0a10 	vmov	s16, r0
 800c644:	f000 fcea 	bl	800d01c <__mcmp>
 800c648:	2800      	cmp	r0, #0
 800c64a:	dc91      	bgt.n	800c570 <_dtoa_r+0xaa8>
 800c64c:	d102      	bne.n	800c654 <_dtoa_r+0xb8c>
 800c64e:	f01a 0f01 	tst.w	sl, #1
 800c652:	d18d      	bne.n	800c570 <_dtoa_r+0xaa8>
 800c654:	462b      	mov	r3, r5
 800c656:	461d      	mov	r5, r3
 800c658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c65c:	2a30      	cmp	r2, #48	; 0x30
 800c65e:	d0fa      	beq.n	800c656 <_dtoa_r+0xb8e>
 800c660:	e6d7      	b.n	800c412 <_dtoa_r+0x94a>
 800c662:	9a01      	ldr	r2, [sp, #4]
 800c664:	429a      	cmp	r2, r3
 800c666:	d184      	bne.n	800c572 <_dtoa_r+0xaaa>
 800c668:	9b00      	ldr	r3, [sp, #0]
 800c66a:	3301      	adds	r3, #1
 800c66c:	9300      	str	r3, [sp, #0]
 800c66e:	2331      	movs	r3, #49	; 0x31
 800c670:	7013      	strb	r3, [r2, #0]
 800c672:	e6ce      	b.n	800c412 <_dtoa_r+0x94a>
 800c674:	4b09      	ldr	r3, [pc, #36]	; (800c69c <_dtoa_r+0xbd4>)
 800c676:	f7ff ba95 	b.w	800bba4 <_dtoa_r+0xdc>
 800c67a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	f47f aa6e 	bne.w	800bb5e <_dtoa_r+0x96>
 800c682:	4b07      	ldr	r3, [pc, #28]	; (800c6a0 <_dtoa_r+0xbd8>)
 800c684:	f7ff ba8e 	b.w	800bba4 <_dtoa_r+0xdc>
 800c688:	9b02      	ldr	r3, [sp, #8]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	dcae      	bgt.n	800c5ec <_dtoa_r+0xb24>
 800c68e:	9b06      	ldr	r3, [sp, #24]
 800c690:	2b02      	cmp	r3, #2
 800c692:	f73f aea8 	bgt.w	800c3e6 <_dtoa_r+0x91e>
 800c696:	e7a9      	b.n	800c5ec <_dtoa_r+0xb24>
 800c698:	0800e7f3 	.word	0x0800e7f3
 800c69c:	0800e750 	.word	0x0800e750
 800c6a0:	0800e774 	.word	0x0800e774

0800c6a4 <__sflush_r>:
 800c6a4:	898a      	ldrh	r2, [r1, #12]
 800c6a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6aa:	4605      	mov	r5, r0
 800c6ac:	0710      	lsls	r0, r2, #28
 800c6ae:	460c      	mov	r4, r1
 800c6b0:	d458      	bmi.n	800c764 <__sflush_r+0xc0>
 800c6b2:	684b      	ldr	r3, [r1, #4]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	dc05      	bgt.n	800c6c4 <__sflush_r+0x20>
 800c6b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	dc02      	bgt.n	800c6c4 <__sflush_r+0x20>
 800c6be:	2000      	movs	r0, #0
 800c6c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6c6:	2e00      	cmp	r6, #0
 800c6c8:	d0f9      	beq.n	800c6be <__sflush_r+0x1a>
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c6d0:	682f      	ldr	r7, [r5, #0]
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	d032      	beq.n	800c73c <__sflush_r+0x98>
 800c6d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c6d8:	89a3      	ldrh	r3, [r4, #12]
 800c6da:	075a      	lsls	r2, r3, #29
 800c6dc:	d505      	bpl.n	800c6ea <__sflush_r+0x46>
 800c6de:	6863      	ldr	r3, [r4, #4]
 800c6e0:	1ac0      	subs	r0, r0, r3
 800c6e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c6e4:	b10b      	cbz	r3, 800c6ea <__sflush_r+0x46>
 800c6e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6e8:	1ac0      	subs	r0, r0, r3
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6f0:	6a21      	ldr	r1, [r4, #32]
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	47b0      	blx	r6
 800c6f6:	1c43      	adds	r3, r0, #1
 800c6f8:	89a3      	ldrh	r3, [r4, #12]
 800c6fa:	d106      	bne.n	800c70a <__sflush_r+0x66>
 800c6fc:	6829      	ldr	r1, [r5, #0]
 800c6fe:	291d      	cmp	r1, #29
 800c700:	d82c      	bhi.n	800c75c <__sflush_r+0xb8>
 800c702:	4a2a      	ldr	r2, [pc, #168]	; (800c7ac <__sflush_r+0x108>)
 800c704:	40ca      	lsrs	r2, r1
 800c706:	07d6      	lsls	r6, r2, #31
 800c708:	d528      	bpl.n	800c75c <__sflush_r+0xb8>
 800c70a:	2200      	movs	r2, #0
 800c70c:	6062      	str	r2, [r4, #4]
 800c70e:	04d9      	lsls	r1, r3, #19
 800c710:	6922      	ldr	r2, [r4, #16]
 800c712:	6022      	str	r2, [r4, #0]
 800c714:	d504      	bpl.n	800c720 <__sflush_r+0x7c>
 800c716:	1c42      	adds	r2, r0, #1
 800c718:	d101      	bne.n	800c71e <__sflush_r+0x7a>
 800c71a:	682b      	ldr	r3, [r5, #0]
 800c71c:	b903      	cbnz	r3, 800c720 <__sflush_r+0x7c>
 800c71e:	6560      	str	r0, [r4, #84]	; 0x54
 800c720:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c722:	602f      	str	r7, [r5, #0]
 800c724:	2900      	cmp	r1, #0
 800c726:	d0ca      	beq.n	800c6be <__sflush_r+0x1a>
 800c728:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c72c:	4299      	cmp	r1, r3
 800c72e:	d002      	beq.n	800c736 <__sflush_r+0x92>
 800c730:	4628      	mov	r0, r5
 800c732:	f000 fd8b 	bl	800d24c <_free_r>
 800c736:	2000      	movs	r0, #0
 800c738:	6360      	str	r0, [r4, #52]	; 0x34
 800c73a:	e7c1      	b.n	800c6c0 <__sflush_r+0x1c>
 800c73c:	6a21      	ldr	r1, [r4, #32]
 800c73e:	2301      	movs	r3, #1
 800c740:	4628      	mov	r0, r5
 800c742:	47b0      	blx	r6
 800c744:	1c41      	adds	r1, r0, #1
 800c746:	d1c7      	bne.n	800c6d8 <__sflush_r+0x34>
 800c748:	682b      	ldr	r3, [r5, #0]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d0c4      	beq.n	800c6d8 <__sflush_r+0x34>
 800c74e:	2b1d      	cmp	r3, #29
 800c750:	d001      	beq.n	800c756 <__sflush_r+0xb2>
 800c752:	2b16      	cmp	r3, #22
 800c754:	d101      	bne.n	800c75a <__sflush_r+0xb6>
 800c756:	602f      	str	r7, [r5, #0]
 800c758:	e7b1      	b.n	800c6be <__sflush_r+0x1a>
 800c75a:	89a3      	ldrh	r3, [r4, #12]
 800c75c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c760:	81a3      	strh	r3, [r4, #12]
 800c762:	e7ad      	b.n	800c6c0 <__sflush_r+0x1c>
 800c764:	690f      	ldr	r7, [r1, #16]
 800c766:	2f00      	cmp	r7, #0
 800c768:	d0a9      	beq.n	800c6be <__sflush_r+0x1a>
 800c76a:	0793      	lsls	r3, r2, #30
 800c76c:	680e      	ldr	r6, [r1, #0]
 800c76e:	bf08      	it	eq
 800c770:	694b      	ldreq	r3, [r1, #20]
 800c772:	600f      	str	r7, [r1, #0]
 800c774:	bf18      	it	ne
 800c776:	2300      	movne	r3, #0
 800c778:	eba6 0807 	sub.w	r8, r6, r7
 800c77c:	608b      	str	r3, [r1, #8]
 800c77e:	f1b8 0f00 	cmp.w	r8, #0
 800c782:	dd9c      	ble.n	800c6be <__sflush_r+0x1a>
 800c784:	6a21      	ldr	r1, [r4, #32]
 800c786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c788:	4643      	mov	r3, r8
 800c78a:	463a      	mov	r2, r7
 800c78c:	4628      	mov	r0, r5
 800c78e:	47b0      	blx	r6
 800c790:	2800      	cmp	r0, #0
 800c792:	dc06      	bgt.n	800c7a2 <__sflush_r+0xfe>
 800c794:	89a3      	ldrh	r3, [r4, #12]
 800c796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c79a:	81a3      	strh	r3, [r4, #12]
 800c79c:	f04f 30ff 	mov.w	r0, #4294967295
 800c7a0:	e78e      	b.n	800c6c0 <__sflush_r+0x1c>
 800c7a2:	4407      	add	r7, r0
 800c7a4:	eba8 0800 	sub.w	r8, r8, r0
 800c7a8:	e7e9      	b.n	800c77e <__sflush_r+0xda>
 800c7aa:	bf00      	nop
 800c7ac:	20400001 	.word	0x20400001

0800c7b0 <_fflush_r>:
 800c7b0:	b538      	push	{r3, r4, r5, lr}
 800c7b2:	690b      	ldr	r3, [r1, #16]
 800c7b4:	4605      	mov	r5, r0
 800c7b6:	460c      	mov	r4, r1
 800c7b8:	b913      	cbnz	r3, 800c7c0 <_fflush_r+0x10>
 800c7ba:	2500      	movs	r5, #0
 800c7bc:	4628      	mov	r0, r5
 800c7be:	bd38      	pop	{r3, r4, r5, pc}
 800c7c0:	b118      	cbz	r0, 800c7ca <_fflush_r+0x1a>
 800c7c2:	6983      	ldr	r3, [r0, #24]
 800c7c4:	b90b      	cbnz	r3, 800c7ca <_fflush_r+0x1a>
 800c7c6:	f000 f887 	bl	800c8d8 <__sinit>
 800c7ca:	4b14      	ldr	r3, [pc, #80]	; (800c81c <_fflush_r+0x6c>)
 800c7cc:	429c      	cmp	r4, r3
 800c7ce:	d11b      	bne.n	800c808 <_fflush_r+0x58>
 800c7d0:	686c      	ldr	r4, [r5, #4]
 800c7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d0ef      	beq.n	800c7ba <_fflush_r+0xa>
 800c7da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7dc:	07d0      	lsls	r0, r2, #31
 800c7de:	d404      	bmi.n	800c7ea <_fflush_r+0x3a>
 800c7e0:	0599      	lsls	r1, r3, #22
 800c7e2:	d402      	bmi.n	800c7ea <_fflush_r+0x3a>
 800c7e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7e6:	f000 f91a 	bl	800ca1e <__retarget_lock_acquire_recursive>
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	4621      	mov	r1, r4
 800c7ee:	f7ff ff59 	bl	800c6a4 <__sflush_r>
 800c7f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7f4:	07da      	lsls	r2, r3, #31
 800c7f6:	4605      	mov	r5, r0
 800c7f8:	d4e0      	bmi.n	800c7bc <_fflush_r+0xc>
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	059b      	lsls	r3, r3, #22
 800c7fe:	d4dd      	bmi.n	800c7bc <_fflush_r+0xc>
 800c800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c802:	f000 f90d 	bl	800ca20 <__retarget_lock_release_recursive>
 800c806:	e7d9      	b.n	800c7bc <_fflush_r+0xc>
 800c808:	4b05      	ldr	r3, [pc, #20]	; (800c820 <_fflush_r+0x70>)
 800c80a:	429c      	cmp	r4, r3
 800c80c:	d101      	bne.n	800c812 <_fflush_r+0x62>
 800c80e:	68ac      	ldr	r4, [r5, #8]
 800c810:	e7df      	b.n	800c7d2 <_fflush_r+0x22>
 800c812:	4b04      	ldr	r3, [pc, #16]	; (800c824 <_fflush_r+0x74>)
 800c814:	429c      	cmp	r4, r3
 800c816:	bf08      	it	eq
 800c818:	68ec      	ldreq	r4, [r5, #12]
 800c81a:	e7da      	b.n	800c7d2 <_fflush_r+0x22>
 800c81c:	0800e824 	.word	0x0800e824
 800c820:	0800e844 	.word	0x0800e844
 800c824:	0800e804 	.word	0x0800e804

0800c828 <std>:
 800c828:	2300      	movs	r3, #0
 800c82a:	b510      	push	{r4, lr}
 800c82c:	4604      	mov	r4, r0
 800c82e:	e9c0 3300 	strd	r3, r3, [r0]
 800c832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c836:	6083      	str	r3, [r0, #8]
 800c838:	8181      	strh	r1, [r0, #12]
 800c83a:	6643      	str	r3, [r0, #100]	; 0x64
 800c83c:	81c2      	strh	r2, [r0, #14]
 800c83e:	6183      	str	r3, [r0, #24]
 800c840:	4619      	mov	r1, r3
 800c842:	2208      	movs	r2, #8
 800c844:	305c      	adds	r0, #92	; 0x5c
 800c846:	f7fe fabf 	bl	800adc8 <memset>
 800c84a:	4b05      	ldr	r3, [pc, #20]	; (800c860 <std+0x38>)
 800c84c:	6263      	str	r3, [r4, #36]	; 0x24
 800c84e:	4b05      	ldr	r3, [pc, #20]	; (800c864 <std+0x3c>)
 800c850:	62a3      	str	r3, [r4, #40]	; 0x28
 800c852:	4b05      	ldr	r3, [pc, #20]	; (800c868 <std+0x40>)
 800c854:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c856:	4b05      	ldr	r3, [pc, #20]	; (800c86c <std+0x44>)
 800c858:	6224      	str	r4, [r4, #32]
 800c85a:	6323      	str	r3, [r4, #48]	; 0x30
 800c85c:	bd10      	pop	{r4, pc}
 800c85e:	bf00      	nop
 800c860:	0800d999 	.word	0x0800d999
 800c864:	0800d9bb 	.word	0x0800d9bb
 800c868:	0800d9f3 	.word	0x0800d9f3
 800c86c:	0800da17 	.word	0x0800da17

0800c870 <_cleanup_r>:
 800c870:	4901      	ldr	r1, [pc, #4]	; (800c878 <_cleanup_r+0x8>)
 800c872:	f000 b8af 	b.w	800c9d4 <_fwalk_reent>
 800c876:	bf00      	nop
 800c878:	0800c7b1 	.word	0x0800c7b1

0800c87c <__sfmoreglue>:
 800c87c:	b570      	push	{r4, r5, r6, lr}
 800c87e:	2268      	movs	r2, #104	; 0x68
 800c880:	1e4d      	subs	r5, r1, #1
 800c882:	4355      	muls	r5, r2
 800c884:	460e      	mov	r6, r1
 800c886:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c88a:	f000 fd4b 	bl	800d324 <_malloc_r>
 800c88e:	4604      	mov	r4, r0
 800c890:	b140      	cbz	r0, 800c8a4 <__sfmoreglue+0x28>
 800c892:	2100      	movs	r1, #0
 800c894:	e9c0 1600 	strd	r1, r6, [r0]
 800c898:	300c      	adds	r0, #12
 800c89a:	60a0      	str	r0, [r4, #8]
 800c89c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c8a0:	f7fe fa92 	bl	800adc8 <memset>
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	bd70      	pop	{r4, r5, r6, pc}

0800c8a8 <__sfp_lock_acquire>:
 800c8a8:	4801      	ldr	r0, [pc, #4]	; (800c8b0 <__sfp_lock_acquire+0x8>)
 800c8aa:	f000 b8b8 	b.w	800ca1e <__retarget_lock_acquire_recursive>
 800c8ae:	bf00      	nop
 800c8b0:	20003201 	.word	0x20003201

0800c8b4 <__sfp_lock_release>:
 800c8b4:	4801      	ldr	r0, [pc, #4]	; (800c8bc <__sfp_lock_release+0x8>)
 800c8b6:	f000 b8b3 	b.w	800ca20 <__retarget_lock_release_recursive>
 800c8ba:	bf00      	nop
 800c8bc:	20003201 	.word	0x20003201

0800c8c0 <__sinit_lock_acquire>:
 800c8c0:	4801      	ldr	r0, [pc, #4]	; (800c8c8 <__sinit_lock_acquire+0x8>)
 800c8c2:	f000 b8ac 	b.w	800ca1e <__retarget_lock_acquire_recursive>
 800c8c6:	bf00      	nop
 800c8c8:	20003202 	.word	0x20003202

0800c8cc <__sinit_lock_release>:
 800c8cc:	4801      	ldr	r0, [pc, #4]	; (800c8d4 <__sinit_lock_release+0x8>)
 800c8ce:	f000 b8a7 	b.w	800ca20 <__retarget_lock_release_recursive>
 800c8d2:	bf00      	nop
 800c8d4:	20003202 	.word	0x20003202

0800c8d8 <__sinit>:
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	4604      	mov	r4, r0
 800c8dc:	f7ff fff0 	bl	800c8c0 <__sinit_lock_acquire>
 800c8e0:	69a3      	ldr	r3, [r4, #24]
 800c8e2:	b11b      	cbz	r3, 800c8ec <__sinit+0x14>
 800c8e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8e8:	f7ff bff0 	b.w	800c8cc <__sinit_lock_release>
 800c8ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c8f0:	6523      	str	r3, [r4, #80]	; 0x50
 800c8f2:	4b13      	ldr	r3, [pc, #76]	; (800c940 <__sinit+0x68>)
 800c8f4:	4a13      	ldr	r2, [pc, #76]	; (800c944 <__sinit+0x6c>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	62a2      	str	r2, [r4, #40]	; 0x28
 800c8fa:	42a3      	cmp	r3, r4
 800c8fc:	bf04      	itt	eq
 800c8fe:	2301      	moveq	r3, #1
 800c900:	61a3      	streq	r3, [r4, #24]
 800c902:	4620      	mov	r0, r4
 800c904:	f000 f820 	bl	800c948 <__sfp>
 800c908:	6060      	str	r0, [r4, #4]
 800c90a:	4620      	mov	r0, r4
 800c90c:	f000 f81c 	bl	800c948 <__sfp>
 800c910:	60a0      	str	r0, [r4, #8]
 800c912:	4620      	mov	r0, r4
 800c914:	f000 f818 	bl	800c948 <__sfp>
 800c918:	2200      	movs	r2, #0
 800c91a:	60e0      	str	r0, [r4, #12]
 800c91c:	2104      	movs	r1, #4
 800c91e:	6860      	ldr	r0, [r4, #4]
 800c920:	f7ff ff82 	bl	800c828 <std>
 800c924:	68a0      	ldr	r0, [r4, #8]
 800c926:	2201      	movs	r2, #1
 800c928:	2109      	movs	r1, #9
 800c92a:	f7ff ff7d 	bl	800c828 <std>
 800c92e:	68e0      	ldr	r0, [r4, #12]
 800c930:	2202      	movs	r2, #2
 800c932:	2112      	movs	r1, #18
 800c934:	f7ff ff78 	bl	800c828 <std>
 800c938:	2301      	movs	r3, #1
 800c93a:	61a3      	str	r3, [r4, #24]
 800c93c:	e7d2      	b.n	800c8e4 <__sinit+0xc>
 800c93e:	bf00      	nop
 800c940:	0800e73c 	.word	0x0800e73c
 800c944:	0800c871 	.word	0x0800c871

0800c948 <__sfp>:
 800c948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c94a:	4607      	mov	r7, r0
 800c94c:	f7ff ffac 	bl	800c8a8 <__sfp_lock_acquire>
 800c950:	4b1e      	ldr	r3, [pc, #120]	; (800c9cc <__sfp+0x84>)
 800c952:	681e      	ldr	r6, [r3, #0]
 800c954:	69b3      	ldr	r3, [r6, #24]
 800c956:	b913      	cbnz	r3, 800c95e <__sfp+0x16>
 800c958:	4630      	mov	r0, r6
 800c95a:	f7ff ffbd 	bl	800c8d8 <__sinit>
 800c95e:	3648      	adds	r6, #72	; 0x48
 800c960:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c964:	3b01      	subs	r3, #1
 800c966:	d503      	bpl.n	800c970 <__sfp+0x28>
 800c968:	6833      	ldr	r3, [r6, #0]
 800c96a:	b30b      	cbz	r3, 800c9b0 <__sfp+0x68>
 800c96c:	6836      	ldr	r6, [r6, #0]
 800c96e:	e7f7      	b.n	800c960 <__sfp+0x18>
 800c970:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c974:	b9d5      	cbnz	r5, 800c9ac <__sfp+0x64>
 800c976:	4b16      	ldr	r3, [pc, #88]	; (800c9d0 <__sfp+0x88>)
 800c978:	60e3      	str	r3, [r4, #12]
 800c97a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c97e:	6665      	str	r5, [r4, #100]	; 0x64
 800c980:	f000 f84c 	bl	800ca1c <__retarget_lock_init_recursive>
 800c984:	f7ff ff96 	bl	800c8b4 <__sfp_lock_release>
 800c988:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c98c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c990:	6025      	str	r5, [r4, #0]
 800c992:	61a5      	str	r5, [r4, #24]
 800c994:	2208      	movs	r2, #8
 800c996:	4629      	mov	r1, r5
 800c998:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c99c:	f7fe fa14 	bl	800adc8 <memset>
 800c9a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c9a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c9a8:	4620      	mov	r0, r4
 800c9aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9ac:	3468      	adds	r4, #104	; 0x68
 800c9ae:	e7d9      	b.n	800c964 <__sfp+0x1c>
 800c9b0:	2104      	movs	r1, #4
 800c9b2:	4638      	mov	r0, r7
 800c9b4:	f7ff ff62 	bl	800c87c <__sfmoreglue>
 800c9b8:	4604      	mov	r4, r0
 800c9ba:	6030      	str	r0, [r6, #0]
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d1d5      	bne.n	800c96c <__sfp+0x24>
 800c9c0:	f7ff ff78 	bl	800c8b4 <__sfp_lock_release>
 800c9c4:	230c      	movs	r3, #12
 800c9c6:	603b      	str	r3, [r7, #0]
 800c9c8:	e7ee      	b.n	800c9a8 <__sfp+0x60>
 800c9ca:	bf00      	nop
 800c9cc:	0800e73c 	.word	0x0800e73c
 800c9d0:	ffff0001 	.word	0xffff0001

0800c9d4 <_fwalk_reent>:
 800c9d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9d8:	4606      	mov	r6, r0
 800c9da:	4688      	mov	r8, r1
 800c9dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c9e0:	2700      	movs	r7, #0
 800c9e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9e6:	f1b9 0901 	subs.w	r9, r9, #1
 800c9ea:	d505      	bpl.n	800c9f8 <_fwalk_reent+0x24>
 800c9ec:	6824      	ldr	r4, [r4, #0]
 800c9ee:	2c00      	cmp	r4, #0
 800c9f0:	d1f7      	bne.n	800c9e2 <_fwalk_reent+0xe>
 800c9f2:	4638      	mov	r0, r7
 800c9f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9f8:	89ab      	ldrh	r3, [r5, #12]
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d907      	bls.n	800ca0e <_fwalk_reent+0x3a>
 800c9fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca02:	3301      	adds	r3, #1
 800ca04:	d003      	beq.n	800ca0e <_fwalk_reent+0x3a>
 800ca06:	4629      	mov	r1, r5
 800ca08:	4630      	mov	r0, r6
 800ca0a:	47c0      	blx	r8
 800ca0c:	4307      	orrs	r7, r0
 800ca0e:	3568      	adds	r5, #104	; 0x68
 800ca10:	e7e9      	b.n	800c9e6 <_fwalk_reent+0x12>
	...

0800ca14 <_localeconv_r>:
 800ca14:	4800      	ldr	r0, [pc, #0]	; (800ca18 <_localeconv_r+0x4>)
 800ca16:	4770      	bx	lr
 800ca18:	20000160 	.word	0x20000160

0800ca1c <__retarget_lock_init_recursive>:
 800ca1c:	4770      	bx	lr

0800ca1e <__retarget_lock_acquire_recursive>:
 800ca1e:	4770      	bx	lr

0800ca20 <__retarget_lock_release_recursive>:
 800ca20:	4770      	bx	lr

0800ca22 <__swhatbuf_r>:
 800ca22:	b570      	push	{r4, r5, r6, lr}
 800ca24:	460e      	mov	r6, r1
 800ca26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca2a:	2900      	cmp	r1, #0
 800ca2c:	b096      	sub	sp, #88	; 0x58
 800ca2e:	4614      	mov	r4, r2
 800ca30:	461d      	mov	r5, r3
 800ca32:	da08      	bge.n	800ca46 <__swhatbuf_r+0x24>
 800ca34:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	602a      	str	r2, [r5, #0]
 800ca3c:	061a      	lsls	r2, r3, #24
 800ca3e:	d410      	bmi.n	800ca62 <__swhatbuf_r+0x40>
 800ca40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca44:	e00e      	b.n	800ca64 <__swhatbuf_r+0x42>
 800ca46:	466a      	mov	r2, sp
 800ca48:	f001 f83c 	bl	800dac4 <_fstat_r>
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	dbf1      	blt.n	800ca34 <__swhatbuf_r+0x12>
 800ca50:	9a01      	ldr	r2, [sp, #4]
 800ca52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ca56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ca5a:	425a      	negs	r2, r3
 800ca5c:	415a      	adcs	r2, r3
 800ca5e:	602a      	str	r2, [r5, #0]
 800ca60:	e7ee      	b.n	800ca40 <__swhatbuf_r+0x1e>
 800ca62:	2340      	movs	r3, #64	; 0x40
 800ca64:	2000      	movs	r0, #0
 800ca66:	6023      	str	r3, [r4, #0]
 800ca68:	b016      	add	sp, #88	; 0x58
 800ca6a:	bd70      	pop	{r4, r5, r6, pc}

0800ca6c <__smakebuf_r>:
 800ca6c:	898b      	ldrh	r3, [r1, #12]
 800ca6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca70:	079d      	lsls	r5, r3, #30
 800ca72:	4606      	mov	r6, r0
 800ca74:	460c      	mov	r4, r1
 800ca76:	d507      	bpl.n	800ca88 <__smakebuf_r+0x1c>
 800ca78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca7c:	6023      	str	r3, [r4, #0]
 800ca7e:	6123      	str	r3, [r4, #16]
 800ca80:	2301      	movs	r3, #1
 800ca82:	6163      	str	r3, [r4, #20]
 800ca84:	b002      	add	sp, #8
 800ca86:	bd70      	pop	{r4, r5, r6, pc}
 800ca88:	ab01      	add	r3, sp, #4
 800ca8a:	466a      	mov	r2, sp
 800ca8c:	f7ff ffc9 	bl	800ca22 <__swhatbuf_r>
 800ca90:	9900      	ldr	r1, [sp, #0]
 800ca92:	4605      	mov	r5, r0
 800ca94:	4630      	mov	r0, r6
 800ca96:	f000 fc45 	bl	800d324 <_malloc_r>
 800ca9a:	b948      	cbnz	r0, 800cab0 <__smakebuf_r+0x44>
 800ca9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa0:	059a      	lsls	r2, r3, #22
 800caa2:	d4ef      	bmi.n	800ca84 <__smakebuf_r+0x18>
 800caa4:	f023 0303 	bic.w	r3, r3, #3
 800caa8:	f043 0302 	orr.w	r3, r3, #2
 800caac:	81a3      	strh	r3, [r4, #12]
 800caae:	e7e3      	b.n	800ca78 <__smakebuf_r+0xc>
 800cab0:	4b0d      	ldr	r3, [pc, #52]	; (800cae8 <__smakebuf_r+0x7c>)
 800cab2:	62b3      	str	r3, [r6, #40]	; 0x28
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	6020      	str	r0, [r4, #0]
 800cab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cabc:	81a3      	strh	r3, [r4, #12]
 800cabe:	9b00      	ldr	r3, [sp, #0]
 800cac0:	6163      	str	r3, [r4, #20]
 800cac2:	9b01      	ldr	r3, [sp, #4]
 800cac4:	6120      	str	r0, [r4, #16]
 800cac6:	b15b      	cbz	r3, 800cae0 <__smakebuf_r+0x74>
 800cac8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cacc:	4630      	mov	r0, r6
 800cace:	f001 f80b 	bl	800dae8 <_isatty_r>
 800cad2:	b128      	cbz	r0, 800cae0 <__smakebuf_r+0x74>
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	f023 0303 	bic.w	r3, r3, #3
 800cada:	f043 0301 	orr.w	r3, r3, #1
 800cade:	81a3      	strh	r3, [r4, #12]
 800cae0:	89a0      	ldrh	r0, [r4, #12]
 800cae2:	4305      	orrs	r5, r0
 800cae4:	81a5      	strh	r5, [r4, #12]
 800cae6:	e7cd      	b.n	800ca84 <__smakebuf_r+0x18>
 800cae8:	0800c871 	.word	0x0800c871

0800caec <malloc>:
 800caec:	4b02      	ldr	r3, [pc, #8]	; (800caf8 <malloc+0xc>)
 800caee:	4601      	mov	r1, r0
 800caf0:	6818      	ldr	r0, [r3, #0]
 800caf2:	f000 bc17 	b.w	800d324 <_malloc_r>
 800caf6:	bf00      	nop
 800caf8:	2000000c 	.word	0x2000000c

0800cafc <memcpy>:
 800cafc:	440a      	add	r2, r1
 800cafe:	4291      	cmp	r1, r2
 800cb00:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb04:	d100      	bne.n	800cb08 <memcpy+0xc>
 800cb06:	4770      	bx	lr
 800cb08:	b510      	push	{r4, lr}
 800cb0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb12:	4291      	cmp	r1, r2
 800cb14:	d1f9      	bne.n	800cb0a <memcpy+0xe>
 800cb16:	bd10      	pop	{r4, pc}

0800cb18 <_Balloc>:
 800cb18:	b570      	push	{r4, r5, r6, lr}
 800cb1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cb1c:	4604      	mov	r4, r0
 800cb1e:	460d      	mov	r5, r1
 800cb20:	b976      	cbnz	r6, 800cb40 <_Balloc+0x28>
 800cb22:	2010      	movs	r0, #16
 800cb24:	f7ff ffe2 	bl	800caec <malloc>
 800cb28:	4602      	mov	r2, r0
 800cb2a:	6260      	str	r0, [r4, #36]	; 0x24
 800cb2c:	b920      	cbnz	r0, 800cb38 <_Balloc+0x20>
 800cb2e:	4b18      	ldr	r3, [pc, #96]	; (800cb90 <_Balloc+0x78>)
 800cb30:	4818      	ldr	r0, [pc, #96]	; (800cb94 <_Balloc+0x7c>)
 800cb32:	2166      	movs	r1, #102	; 0x66
 800cb34:	f000 ff86 	bl	800da44 <__assert_func>
 800cb38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb3c:	6006      	str	r6, [r0, #0]
 800cb3e:	60c6      	str	r6, [r0, #12]
 800cb40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cb42:	68f3      	ldr	r3, [r6, #12]
 800cb44:	b183      	cbz	r3, 800cb68 <_Balloc+0x50>
 800cb46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb48:	68db      	ldr	r3, [r3, #12]
 800cb4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb4e:	b9b8      	cbnz	r0, 800cb80 <_Balloc+0x68>
 800cb50:	2101      	movs	r1, #1
 800cb52:	fa01 f605 	lsl.w	r6, r1, r5
 800cb56:	1d72      	adds	r2, r6, #5
 800cb58:	0092      	lsls	r2, r2, #2
 800cb5a:	4620      	mov	r0, r4
 800cb5c:	f000 fb60 	bl	800d220 <_calloc_r>
 800cb60:	b160      	cbz	r0, 800cb7c <_Balloc+0x64>
 800cb62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb66:	e00e      	b.n	800cb86 <_Balloc+0x6e>
 800cb68:	2221      	movs	r2, #33	; 0x21
 800cb6a:	2104      	movs	r1, #4
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	f000 fb57 	bl	800d220 <_calloc_r>
 800cb72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb74:	60f0      	str	r0, [r6, #12]
 800cb76:	68db      	ldr	r3, [r3, #12]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d1e4      	bne.n	800cb46 <_Balloc+0x2e>
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	bd70      	pop	{r4, r5, r6, pc}
 800cb80:	6802      	ldr	r2, [r0, #0]
 800cb82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb86:	2300      	movs	r3, #0
 800cb88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb8c:	e7f7      	b.n	800cb7e <_Balloc+0x66>
 800cb8e:	bf00      	nop
 800cb90:	0800e781 	.word	0x0800e781
 800cb94:	0800e864 	.word	0x0800e864

0800cb98 <_Bfree>:
 800cb98:	b570      	push	{r4, r5, r6, lr}
 800cb9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cb9c:	4605      	mov	r5, r0
 800cb9e:	460c      	mov	r4, r1
 800cba0:	b976      	cbnz	r6, 800cbc0 <_Bfree+0x28>
 800cba2:	2010      	movs	r0, #16
 800cba4:	f7ff ffa2 	bl	800caec <malloc>
 800cba8:	4602      	mov	r2, r0
 800cbaa:	6268      	str	r0, [r5, #36]	; 0x24
 800cbac:	b920      	cbnz	r0, 800cbb8 <_Bfree+0x20>
 800cbae:	4b09      	ldr	r3, [pc, #36]	; (800cbd4 <_Bfree+0x3c>)
 800cbb0:	4809      	ldr	r0, [pc, #36]	; (800cbd8 <_Bfree+0x40>)
 800cbb2:	218a      	movs	r1, #138	; 0x8a
 800cbb4:	f000 ff46 	bl	800da44 <__assert_func>
 800cbb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbbc:	6006      	str	r6, [r0, #0]
 800cbbe:	60c6      	str	r6, [r0, #12]
 800cbc0:	b13c      	cbz	r4, 800cbd2 <_Bfree+0x3a>
 800cbc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cbc4:	6862      	ldr	r2, [r4, #4]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cbcc:	6021      	str	r1, [r4, #0]
 800cbce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbd2:	bd70      	pop	{r4, r5, r6, pc}
 800cbd4:	0800e781 	.word	0x0800e781
 800cbd8:	0800e864 	.word	0x0800e864

0800cbdc <__multadd>:
 800cbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbe0:	690d      	ldr	r5, [r1, #16]
 800cbe2:	4607      	mov	r7, r0
 800cbe4:	460c      	mov	r4, r1
 800cbe6:	461e      	mov	r6, r3
 800cbe8:	f101 0c14 	add.w	ip, r1, #20
 800cbec:	2000      	movs	r0, #0
 800cbee:	f8dc 3000 	ldr.w	r3, [ip]
 800cbf2:	b299      	uxth	r1, r3
 800cbf4:	fb02 6101 	mla	r1, r2, r1, r6
 800cbf8:	0c1e      	lsrs	r6, r3, #16
 800cbfa:	0c0b      	lsrs	r3, r1, #16
 800cbfc:	fb02 3306 	mla	r3, r2, r6, r3
 800cc00:	b289      	uxth	r1, r1
 800cc02:	3001      	adds	r0, #1
 800cc04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc08:	4285      	cmp	r5, r0
 800cc0a:	f84c 1b04 	str.w	r1, [ip], #4
 800cc0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc12:	dcec      	bgt.n	800cbee <__multadd+0x12>
 800cc14:	b30e      	cbz	r6, 800cc5a <__multadd+0x7e>
 800cc16:	68a3      	ldr	r3, [r4, #8]
 800cc18:	42ab      	cmp	r3, r5
 800cc1a:	dc19      	bgt.n	800cc50 <__multadd+0x74>
 800cc1c:	6861      	ldr	r1, [r4, #4]
 800cc1e:	4638      	mov	r0, r7
 800cc20:	3101      	adds	r1, #1
 800cc22:	f7ff ff79 	bl	800cb18 <_Balloc>
 800cc26:	4680      	mov	r8, r0
 800cc28:	b928      	cbnz	r0, 800cc36 <__multadd+0x5a>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	4b0c      	ldr	r3, [pc, #48]	; (800cc60 <__multadd+0x84>)
 800cc2e:	480d      	ldr	r0, [pc, #52]	; (800cc64 <__multadd+0x88>)
 800cc30:	21b5      	movs	r1, #181	; 0xb5
 800cc32:	f000 ff07 	bl	800da44 <__assert_func>
 800cc36:	6922      	ldr	r2, [r4, #16]
 800cc38:	3202      	adds	r2, #2
 800cc3a:	f104 010c 	add.w	r1, r4, #12
 800cc3e:	0092      	lsls	r2, r2, #2
 800cc40:	300c      	adds	r0, #12
 800cc42:	f7ff ff5b 	bl	800cafc <memcpy>
 800cc46:	4621      	mov	r1, r4
 800cc48:	4638      	mov	r0, r7
 800cc4a:	f7ff ffa5 	bl	800cb98 <_Bfree>
 800cc4e:	4644      	mov	r4, r8
 800cc50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc54:	3501      	adds	r5, #1
 800cc56:	615e      	str	r6, [r3, #20]
 800cc58:	6125      	str	r5, [r4, #16]
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc60:	0800e7f3 	.word	0x0800e7f3
 800cc64:	0800e864 	.word	0x0800e864

0800cc68 <__hi0bits>:
 800cc68:	0c03      	lsrs	r3, r0, #16
 800cc6a:	041b      	lsls	r3, r3, #16
 800cc6c:	b9d3      	cbnz	r3, 800cca4 <__hi0bits+0x3c>
 800cc6e:	0400      	lsls	r0, r0, #16
 800cc70:	2310      	movs	r3, #16
 800cc72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cc76:	bf04      	itt	eq
 800cc78:	0200      	lsleq	r0, r0, #8
 800cc7a:	3308      	addeq	r3, #8
 800cc7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cc80:	bf04      	itt	eq
 800cc82:	0100      	lsleq	r0, r0, #4
 800cc84:	3304      	addeq	r3, #4
 800cc86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cc8a:	bf04      	itt	eq
 800cc8c:	0080      	lsleq	r0, r0, #2
 800cc8e:	3302      	addeq	r3, #2
 800cc90:	2800      	cmp	r0, #0
 800cc92:	db05      	blt.n	800cca0 <__hi0bits+0x38>
 800cc94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cc98:	f103 0301 	add.w	r3, r3, #1
 800cc9c:	bf08      	it	eq
 800cc9e:	2320      	moveq	r3, #32
 800cca0:	4618      	mov	r0, r3
 800cca2:	4770      	bx	lr
 800cca4:	2300      	movs	r3, #0
 800cca6:	e7e4      	b.n	800cc72 <__hi0bits+0xa>

0800cca8 <__lo0bits>:
 800cca8:	6803      	ldr	r3, [r0, #0]
 800ccaa:	f013 0207 	ands.w	r2, r3, #7
 800ccae:	4601      	mov	r1, r0
 800ccb0:	d00b      	beq.n	800ccca <__lo0bits+0x22>
 800ccb2:	07da      	lsls	r2, r3, #31
 800ccb4:	d423      	bmi.n	800ccfe <__lo0bits+0x56>
 800ccb6:	0798      	lsls	r0, r3, #30
 800ccb8:	bf49      	itett	mi
 800ccba:	085b      	lsrmi	r3, r3, #1
 800ccbc:	089b      	lsrpl	r3, r3, #2
 800ccbe:	2001      	movmi	r0, #1
 800ccc0:	600b      	strmi	r3, [r1, #0]
 800ccc2:	bf5c      	itt	pl
 800ccc4:	600b      	strpl	r3, [r1, #0]
 800ccc6:	2002      	movpl	r0, #2
 800ccc8:	4770      	bx	lr
 800ccca:	b298      	uxth	r0, r3
 800cccc:	b9a8      	cbnz	r0, 800ccfa <__lo0bits+0x52>
 800ccce:	0c1b      	lsrs	r3, r3, #16
 800ccd0:	2010      	movs	r0, #16
 800ccd2:	b2da      	uxtb	r2, r3
 800ccd4:	b90a      	cbnz	r2, 800ccda <__lo0bits+0x32>
 800ccd6:	3008      	adds	r0, #8
 800ccd8:	0a1b      	lsrs	r3, r3, #8
 800ccda:	071a      	lsls	r2, r3, #28
 800ccdc:	bf04      	itt	eq
 800ccde:	091b      	lsreq	r3, r3, #4
 800cce0:	3004      	addeq	r0, #4
 800cce2:	079a      	lsls	r2, r3, #30
 800cce4:	bf04      	itt	eq
 800cce6:	089b      	lsreq	r3, r3, #2
 800cce8:	3002      	addeq	r0, #2
 800ccea:	07da      	lsls	r2, r3, #31
 800ccec:	d403      	bmi.n	800ccf6 <__lo0bits+0x4e>
 800ccee:	085b      	lsrs	r3, r3, #1
 800ccf0:	f100 0001 	add.w	r0, r0, #1
 800ccf4:	d005      	beq.n	800cd02 <__lo0bits+0x5a>
 800ccf6:	600b      	str	r3, [r1, #0]
 800ccf8:	4770      	bx	lr
 800ccfa:	4610      	mov	r0, r2
 800ccfc:	e7e9      	b.n	800ccd2 <__lo0bits+0x2a>
 800ccfe:	2000      	movs	r0, #0
 800cd00:	4770      	bx	lr
 800cd02:	2020      	movs	r0, #32
 800cd04:	4770      	bx	lr
	...

0800cd08 <__i2b>:
 800cd08:	b510      	push	{r4, lr}
 800cd0a:	460c      	mov	r4, r1
 800cd0c:	2101      	movs	r1, #1
 800cd0e:	f7ff ff03 	bl	800cb18 <_Balloc>
 800cd12:	4602      	mov	r2, r0
 800cd14:	b928      	cbnz	r0, 800cd22 <__i2b+0x1a>
 800cd16:	4b05      	ldr	r3, [pc, #20]	; (800cd2c <__i2b+0x24>)
 800cd18:	4805      	ldr	r0, [pc, #20]	; (800cd30 <__i2b+0x28>)
 800cd1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cd1e:	f000 fe91 	bl	800da44 <__assert_func>
 800cd22:	2301      	movs	r3, #1
 800cd24:	6144      	str	r4, [r0, #20]
 800cd26:	6103      	str	r3, [r0, #16]
 800cd28:	bd10      	pop	{r4, pc}
 800cd2a:	bf00      	nop
 800cd2c:	0800e7f3 	.word	0x0800e7f3
 800cd30:	0800e864 	.word	0x0800e864

0800cd34 <__multiply>:
 800cd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd38:	4691      	mov	r9, r2
 800cd3a:	690a      	ldr	r2, [r1, #16]
 800cd3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	bfb8      	it	lt
 800cd44:	460b      	movlt	r3, r1
 800cd46:	460c      	mov	r4, r1
 800cd48:	bfbc      	itt	lt
 800cd4a:	464c      	movlt	r4, r9
 800cd4c:	4699      	movlt	r9, r3
 800cd4e:	6927      	ldr	r7, [r4, #16]
 800cd50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cd54:	68a3      	ldr	r3, [r4, #8]
 800cd56:	6861      	ldr	r1, [r4, #4]
 800cd58:	eb07 060a 	add.w	r6, r7, sl
 800cd5c:	42b3      	cmp	r3, r6
 800cd5e:	b085      	sub	sp, #20
 800cd60:	bfb8      	it	lt
 800cd62:	3101      	addlt	r1, #1
 800cd64:	f7ff fed8 	bl	800cb18 <_Balloc>
 800cd68:	b930      	cbnz	r0, 800cd78 <__multiply+0x44>
 800cd6a:	4602      	mov	r2, r0
 800cd6c:	4b44      	ldr	r3, [pc, #272]	; (800ce80 <__multiply+0x14c>)
 800cd6e:	4845      	ldr	r0, [pc, #276]	; (800ce84 <__multiply+0x150>)
 800cd70:	f240 115d 	movw	r1, #349	; 0x15d
 800cd74:	f000 fe66 	bl	800da44 <__assert_func>
 800cd78:	f100 0514 	add.w	r5, r0, #20
 800cd7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cd80:	462b      	mov	r3, r5
 800cd82:	2200      	movs	r2, #0
 800cd84:	4543      	cmp	r3, r8
 800cd86:	d321      	bcc.n	800cdcc <__multiply+0x98>
 800cd88:	f104 0314 	add.w	r3, r4, #20
 800cd8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cd90:	f109 0314 	add.w	r3, r9, #20
 800cd94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cd98:	9202      	str	r2, [sp, #8]
 800cd9a:	1b3a      	subs	r2, r7, r4
 800cd9c:	3a15      	subs	r2, #21
 800cd9e:	f022 0203 	bic.w	r2, r2, #3
 800cda2:	3204      	adds	r2, #4
 800cda4:	f104 0115 	add.w	r1, r4, #21
 800cda8:	428f      	cmp	r7, r1
 800cdaa:	bf38      	it	cc
 800cdac:	2204      	movcc	r2, #4
 800cdae:	9201      	str	r2, [sp, #4]
 800cdb0:	9a02      	ldr	r2, [sp, #8]
 800cdb2:	9303      	str	r3, [sp, #12]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d80c      	bhi.n	800cdd2 <__multiply+0x9e>
 800cdb8:	2e00      	cmp	r6, #0
 800cdba:	dd03      	ble.n	800cdc4 <__multiply+0x90>
 800cdbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d05a      	beq.n	800ce7a <__multiply+0x146>
 800cdc4:	6106      	str	r6, [r0, #16]
 800cdc6:	b005      	add	sp, #20
 800cdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdcc:	f843 2b04 	str.w	r2, [r3], #4
 800cdd0:	e7d8      	b.n	800cd84 <__multiply+0x50>
 800cdd2:	f8b3 a000 	ldrh.w	sl, [r3]
 800cdd6:	f1ba 0f00 	cmp.w	sl, #0
 800cdda:	d024      	beq.n	800ce26 <__multiply+0xf2>
 800cddc:	f104 0e14 	add.w	lr, r4, #20
 800cde0:	46a9      	mov	r9, r5
 800cde2:	f04f 0c00 	mov.w	ip, #0
 800cde6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cdea:	f8d9 1000 	ldr.w	r1, [r9]
 800cdee:	fa1f fb82 	uxth.w	fp, r2
 800cdf2:	b289      	uxth	r1, r1
 800cdf4:	fb0a 110b 	mla	r1, sl, fp, r1
 800cdf8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cdfc:	f8d9 2000 	ldr.w	r2, [r9]
 800ce00:	4461      	add	r1, ip
 800ce02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ce06:	fb0a c20b 	mla	r2, sl, fp, ip
 800ce0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ce0e:	b289      	uxth	r1, r1
 800ce10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ce14:	4577      	cmp	r7, lr
 800ce16:	f849 1b04 	str.w	r1, [r9], #4
 800ce1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ce1e:	d8e2      	bhi.n	800cde6 <__multiply+0xb2>
 800ce20:	9a01      	ldr	r2, [sp, #4]
 800ce22:	f845 c002 	str.w	ip, [r5, r2]
 800ce26:	9a03      	ldr	r2, [sp, #12]
 800ce28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ce2c:	3304      	adds	r3, #4
 800ce2e:	f1b9 0f00 	cmp.w	r9, #0
 800ce32:	d020      	beq.n	800ce76 <__multiply+0x142>
 800ce34:	6829      	ldr	r1, [r5, #0]
 800ce36:	f104 0c14 	add.w	ip, r4, #20
 800ce3a:	46ae      	mov	lr, r5
 800ce3c:	f04f 0a00 	mov.w	sl, #0
 800ce40:	f8bc b000 	ldrh.w	fp, [ip]
 800ce44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ce48:	fb09 220b 	mla	r2, r9, fp, r2
 800ce4c:	4492      	add	sl, r2
 800ce4e:	b289      	uxth	r1, r1
 800ce50:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ce54:	f84e 1b04 	str.w	r1, [lr], #4
 800ce58:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ce5c:	f8be 1000 	ldrh.w	r1, [lr]
 800ce60:	0c12      	lsrs	r2, r2, #16
 800ce62:	fb09 1102 	mla	r1, r9, r2, r1
 800ce66:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ce6a:	4567      	cmp	r7, ip
 800ce6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ce70:	d8e6      	bhi.n	800ce40 <__multiply+0x10c>
 800ce72:	9a01      	ldr	r2, [sp, #4]
 800ce74:	50a9      	str	r1, [r5, r2]
 800ce76:	3504      	adds	r5, #4
 800ce78:	e79a      	b.n	800cdb0 <__multiply+0x7c>
 800ce7a:	3e01      	subs	r6, #1
 800ce7c:	e79c      	b.n	800cdb8 <__multiply+0x84>
 800ce7e:	bf00      	nop
 800ce80:	0800e7f3 	.word	0x0800e7f3
 800ce84:	0800e864 	.word	0x0800e864

0800ce88 <__pow5mult>:
 800ce88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce8c:	4615      	mov	r5, r2
 800ce8e:	f012 0203 	ands.w	r2, r2, #3
 800ce92:	4606      	mov	r6, r0
 800ce94:	460f      	mov	r7, r1
 800ce96:	d007      	beq.n	800cea8 <__pow5mult+0x20>
 800ce98:	4c25      	ldr	r4, [pc, #148]	; (800cf30 <__pow5mult+0xa8>)
 800ce9a:	3a01      	subs	r2, #1
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cea2:	f7ff fe9b 	bl	800cbdc <__multadd>
 800cea6:	4607      	mov	r7, r0
 800cea8:	10ad      	asrs	r5, r5, #2
 800ceaa:	d03d      	beq.n	800cf28 <__pow5mult+0xa0>
 800ceac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ceae:	b97c      	cbnz	r4, 800ced0 <__pow5mult+0x48>
 800ceb0:	2010      	movs	r0, #16
 800ceb2:	f7ff fe1b 	bl	800caec <malloc>
 800ceb6:	4602      	mov	r2, r0
 800ceb8:	6270      	str	r0, [r6, #36]	; 0x24
 800ceba:	b928      	cbnz	r0, 800cec8 <__pow5mult+0x40>
 800cebc:	4b1d      	ldr	r3, [pc, #116]	; (800cf34 <__pow5mult+0xac>)
 800cebe:	481e      	ldr	r0, [pc, #120]	; (800cf38 <__pow5mult+0xb0>)
 800cec0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cec4:	f000 fdbe 	bl	800da44 <__assert_func>
 800cec8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cecc:	6004      	str	r4, [r0, #0]
 800cece:	60c4      	str	r4, [r0, #12]
 800ced0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ced4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ced8:	b94c      	cbnz	r4, 800ceee <__pow5mult+0x66>
 800ceda:	f240 2171 	movw	r1, #625	; 0x271
 800cede:	4630      	mov	r0, r6
 800cee0:	f7ff ff12 	bl	800cd08 <__i2b>
 800cee4:	2300      	movs	r3, #0
 800cee6:	f8c8 0008 	str.w	r0, [r8, #8]
 800ceea:	4604      	mov	r4, r0
 800ceec:	6003      	str	r3, [r0, #0]
 800ceee:	f04f 0900 	mov.w	r9, #0
 800cef2:	07eb      	lsls	r3, r5, #31
 800cef4:	d50a      	bpl.n	800cf0c <__pow5mult+0x84>
 800cef6:	4639      	mov	r1, r7
 800cef8:	4622      	mov	r2, r4
 800cefa:	4630      	mov	r0, r6
 800cefc:	f7ff ff1a 	bl	800cd34 <__multiply>
 800cf00:	4639      	mov	r1, r7
 800cf02:	4680      	mov	r8, r0
 800cf04:	4630      	mov	r0, r6
 800cf06:	f7ff fe47 	bl	800cb98 <_Bfree>
 800cf0a:	4647      	mov	r7, r8
 800cf0c:	106d      	asrs	r5, r5, #1
 800cf0e:	d00b      	beq.n	800cf28 <__pow5mult+0xa0>
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	b938      	cbnz	r0, 800cf24 <__pow5mult+0x9c>
 800cf14:	4622      	mov	r2, r4
 800cf16:	4621      	mov	r1, r4
 800cf18:	4630      	mov	r0, r6
 800cf1a:	f7ff ff0b 	bl	800cd34 <__multiply>
 800cf1e:	6020      	str	r0, [r4, #0]
 800cf20:	f8c0 9000 	str.w	r9, [r0]
 800cf24:	4604      	mov	r4, r0
 800cf26:	e7e4      	b.n	800cef2 <__pow5mult+0x6a>
 800cf28:	4638      	mov	r0, r7
 800cf2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf2e:	bf00      	nop
 800cf30:	0800e9b0 	.word	0x0800e9b0
 800cf34:	0800e781 	.word	0x0800e781
 800cf38:	0800e864 	.word	0x0800e864

0800cf3c <__lshift>:
 800cf3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf40:	460c      	mov	r4, r1
 800cf42:	6849      	ldr	r1, [r1, #4]
 800cf44:	6923      	ldr	r3, [r4, #16]
 800cf46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cf4a:	68a3      	ldr	r3, [r4, #8]
 800cf4c:	4607      	mov	r7, r0
 800cf4e:	4691      	mov	r9, r2
 800cf50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cf54:	f108 0601 	add.w	r6, r8, #1
 800cf58:	42b3      	cmp	r3, r6
 800cf5a:	db0b      	blt.n	800cf74 <__lshift+0x38>
 800cf5c:	4638      	mov	r0, r7
 800cf5e:	f7ff fddb 	bl	800cb18 <_Balloc>
 800cf62:	4605      	mov	r5, r0
 800cf64:	b948      	cbnz	r0, 800cf7a <__lshift+0x3e>
 800cf66:	4602      	mov	r2, r0
 800cf68:	4b2a      	ldr	r3, [pc, #168]	; (800d014 <__lshift+0xd8>)
 800cf6a:	482b      	ldr	r0, [pc, #172]	; (800d018 <__lshift+0xdc>)
 800cf6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cf70:	f000 fd68 	bl	800da44 <__assert_func>
 800cf74:	3101      	adds	r1, #1
 800cf76:	005b      	lsls	r3, r3, #1
 800cf78:	e7ee      	b.n	800cf58 <__lshift+0x1c>
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	f100 0114 	add.w	r1, r0, #20
 800cf80:	f100 0210 	add.w	r2, r0, #16
 800cf84:	4618      	mov	r0, r3
 800cf86:	4553      	cmp	r3, sl
 800cf88:	db37      	blt.n	800cffa <__lshift+0xbe>
 800cf8a:	6920      	ldr	r0, [r4, #16]
 800cf8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cf90:	f104 0314 	add.w	r3, r4, #20
 800cf94:	f019 091f 	ands.w	r9, r9, #31
 800cf98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cfa0:	d02f      	beq.n	800d002 <__lshift+0xc6>
 800cfa2:	f1c9 0e20 	rsb	lr, r9, #32
 800cfa6:	468a      	mov	sl, r1
 800cfa8:	f04f 0c00 	mov.w	ip, #0
 800cfac:	681a      	ldr	r2, [r3, #0]
 800cfae:	fa02 f209 	lsl.w	r2, r2, r9
 800cfb2:	ea42 020c 	orr.w	r2, r2, ip
 800cfb6:	f84a 2b04 	str.w	r2, [sl], #4
 800cfba:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfbe:	4298      	cmp	r0, r3
 800cfc0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cfc4:	d8f2      	bhi.n	800cfac <__lshift+0x70>
 800cfc6:	1b03      	subs	r3, r0, r4
 800cfc8:	3b15      	subs	r3, #21
 800cfca:	f023 0303 	bic.w	r3, r3, #3
 800cfce:	3304      	adds	r3, #4
 800cfd0:	f104 0215 	add.w	r2, r4, #21
 800cfd4:	4290      	cmp	r0, r2
 800cfd6:	bf38      	it	cc
 800cfd8:	2304      	movcc	r3, #4
 800cfda:	f841 c003 	str.w	ip, [r1, r3]
 800cfde:	f1bc 0f00 	cmp.w	ip, #0
 800cfe2:	d001      	beq.n	800cfe8 <__lshift+0xac>
 800cfe4:	f108 0602 	add.w	r6, r8, #2
 800cfe8:	3e01      	subs	r6, #1
 800cfea:	4638      	mov	r0, r7
 800cfec:	612e      	str	r6, [r5, #16]
 800cfee:	4621      	mov	r1, r4
 800cff0:	f7ff fdd2 	bl	800cb98 <_Bfree>
 800cff4:	4628      	mov	r0, r5
 800cff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cffa:	f842 0f04 	str.w	r0, [r2, #4]!
 800cffe:	3301      	adds	r3, #1
 800d000:	e7c1      	b.n	800cf86 <__lshift+0x4a>
 800d002:	3904      	subs	r1, #4
 800d004:	f853 2b04 	ldr.w	r2, [r3], #4
 800d008:	f841 2f04 	str.w	r2, [r1, #4]!
 800d00c:	4298      	cmp	r0, r3
 800d00e:	d8f9      	bhi.n	800d004 <__lshift+0xc8>
 800d010:	e7ea      	b.n	800cfe8 <__lshift+0xac>
 800d012:	bf00      	nop
 800d014:	0800e7f3 	.word	0x0800e7f3
 800d018:	0800e864 	.word	0x0800e864

0800d01c <__mcmp>:
 800d01c:	b530      	push	{r4, r5, lr}
 800d01e:	6902      	ldr	r2, [r0, #16]
 800d020:	690c      	ldr	r4, [r1, #16]
 800d022:	1b12      	subs	r2, r2, r4
 800d024:	d10e      	bne.n	800d044 <__mcmp+0x28>
 800d026:	f100 0314 	add.w	r3, r0, #20
 800d02a:	3114      	adds	r1, #20
 800d02c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d030:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d034:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d038:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d03c:	42a5      	cmp	r5, r4
 800d03e:	d003      	beq.n	800d048 <__mcmp+0x2c>
 800d040:	d305      	bcc.n	800d04e <__mcmp+0x32>
 800d042:	2201      	movs	r2, #1
 800d044:	4610      	mov	r0, r2
 800d046:	bd30      	pop	{r4, r5, pc}
 800d048:	4283      	cmp	r3, r0
 800d04a:	d3f3      	bcc.n	800d034 <__mcmp+0x18>
 800d04c:	e7fa      	b.n	800d044 <__mcmp+0x28>
 800d04e:	f04f 32ff 	mov.w	r2, #4294967295
 800d052:	e7f7      	b.n	800d044 <__mcmp+0x28>

0800d054 <__mdiff>:
 800d054:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d058:	460c      	mov	r4, r1
 800d05a:	4606      	mov	r6, r0
 800d05c:	4611      	mov	r1, r2
 800d05e:	4620      	mov	r0, r4
 800d060:	4690      	mov	r8, r2
 800d062:	f7ff ffdb 	bl	800d01c <__mcmp>
 800d066:	1e05      	subs	r5, r0, #0
 800d068:	d110      	bne.n	800d08c <__mdiff+0x38>
 800d06a:	4629      	mov	r1, r5
 800d06c:	4630      	mov	r0, r6
 800d06e:	f7ff fd53 	bl	800cb18 <_Balloc>
 800d072:	b930      	cbnz	r0, 800d082 <__mdiff+0x2e>
 800d074:	4b3a      	ldr	r3, [pc, #232]	; (800d160 <__mdiff+0x10c>)
 800d076:	4602      	mov	r2, r0
 800d078:	f240 2132 	movw	r1, #562	; 0x232
 800d07c:	4839      	ldr	r0, [pc, #228]	; (800d164 <__mdiff+0x110>)
 800d07e:	f000 fce1 	bl	800da44 <__assert_func>
 800d082:	2301      	movs	r3, #1
 800d084:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d088:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d08c:	bfa4      	itt	ge
 800d08e:	4643      	movge	r3, r8
 800d090:	46a0      	movge	r8, r4
 800d092:	4630      	mov	r0, r6
 800d094:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d098:	bfa6      	itte	ge
 800d09a:	461c      	movge	r4, r3
 800d09c:	2500      	movge	r5, #0
 800d09e:	2501      	movlt	r5, #1
 800d0a0:	f7ff fd3a 	bl	800cb18 <_Balloc>
 800d0a4:	b920      	cbnz	r0, 800d0b0 <__mdiff+0x5c>
 800d0a6:	4b2e      	ldr	r3, [pc, #184]	; (800d160 <__mdiff+0x10c>)
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d0ae:	e7e5      	b.n	800d07c <__mdiff+0x28>
 800d0b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d0b4:	6926      	ldr	r6, [r4, #16]
 800d0b6:	60c5      	str	r5, [r0, #12]
 800d0b8:	f104 0914 	add.w	r9, r4, #20
 800d0bc:	f108 0514 	add.w	r5, r8, #20
 800d0c0:	f100 0e14 	add.w	lr, r0, #20
 800d0c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d0c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d0cc:	f108 0210 	add.w	r2, r8, #16
 800d0d0:	46f2      	mov	sl, lr
 800d0d2:	2100      	movs	r1, #0
 800d0d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d0d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d0dc:	fa1f f883 	uxth.w	r8, r3
 800d0e0:	fa11 f18b 	uxtah	r1, r1, fp
 800d0e4:	0c1b      	lsrs	r3, r3, #16
 800d0e6:	eba1 0808 	sub.w	r8, r1, r8
 800d0ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d0ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d0f2:	fa1f f888 	uxth.w	r8, r8
 800d0f6:	1419      	asrs	r1, r3, #16
 800d0f8:	454e      	cmp	r6, r9
 800d0fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d0fe:	f84a 3b04 	str.w	r3, [sl], #4
 800d102:	d8e7      	bhi.n	800d0d4 <__mdiff+0x80>
 800d104:	1b33      	subs	r3, r6, r4
 800d106:	3b15      	subs	r3, #21
 800d108:	f023 0303 	bic.w	r3, r3, #3
 800d10c:	3304      	adds	r3, #4
 800d10e:	3415      	adds	r4, #21
 800d110:	42a6      	cmp	r6, r4
 800d112:	bf38      	it	cc
 800d114:	2304      	movcc	r3, #4
 800d116:	441d      	add	r5, r3
 800d118:	4473      	add	r3, lr
 800d11a:	469e      	mov	lr, r3
 800d11c:	462e      	mov	r6, r5
 800d11e:	4566      	cmp	r6, ip
 800d120:	d30e      	bcc.n	800d140 <__mdiff+0xec>
 800d122:	f10c 0203 	add.w	r2, ip, #3
 800d126:	1b52      	subs	r2, r2, r5
 800d128:	f022 0203 	bic.w	r2, r2, #3
 800d12c:	3d03      	subs	r5, #3
 800d12e:	45ac      	cmp	ip, r5
 800d130:	bf38      	it	cc
 800d132:	2200      	movcc	r2, #0
 800d134:	441a      	add	r2, r3
 800d136:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d13a:	b17b      	cbz	r3, 800d15c <__mdiff+0x108>
 800d13c:	6107      	str	r7, [r0, #16]
 800d13e:	e7a3      	b.n	800d088 <__mdiff+0x34>
 800d140:	f856 8b04 	ldr.w	r8, [r6], #4
 800d144:	fa11 f288 	uxtah	r2, r1, r8
 800d148:	1414      	asrs	r4, r2, #16
 800d14a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d14e:	b292      	uxth	r2, r2
 800d150:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d154:	f84e 2b04 	str.w	r2, [lr], #4
 800d158:	1421      	asrs	r1, r4, #16
 800d15a:	e7e0      	b.n	800d11e <__mdiff+0xca>
 800d15c:	3f01      	subs	r7, #1
 800d15e:	e7ea      	b.n	800d136 <__mdiff+0xe2>
 800d160:	0800e7f3 	.word	0x0800e7f3
 800d164:	0800e864 	.word	0x0800e864

0800d168 <__d2b>:
 800d168:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d16c:	4689      	mov	r9, r1
 800d16e:	2101      	movs	r1, #1
 800d170:	ec57 6b10 	vmov	r6, r7, d0
 800d174:	4690      	mov	r8, r2
 800d176:	f7ff fccf 	bl	800cb18 <_Balloc>
 800d17a:	4604      	mov	r4, r0
 800d17c:	b930      	cbnz	r0, 800d18c <__d2b+0x24>
 800d17e:	4602      	mov	r2, r0
 800d180:	4b25      	ldr	r3, [pc, #148]	; (800d218 <__d2b+0xb0>)
 800d182:	4826      	ldr	r0, [pc, #152]	; (800d21c <__d2b+0xb4>)
 800d184:	f240 310a 	movw	r1, #778	; 0x30a
 800d188:	f000 fc5c 	bl	800da44 <__assert_func>
 800d18c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d190:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d194:	bb35      	cbnz	r5, 800d1e4 <__d2b+0x7c>
 800d196:	2e00      	cmp	r6, #0
 800d198:	9301      	str	r3, [sp, #4]
 800d19a:	d028      	beq.n	800d1ee <__d2b+0x86>
 800d19c:	4668      	mov	r0, sp
 800d19e:	9600      	str	r6, [sp, #0]
 800d1a0:	f7ff fd82 	bl	800cca8 <__lo0bits>
 800d1a4:	9900      	ldr	r1, [sp, #0]
 800d1a6:	b300      	cbz	r0, 800d1ea <__d2b+0x82>
 800d1a8:	9a01      	ldr	r2, [sp, #4]
 800d1aa:	f1c0 0320 	rsb	r3, r0, #32
 800d1ae:	fa02 f303 	lsl.w	r3, r2, r3
 800d1b2:	430b      	orrs	r3, r1
 800d1b4:	40c2      	lsrs	r2, r0
 800d1b6:	6163      	str	r3, [r4, #20]
 800d1b8:	9201      	str	r2, [sp, #4]
 800d1ba:	9b01      	ldr	r3, [sp, #4]
 800d1bc:	61a3      	str	r3, [r4, #24]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	bf14      	ite	ne
 800d1c2:	2202      	movne	r2, #2
 800d1c4:	2201      	moveq	r2, #1
 800d1c6:	6122      	str	r2, [r4, #16]
 800d1c8:	b1d5      	cbz	r5, 800d200 <__d2b+0x98>
 800d1ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d1ce:	4405      	add	r5, r0
 800d1d0:	f8c9 5000 	str.w	r5, [r9]
 800d1d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d1d8:	f8c8 0000 	str.w	r0, [r8]
 800d1dc:	4620      	mov	r0, r4
 800d1de:	b003      	add	sp, #12
 800d1e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d1e8:	e7d5      	b.n	800d196 <__d2b+0x2e>
 800d1ea:	6161      	str	r1, [r4, #20]
 800d1ec:	e7e5      	b.n	800d1ba <__d2b+0x52>
 800d1ee:	a801      	add	r0, sp, #4
 800d1f0:	f7ff fd5a 	bl	800cca8 <__lo0bits>
 800d1f4:	9b01      	ldr	r3, [sp, #4]
 800d1f6:	6163      	str	r3, [r4, #20]
 800d1f8:	2201      	movs	r2, #1
 800d1fa:	6122      	str	r2, [r4, #16]
 800d1fc:	3020      	adds	r0, #32
 800d1fe:	e7e3      	b.n	800d1c8 <__d2b+0x60>
 800d200:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d204:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d208:	f8c9 0000 	str.w	r0, [r9]
 800d20c:	6918      	ldr	r0, [r3, #16]
 800d20e:	f7ff fd2b 	bl	800cc68 <__hi0bits>
 800d212:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d216:	e7df      	b.n	800d1d8 <__d2b+0x70>
 800d218:	0800e7f3 	.word	0x0800e7f3
 800d21c:	0800e864 	.word	0x0800e864

0800d220 <_calloc_r>:
 800d220:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d222:	fba1 2402 	umull	r2, r4, r1, r2
 800d226:	b94c      	cbnz	r4, 800d23c <_calloc_r+0x1c>
 800d228:	4611      	mov	r1, r2
 800d22a:	9201      	str	r2, [sp, #4]
 800d22c:	f000 f87a 	bl	800d324 <_malloc_r>
 800d230:	9a01      	ldr	r2, [sp, #4]
 800d232:	4605      	mov	r5, r0
 800d234:	b930      	cbnz	r0, 800d244 <_calloc_r+0x24>
 800d236:	4628      	mov	r0, r5
 800d238:	b003      	add	sp, #12
 800d23a:	bd30      	pop	{r4, r5, pc}
 800d23c:	220c      	movs	r2, #12
 800d23e:	6002      	str	r2, [r0, #0]
 800d240:	2500      	movs	r5, #0
 800d242:	e7f8      	b.n	800d236 <_calloc_r+0x16>
 800d244:	4621      	mov	r1, r4
 800d246:	f7fd fdbf 	bl	800adc8 <memset>
 800d24a:	e7f4      	b.n	800d236 <_calloc_r+0x16>

0800d24c <_free_r>:
 800d24c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d24e:	2900      	cmp	r1, #0
 800d250:	d044      	beq.n	800d2dc <_free_r+0x90>
 800d252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d256:	9001      	str	r0, [sp, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	f1a1 0404 	sub.w	r4, r1, #4
 800d25e:	bfb8      	it	lt
 800d260:	18e4      	addlt	r4, r4, r3
 800d262:	f000 fc8f 	bl	800db84 <__malloc_lock>
 800d266:	4a1e      	ldr	r2, [pc, #120]	; (800d2e0 <_free_r+0x94>)
 800d268:	9801      	ldr	r0, [sp, #4]
 800d26a:	6813      	ldr	r3, [r2, #0]
 800d26c:	b933      	cbnz	r3, 800d27c <_free_r+0x30>
 800d26e:	6063      	str	r3, [r4, #4]
 800d270:	6014      	str	r4, [r2, #0]
 800d272:	b003      	add	sp, #12
 800d274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d278:	f000 bc8a 	b.w	800db90 <__malloc_unlock>
 800d27c:	42a3      	cmp	r3, r4
 800d27e:	d908      	bls.n	800d292 <_free_r+0x46>
 800d280:	6825      	ldr	r5, [r4, #0]
 800d282:	1961      	adds	r1, r4, r5
 800d284:	428b      	cmp	r3, r1
 800d286:	bf01      	itttt	eq
 800d288:	6819      	ldreq	r1, [r3, #0]
 800d28a:	685b      	ldreq	r3, [r3, #4]
 800d28c:	1949      	addeq	r1, r1, r5
 800d28e:	6021      	streq	r1, [r4, #0]
 800d290:	e7ed      	b.n	800d26e <_free_r+0x22>
 800d292:	461a      	mov	r2, r3
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	b10b      	cbz	r3, 800d29c <_free_r+0x50>
 800d298:	42a3      	cmp	r3, r4
 800d29a:	d9fa      	bls.n	800d292 <_free_r+0x46>
 800d29c:	6811      	ldr	r1, [r2, #0]
 800d29e:	1855      	adds	r5, r2, r1
 800d2a0:	42a5      	cmp	r5, r4
 800d2a2:	d10b      	bne.n	800d2bc <_free_r+0x70>
 800d2a4:	6824      	ldr	r4, [r4, #0]
 800d2a6:	4421      	add	r1, r4
 800d2a8:	1854      	adds	r4, r2, r1
 800d2aa:	42a3      	cmp	r3, r4
 800d2ac:	6011      	str	r1, [r2, #0]
 800d2ae:	d1e0      	bne.n	800d272 <_free_r+0x26>
 800d2b0:	681c      	ldr	r4, [r3, #0]
 800d2b2:	685b      	ldr	r3, [r3, #4]
 800d2b4:	6053      	str	r3, [r2, #4]
 800d2b6:	4421      	add	r1, r4
 800d2b8:	6011      	str	r1, [r2, #0]
 800d2ba:	e7da      	b.n	800d272 <_free_r+0x26>
 800d2bc:	d902      	bls.n	800d2c4 <_free_r+0x78>
 800d2be:	230c      	movs	r3, #12
 800d2c0:	6003      	str	r3, [r0, #0]
 800d2c2:	e7d6      	b.n	800d272 <_free_r+0x26>
 800d2c4:	6825      	ldr	r5, [r4, #0]
 800d2c6:	1961      	adds	r1, r4, r5
 800d2c8:	428b      	cmp	r3, r1
 800d2ca:	bf04      	itt	eq
 800d2cc:	6819      	ldreq	r1, [r3, #0]
 800d2ce:	685b      	ldreq	r3, [r3, #4]
 800d2d0:	6063      	str	r3, [r4, #4]
 800d2d2:	bf04      	itt	eq
 800d2d4:	1949      	addeq	r1, r1, r5
 800d2d6:	6021      	streq	r1, [r4, #0]
 800d2d8:	6054      	str	r4, [r2, #4]
 800d2da:	e7ca      	b.n	800d272 <_free_r+0x26>
 800d2dc:	b003      	add	sp, #12
 800d2de:	bd30      	pop	{r4, r5, pc}
 800d2e0:	20003204 	.word	0x20003204

0800d2e4 <sbrk_aligned>:
 800d2e4:	b570      	push	{r4, r5, r6, lr}
 800d2e6:	4e0e      	ldr	r6, [pc, #56]	; (800d320 <sbrk_aligned+0x3c>)
 800d2e8:	460c      	mov	r4, r1
 800d2ea:	6831      	ldr	r1, [r6, #0]
 800d2ec:	4605      	mov	r5, r0
 800d2ee:	b911      	cbnz	r1, 800d2f6 <sbrk_aligned+0x12>
 800d2f0:	f000 fb42 	bl	800d978 <_sbrk_r>
 800d2f4:	6030      	str	r0, [r6, #0]
 800d2f6:	4621      	mov	r1, r4
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	f000 fb3d 	bl	800d978 <_sbrk_r>
 800d2fe:	1c43      	adds	r3, r0, #1
 800d300:	d00a      	beq.n	800d318 <sbrk_aligned+0x34>
 800d302:	1cc4      	adds	r4, r0, #3
 800d304:	f024 0403 	bic.w	r4, r4, #3
 800d308:	42a0      	cmp	r0, r4
 800d30a:	d007      	beq.n	800d31c <sbrk_aligned+0x38>
 800d30c:	1a21      	subs	r1, r4, r0
 800d30e:	4628      	mov	r0, r5
 800d310:	f000 fb32 	bl	800d978 <_sbrk_r>
 800d314:	3001      	adds	r0, #1
 800d316:	d101      	bne.n	800d31c <sbrk_aligned+0x38>
 800d318:	f04f 34ff 	mov.w	r4, #4294967295
 800d31c:	4620      	mov	r0, r4
 800d31e:	bd70      	pop	{r4, r5, r6, pc}
 800d320:	20003208 	.word	0x20003208

0800d324 <_malloc_r>:
 800d324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d328:	1ccd      	adds	r5, r1, #3
 800d32a:	f025 0503 	bic.w	r5, r5, #3
 800d32e:	3508      	adds	r5, #8
 800d330:	2d0c      	cmp	r5, #12
 800d332:	bf38      	it	cc
 800d334:	250c      	movcc	r5, #12
 800d336:	2d00      	cmp	r5, #0
 800d338:	4607      	mov	r7, r0
 800d33a:	db01      	blt.n	800d340 <_malloc_r+0x1c>
 800d33c:	42a9      	cmp	r1, r5
 800d33e:	d905      	bls.n	800d34c <_malloc_r+0x28>
 800d340:	230c      	movs	r3, #12
 800d342:	603b      	str	r3, [r7, #0]
 800d344:	2600      	movs	r6, #0
 800d346:	4630      	mov	r0, r6
 800d348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d34c:	4e2e      	ldr	r6, [pc, #184]	; (800d408 <_malloc_r+0xe4>)
 800d34e:	f000 fc19 	bl	800db84 <__malloc_lock>
 800d352:	6833      	ldr	r3, [r6, #0]
 800d354:	461c      	mov	r4, r3
 800d356:	bb34      	cbnz	r4, 800d3a6 <_malloc_r+0x82>
 800d358:	4629      	mov	r1, r5
 800d35a:	4638      	mov	r0, r7
 800d35c:	f7ff ffc2 	bl	800d2e4 <sbrk_aligned>
 800d360:	1c43      	adds	r3, r0, #1
 800d362:	4604      	mov	r4, r0
 800d364:	d14d      	bne.n	800d402 <_malloc_r+0xde>
 800d366:	6834      	ldr	r4, [r6, #0]
 800d368:	4626      	mov	r6, r4
 800d36a:	2e00      	cmp	r6, #0
 800d36c:	d140      	bne.n	800d3f0 <_malloc_r+0xcc>
 800d36e:	6823      	ldr	r3, [r4, #0]
 800d370:	4631      	mov	r1, r6
 800d372:	4638      	mov	r0, r7
 800d374:	eb04 0803 	add.w	r8, r4, r3
 800d378:	f000 fafe 	bl	800d978 <_sbrk_r>
 800d37c:	4580      	cmp	r8, r0
 800d37e:	d13a      	bne.n	800d3f6 <_malloc_r+0xd2>
 800d380:	6821      	ldr	r1, [r4, #0]
 800d382:	3503      	adds	r5, #3
 800d384:	1a6d      	subs	r5, r5, r1
 800d386:	f025 0503 	bic.w	r5, r5, #3
 800d38a:	3508      	adds	r5, #8
 800d38c:	2d0c      	cmp	r5, #12
 800d38e:	bf38      	it	cc
 800d390:	250c      	movcc	r5, #12
 800d392:	4629      	mov	r1, r5
 800d394:	4638      	mov	r0, r7
 800d396:	f7ff ffa5 	bl	800d2e4 <sbrk_aligned>
 800d39a:	3001      	adds	r0, #1
 800d39c:	d02b      	beq.n	800d3f6 <_malloc_r+0xd2>
 800d39e:	6823      	ldr	r3, [r4, #0]
 800d3a0:	442b      	add	r3, r5
 800d3a2:	6023      	str	r3, [r4, #0]
 800d3a4:	e00e      	b.n	800d3c4 <_malloc_r+0xa0>
 800d3a6:	6822      	ldr	r2, [r4, #0]
 800d3a8:	1b52      	subs	r2, r2, r5
 800d3aa:	d41e      	bmi.n	800d3ea <_malloc_r+0xc6>
 800d3ac:	2a0b      	cmp	r2, #11
 800d3ae:	d916      	bls.n	800d3de <_malloc_r+0xba>
 800d3b0:	1961      	adds	r1, r4, r5
 800d3b2:	42a3      	cmp	r3, r4
 800d3b4:	6025      	str	r5, [r4, #0]
 800d3b6:	bf18      	it	ne
 800d3b8:	6059      	strne	r1, [r3, #4]
 800d3ba:	6863      	ldr	r3, [r4, #4]
 800d3bc:	bf08      	it	eq
 800d3be:	6031      	streq	r1, [r6, #0]
 800d3c0:	5162      	str	r2, [r4, r5]
 800d3c2:	604b      	str	r3, [r1, #4]
 800d3c4:	4638      	mov	r0, r7
 800d3c6:	f104 060b 	add.w	r6, r4, #11
 800d3ca:	f000 fbe1 	bl	800db90 <__malloc_unlock>
 800d3ce:	f026 0607 	bic.w	r6, r6, #7
 800d3d2:	1d23      	adds	r3, r4, #4
 800d3d4:	1af2      	subs	r2, r6, r3
 800d3d6:	d0b6      	beq.n	800d346 <_malloc_r+0x22>
 800d3d8:	1b9b      	subs	r3, r3, r6
 800d3da:	50a3      	str	r3, [r4, r2]
 800d3dc:	e7b3      	b.n	800d346 <_malloc_r+0x22>
 800d3de:	6862      	ldr	r2, [r4, #4]
 800d3e0:	42a3      	cmp	r3, r4
 800d3e2:	bf0c      	ite	eq
 800d3e4:	6032      	streq	r2, [r6, #0]
 800d3e6:	605a      	strne	r2, [r3, #4]
 800d3e8:	e7ec      	b.n	800d3c4 <_malloc_r+0xa0>
 800d3ea:	4623      	mov	r3, r4
 800d3ec:	6864      	ldr	r4, [r4, #4]
 800d3ee:	e7b2      	b.n	800d356 <_malloc_r+0x32>
 800d3f0:	4634      	mov	r4, r6
 800d3f2:	6876      	ldr	r6, [r6, #4]
 800d3f4:	e7b9      	b.n	800d36a <_malloc_r+0x46>
 800d3f6:	230c      	movs	r3, #12
 800d3f8:	603b      	str	r3, [r7, #0]
 800d3fa:	4638      	mov	r0, r7
 800d3fc:	f000 fbc8 	bl	800db90 <__malloc_unlock>
 800d400:	e7a1      	b.n	800d346 <_malloc_r+0x22>
 800d402:	6025      	str	r5, [r4, #0]
 800d404:	e7de      	b.n	800d3c4 <_malloc_r+0xa0>
 800d406:	bf00      	nop
 800d408:	20003204 	.word	0x20003204

0800d40c <__ssputs_r>:
 800d40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d410:	688e      	ldr	r6, [r1, #8]
 800d412:	429e      	cmp	r6, r3
 800d414:	4682      	mov	sl, r0
 800d416:	460c      	mov	r4, r1
 800d418:	4690      	mov	r8, r2
 800d41a:	461f      	mov	r7, r3
 800d41c:	d838      	bhi.n	800d490 <__ssputs_r+0x84>
 800d41e:	898a      	ldrh	r2, [r1, #12]
 800d420:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d424:	d032      	beq.n	800d48c <__ssputs_r+0x80>
 800d426:	6825      	ldr	r5, [r4, #0]
 800d428:	6909      	ldr	r1, [r1, #16]
 800d42a:	eba5 0901 	sub.w	r9, r5, r1
 800d42e:	6965      	ldr	r5, [r4, #20]
 800d430:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d434:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d438:	3301      	adds	r3, #1
 800d43a:	444b      	add	r3, r9
 800d43c:	106d      	asrs	r5, r5, #1
 800d43e:	429d      	cmp	r5, r3
 800d440:	bf38      	it	cc
 800d442:	461d      	movcc	r5, r3
 800d444:	0553      	lsls	r3, r2, #21
 800d446:	d531      	bpl.n	800d4ac <__ssputs_r+0xa0>
 800d448:	4629      	mov	r1, r5
 800d44a:	f7ff ff6b 	bl	800d324 <_malloc_r>
 800d44e:	4606      	mov	r6, r0
 800d450:	b950      	cbnz	r0, 800d468 <__ssputs_r+0x5c>
 800d452:	230c      	movs	r3, #12
 800d454:	f8ca 3000 	str.w	r3, [sl]
 800d458:	89a3      	ldrh	r3, [r4, #12]
 800d45a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d45e:	81a3      	strh	r3, [r4, #12]
 800d460:	f04f 30ff 	mov.w	r0, #4294967295
 800d464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d468:	6921      	ldr	r1, [r4, #16]
 800d46a:	464a      	mov	r2, r9
 800d46c:	f7ff fb46 	bl	800cafc <memcpy>
 800d470:	89a3      	ldrh	r3, [r4, #12]
 800d472:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d47a:	81a3      	strh	r3, [r4, #12]
 800d47c:	6126      	str	r6, [r4, #16]
 800d47e:	6165      	str	r5, [r4, #20]
 800d480:	444e      	add	r6, r9
 800d482:	eba5 0509 	sub.w	r5, r5, r9
 800d486:	6026      	str	r6, [r4, #0]
 800d488:	60a5      	str	r5, [r4, #8]
 800d48a:	463e      	mov	r6, r7
 800d48c:	42be      	cmp	r6, r7
 800d48e:	d900      	bls.n	800d492 <__ssputs_r+0x86>
 800d490:	463e      	mov	r6, r7
 800d492:	6820      	ldr	r0, [r4, #0]
 800d494:	4632      	mov	r2, r6
 800d496:	4641      	mov	r1, r8
 800d498:	f000 fb5a 	bl	800db50 <memmove>
 800d49c:	68a3      	ldr	r3, [r4, #8]
 800d49e:	1b9b      	subs	r3, r3, r6
 800d4a0:	60a3      	str	r3, [r4, #8]
 800d4a2:	6823      	ldr	r3, [r4, #0]
 800d4a4:	4433      	add	r3, r6
 800d4a6:	6023      	str	r3, [r4, #0]
 800d4a8:	2000      	movs	r0, #0
 800d4aa:	e7db      	b.n	800d464 <__ssputs_r+0x58>
 800d4ac:	462a      	mov	r2, r5
 800d4ae:	f000 fb75 	bl	800db9c <_realloc_r>
 800d4b2:	4606      	mov	r6, r0
 800d4b4:	2800      	cmp	r0, #0
 800d4b6:	d1e1      	bne.n	800d47c <__ssputs_r+0x70>
 800d4b8:	6921      	ldr	r1, [r4, #16]
 800d4ba:	4650      	mov	r0, sl
 800d4bc:	f7ff fec6 	bl	800d24c <_free_r>
 800d4c0:	e7c7      	b.n	800d452 <__ssputs_r+0x46>
	...

0800d4c4 <_svfiprintf_r>:
 800d4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c8:	4698      	mov	r8, r3
 800d4ca:	898b      	ldrh	r3, [r1, #12]
 800d4cc:	061b      	lsls	r3, r3, #24
 800d4ce:	b09d      	sub	sp, #116	; 0x74
 800d4d0:	4607      	mov	r7, r0
 800d4d2:	460d      	mov	r5, r1
 800d4d4:	4614      	mov	r4, r2
 800d4d6:	d50e      	bpl.n	800d4f6 <_svfiprintf_r+0x32>
 800d4d8:	690b      	ldr	r3, [r1, #16]
 800d4da:	b963      	cbnz	r3, 800d4f6 <_svfiprintf_r+0x32>
 800d4dc:	2140      	movs	r1, #64	; 0x40
 800d4de:	f7ff ff21 	bl	800d324 <_malloc_r>
 800d4e2:	6028      	str	r0, [r5, #0]
 800d4e4:	6128      	str	r0, [r5, #16]
 800d4e6:	b920      	cbnz	r0, 800d4f2 <_svfiprintf_r+0x2e>
 800d4e8:	230c      	movs	r3, #12
 800d4ea:	603b      	str	r3, [r7, #0]
 800d4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d4f0:	e0d1      	b.n	800d696 <_svfiprintf_r+0x1d2>
 800d4f2:	2340      	movs	r3, #64	; 0x40
 800d4f4:	616b      	str	r3, [r5, #20]
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	9309      	str	r3, [sp, #36]	; 0x24
 800d4fa:	2320      	movs	r3, #32
 800d4fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d500:	f8cd 800c 	str.w	r8, [sp, #12]
 800d504:	2330      	movs	r3, #48	; 0x30
 800d506:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d6b0 <_svfiprintf_r+0x1ec>
 800d50a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d50e:	f04f 0901 	mov.w	r9, #1
 800d512:	4623      	mov	r3, r4
 800d514:	469a      	mov	sl, r3
 800d516:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d51a:	b10a      	cbz	r2, 800d520 <_svfiprintf_r+0x5c>
 800d51c:	2a25      	cmp	r2, #37	; 0x25
 800d51e:	d1f9      	bne.n	800d514 <_svfiprintf_r+0x50>
 800d520:	ebba 0b04 	subs.w	fp, sl, r4
 800d524:	d00b      	beq.n	800d53e <_svfiprintf_r+0x7a>
 800d526:	465b      	mov	r3, fp
 800d528:	4622      	mov	r2, r4
 800d52a:	4629      	mov	r1, r5
 800d52c:	4638      	mov	r0, r7
 800d52e:	f7ff ff6d 	bl	800d40c <__ssputs_r>
 800d532:	3001      	adds	r0, #1
 800d534:	f000 80aa 	beq.w	800d68c <_svfiprintf_r+0x1c8>
 800d538:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d53a:	445a      	add	r2, fp
 800d53c:	9209      	str	r2, [sp, #36]	; 0x24
 800d53e:	f89a 3000 	ldrb.w	r3, [sl]
 800d542:	2b00      	cmp	r3, #0
 800d544:	f000 80a2 	beq.w	800d68c <_svfiprintf_r+0x1c8>
 800d548:	2300      	movs	r3, #0
 800d54a:	f04f 32ff 	mov.w	r2, #4294967295
 800d54e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d552:	f10a 0a01 	add.w	sl, sl, #1
 800d556:	9304      	str	r3, [sp, #16]
 800d558:	9307      	str	r3, [sp, #28]
 800d55a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d55e:	931a      	str	r3, [sp, #104]	; 0x68
 800d560:	4654      	mov	r4, sl
 800d562:	2205      	movs	r2, #5
 800d564:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d568:	4851      	ldr	r0, [pc, #324]	; (800d6b0 <_svfiprintf_r+0x1ec>)
 800d56a:	f7f2 fe59 	bl	8000220 <memchr>
 800d56e:	9a04      	ldr	r2, [sp, #16]
 800d570:	b9d8      	cbnz	r0, 800d5aa <_svfiprintf_r+0xe6>
 800d572:	06d0      	lsls	r0, r2, #27
 800d574:	bf44      	itt	mi
 800d576:	2320      	movmi	r3, #32
 800d578:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d57c:	0711      	lsls	r1, r2, #28
 800d57e:	bf44      	itt	mi
 800d580:	232b      	movmi	r3, #43	; 0x2b
 800d582:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d586:	f89a 3000 	ldrb.w	r3, [sl]
 800d58a:	2b2a      	cmp	r3, #42	; 0x2a
 800d58c:	d015      	beq.n	800d5ba <_svfiprintf_r+0xf6>
 800d58e:	9a07      	ldr	r2, [sp, #28]
 800d590:	4654      	mov	r4, sl
 800d592:	2000      	movs	r0, #0
 800d594:	f04f 0c0a 	mov.w	ip, #10
 800d598:	4621      	mov	r1, r4
 800d59a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d59e:	3b30      	subs	r3, #48	; 0x30
 800d5a0:	2b09      	cmp	r3, #9
 800d5a2:	d94e      	bls.n	800d642 <_svfiprintf_r+0x17e>
 800d5a4:	b1b0      	cbz	r0, 800d5d4 <_svfiprintf_r+0x110>
 800d5a6:	9207      	str	r2, [sp, #28]
 800d5a8:	e014      	b.n	800d5d4 <_svfiprintf_r+0x110>
 800d5aa:	eba0 0308 	sub.w	r3, r0, r8
 800d5ae:	fa09 f303 	lsl.w	r3, r9, r3
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	9304      	str	r3, [sp, #16]
 800d5b6:	46a2      	mov	sl, r4
 800d5b8:	e7d2      	b.n	800d560 <_svfiprintf_r+0x9c>
 800d5ba:	9b03      	ldr	r3, [sp, #12]
 800d5bc:	1d19      	adds	r1, r3, #4
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	9103      	str	r1, [sp, #12]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	bfbb      	ittet	lt
 800d5c6:	425b      	neglt	r3, r3
 800d5c8:	f042 0202 	orrlt.w	r2, r2, #2
 800d5cc:	9307      	strge	r3, [sp, #28]
 800d5ce:	9307      	strlt	r3, [sp, #28]
 800d5d0:	bfb8      	it	lt
 800d5d2:	9204      	strlt	r2, [sp, #16]
 800d5d4:	7823      	ldrb	r3, [r4, #0]
 800d5d6:	2b2e      	cmp	r3, #46	; 0x2e
 800d5d8:	d10c      	bne.n	800d5f4 <_svfiprintf_r+0x130>
 800d5da:	7863      	ldrb	r3, [r4, #1]
 800d5dc:	2b2a      	cmp	r3, #42	; 0x2a
 800d5de:	d135      	bne.n	800d64c <_svfiprintf_r+0x188>
 800d5e0:	9b03      	ldr	r3, [sp, #12]
 800d5e2:	1d1a      	adds	r2, r3, #4
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	9203      	str	r2, [sp, #12]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	bfb8      	it	lt
 800d5ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800d5f0:	3402      	adds	r4, #2
 800d5f2:	9305      	str	r3, [sp, #20]
 800d5f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d6c0 <_svfiprintf_r+0x1fc>
 800d5f8:	7821      	ldrb	r1, [r4, #0]
 800d5fa:	2203      	movs	r2, #3
 800d5fc:	4650      	mov	r0, sl
 800d5fe:	f7f2 fe0f 	bl	8000220 <memchr>
 800d602:	b140      	cbz	r0, 800d616 <_svfiprintf_r+0x152>
 800d604:	2340      	movs	r3, #64	; 0x40
 800d606:	eba0 000a 	sub.w	r0, r0, sl
 800d60a:	fa03 f000 	lsl.w	r0, r3, r0
 800d60e:	9b04      	ldr	r3, [sp, #16]
 800d610:	4303      	orrs	r3, r0
 800d612:	3401      	adds	r4, #1
 800d614:	9304      	str	r3, [sp, #16]
 800d616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d61a:	4826      	ldr	r0, [pc, #152]	; (800d6b4 <_svfiprintf_r+0x1f0>)
 800d61c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d620:	2206      	movs	r2, #6
 800d622:	f7f2 fdfd 	bl	8000220 <memchr>
 800d626:	2800      	cmp	r0, #0
 800d628:	d038      	beq.n	800d69c <_svfiprintf_r+0x1d8>
 800d62a:	4b23      	ldr	r3, [pc, #140]	; (800d6b8 <_svfiprintf_r+0x1f4>)
 800d62c:	bb1b      	cbnz	r3, 800d676 <_svfiprintf_r+0x1b2>
 800d62e:	9b03      	ldr	r3, [sp, #12]
 800d630:	3307      	adds	r3, #7
 800d632:	f023 0307 	bic.w	r3, r3, #7
 800d636:	3308      	adds	r3, #8
 800d638:	9303      	str	r3, [sp, #12]
 800d63a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d63c:	4433      	add	r3, r6
 800d63e:	9309      	str	r3, [sp, #36]	; 0x24
 800d640:	e767      	b.n	800d512 <_svfiprintf_r+0x4e>
 800d642:	fb0c 3202 	mla	r2, ip, r2, r3
 800d646:	460c      	mov	r4, r1
 800d648:	2001      	movs	r0, #1
 800d64a:	e7a5      	b.n	800d598 <_svfiprintf_r+0xd4>
 800d64c:	2300      	movs	r3, #0
 800d64e:	3401      	adds	r4, #1
 800d650:	9305      	str	r3, [sp, #20]
 800d652:	4619      	mov	r1, r3
 800d654:	f04f 0c0a 	mov.w	ip, #10
 800d658:	4620      	mov	r0, r4
 800d65a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d65e:	3a30      	subs	r2, #48	; 0x30
 800d660:	2a09      	cmp	r2, #9
 800d662:	d903      	bls.n	800d66c <_svfiprintf_r+0x1a8>
 800d664:	2b00      	cmp	r3, #0
 800d666:	d0c5      	beq.n	800d5f4 <_svfiprintf_r+0x130>
 800d668:	9105      	str	r1, [sp, #20]
 800d66a:	e7c3      	b.n	800d5f4 <_svfiprintf_r+0x130>
 800d66c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d670:	4604      	mov	r4, r0
 800d672:	2301      	movs	r3, #1
 800d674:	e7f0      	b.n	800d658 <_svfiprintf_r+0x194>
 800d676:	ab03      	add	r3, sp, #12
 800d678:	9300      	str	r3, [sp, #0]
 800d67a:	462a      	mov	r2, r5
 800d67c:	4b0f      	ldr	r3, [pc, #60]	; (800d6bc <_svfiprintf_r+0x1f8>)
 800d67e:	a904      	add	r1, sp, #16
 800d680:	4638      	mov	r0, r7
 800d682:	f7fd fc49 	bl	800af18 <_printf_float>
 800d686:	1c42      	adds	r2, r0, #1
 800d688:	4606      	mov	r6, r0
 800d68a:	d1d6      	bne.n	800d63a <_svfiprintf_r+0x176>
 800d68c:	89ab      	ldrh	r3, [r5, #12]
 800d68e:	065b      	lsls	r3, r3, #25
 800d690:	f53f af2c 	bmi.w	800d4ec <_svfiprintf_r+0x28>
 800d694:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d696:	b01d      	add	sp, #116	; 0x74
 800d698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d69c:	ab03      	add	r3, sp, #12
 800d69e:	9300      	str	r3, [sp, #0]
 800d6a0:	462a      	mov	r2, r5
 800d6a2:	4b06      	ldr	r3, [pc, #24]	; (800d6bc <_svfiprintf_r+0x1f8>)
 800d6a4:	a904      	add	r1, sp, #16
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	f7fd feda 	bl	800b460 <_printf_i>
 800d6ac:	e7eb      	b.n	800d686 <_svfiprintf_r+0x1c2>
 800d6ae:	bf00      	nop
 800d6b0:	0800e9bc 	.word	0x0800e9bc
 800d6b4:	0800e9c6 	.word	0x0800e9c6
 800d6b8:	0800af19 	.word	0x0800af19
 800d6bc:	0800d40d 	.word	0x0800d40d
 800d6c0:	0800e9c2 	.word	0x0800e9c2

0800d6c4 <__sfputc_r>:
 800d6c4:	6893      	ldr	r3, [r2, #8]
 800d6c6:	3b01      	subs	r3, #1
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	b410      	push	{r4}
 800d6cc:	6093      	str	r3, [r2, #8]
 800d6ce:	da08      	bge.n	800d6e2 <__sfputc_r+0x1e>
 800d6d0:	6994      	ldr	r4, [r2, #24]
 800d6d2:	42a3      	cmp	r3, r4
 800d6d4:	db01      	blt.n	800d6da <__sfputc_r+0x16>
 800d6d6:	290a      	cmp	r1, #10
 800d6d8:	d103      	bne.n	800d6e2 <__sfputc_r+0x1e>
 800d6da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6de:	f7fe b8a7 	b.w	800b830 <__swbuf_r>
 800d6e2:	6813      	ldr	r3, [r2, #0]
 800d6e4:	1c58      	adds	r0, r3, #1
 800d6e6:	6010      	str	r0, [r2, #0]
 800d6e8:	7019      	strb	r1, [r3, #0]
 800d6ea:	4608      	mov	r0, r1
 800d6ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6f0:	4770      	bx	lr

0800d6f2 <__sfputs_r>:
 800d6f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6f4:	4606      	mov	r6, r0
 800d6f6:	460f      	mov	r7, r1
 800d6f8:	4614      	mov	r4, r2
 800d6fa:	18d5      	adds	r5, r2, r3
 800d6fc:	42ac      	cmp	r4, r5
 800d6fe:	d101      	bne.n	800d704 <__sfputs_r+0x12>
 800d700:	2000      	movs	r0, #0
 800d702:	e007      	b.n	800d714 <__sfputs_r+0x22>
 800d704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d708:	463a      	mov	r2, r7
 800d70a:	4630      	mov	r0, r6
 800d70c:	f7ff ffda 	bl	800d6c4 <__sfputc_r>
 800d710:	1c43      	adds	r3, r0, #1
 800d712:	d1f3      	bne.n	800d6fc <__sfputs_r+0xa>
 800d714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d718 <_vfiprintf_r>:
 800d718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d71c:	460d      	mov	r5, r1
 800d71e:	b09d      	sub	sp, #116	; 0x74
 800d720:	4614      	mov	r4, r2
 800d722:	4698      	mov	r8, r3
 800d724:	4606      	mov	r6, r0
 800d726:	b118      	cbz	r0, 800d730 <_vfiprintf_r+0x18>
 800d728:	6983      	ldr	r3, [r0, #24]
 800d72a:	b90b      	cbnz	r3, 800d730 <_vfiprintf_r+0x18>
 800d72c:	f7ff f8d4 	bl	800c8d8 <__sinit>
 800d730:	4b89      	ldr	r3, [pc, #548]	; (800d958 <_vfiprintf_r+0x240>)
 800d732:	429d      	cmp	r5, r3
 800d734:	d11b      	bne.n	800d76e <_vfiprintf_r+0x56>
 800d736:	6875      	ldr	r5, [r6, #4]
 800d738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d73a:	07d9      	lsls	r1, r3, #31
 800d73c:	d405      	bmi.n	800d74a <_vfiprintf_r+0x32>
 800d73e:	89ab      	ldrh	r3, [r5, #12]
 800d740:	059a      	lsls	r2, r3, #22
 800d742:	d402      	bmi.n	800d74a <_vfiprintf_r+0x32>
 800d744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d746:	f7ff f96a 	bl	800ca1e <__retarget_lock_acquire_recursive>
 800d74a:	89ab      	ldrh	r3, [r5, #12]
 800d74c:	071b      	lsls	r3, r3, #28
 800d74e:	d501      	bpl.n	800d754 <_vfiprintf_r+0x3c>
 800d750:	692b      	ldr	r3, [r5, #16]
 800d752:	b9eb      	cbnz	r3, 800d790 <_vfiprintf_r+0x78>
 800d754:	4629      	mov	r1, r5
 800d756:	4630      	mov	r0, r6
 800d758:	f7fe f8bc 	bl	800b8d4 <__swsetup_r>
 800d75c:	b1c0      	cbz	r0, 800d790 <_vfiprintf_r+0x78>
 800d75e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d760:	07dc      	lsls	r4, r3, #31
 800d762:	d50e      	bpl.n	800d782 <_vfiprintf_r+0x6a>
 800d764:	f04f 30ff 	mov.w	r0, #4294967295
 800d768:	b01d      	add	sp, #116	; 0x74
 800d76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d76e:	4b7b      	ldr	r3, [pc, #492]	; (800d95c <_vfiprintf_r+0x244>)
 800d770:	429d      	cmp	r5, r3
 800d772:	d101      	bne.n	800d778 <_vfiprintf_r+0x60>
 800d774:	68b5      	ldr	r5, [r6, #8]
 800d776:	e7df      	b.n	800d738 <_vfiprintf_r+0x20>
 800d778:	4b79      	ldr	r3, [pc, #484]	; (800d960 <_vfiprintf_r+0x248>)
 800d77a:	429d      	cmp	r5, r3
 800d77c:	bf08      	it	eq
 800d77e:	68f5      	ldreq	r5, [r6, #12]
 800d780:	e7da      	b.n	800d738 <_vfiprintf_r+0x20>
 800d782:	89ab      	ldrh	r3, [r5, #12]
 800d784:	0598      	lsls	r0, r3, #22
 800d786:	d4ed      	bmi.n	800d764 <_vfiprintf_r+0x4c>
 800d788:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d78a:	f7ff f949 	bl	800ca20 <__retarget_lock_release_recursive>
 800d78e:	e7e9      	b.n	800d764 <_vfiprintf_r+0x4c>
 800d790:	2300      	movs	r3, #0
 800d792:	9309      	str	r3, [sp, #36]	; 0x24
 800d794:	2320      	movs	r3, #32
 800d796:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d79a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d79e:	2330      	movs	r3, #48	; 0x30
 800d7a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d964 <_vfiprintf_r+0x24c>
 800d7a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d7a8:	f04f 0901 	mov.w	r9, #1
 800d7ac:	4623      	mov	r3, r4
 800d7ae:	469a      	mov	sl, r3
 800d7b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7b4:	b10a      	cbz	r2, 800d7ba <_vfiprintf_r+0xa2>
 800d7b6:	2a25      	cmp	r2, #37	; 0x25
 800d7b8:	d1f9      	bne.n	800d7ae <_vfiprintf_r+0x96>
 800d7ba:	ebba 0b04 	subs.w	fp, sl, r4
 800d7be:	d00b      	beq.n	800d7d8 <_vfiprintf_r+0xc0>
 800d7c0:	465b      	mov	r3, fp
 800d7c2:	4622      	mov	r2, r4
 800d7c4:	4629      	mov	r1, r5
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	f7ff ff93 	bl	800d6f2 <__sfputs_r>
 800d7cc:	3001      	adds	r0, #1
 800d7ce:	f000 80aa 	beq.w	800d926 <_vfiprintf_r+0x20e>
 800d7d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7d4:	445a      	add	r2, fp
 800d7d6:	9209      	str	r2, [sp, #36]	; 0x24
 800d7d8:	f89a 3000 	ldrb.w	r3, [sl]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	f000 80a2 	beq.w	800d926 <_vfiprintf_r+0x20e>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d7e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7ec:	f10a 0a01 	add.w	sl, sl, #1
 800d7f0:	9304      	str	r3, [sp, #16]
 800d7f2:	9307      	str	r3, [sp, #28]
 800d7f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d7f8:	931a      	str	r3, [sp, #104]	; 0x68
 800d7fa:	4654      	mov	r4, sl
 800d7fc:	2205      	movs	r2, #5
 800d7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d802:	4858      	ldr	r0, [pc, #352]	; (800d964 <_vfiprintf_r+0x24c>)
 800d804:	f7f2 fd0c 	bl	8000220 <memchr>
 800d808:	9a04      	ldr	r2, [sp, #16]
 800d80a:	b9d8      	cbnz	r0, 800d844 <_vfiprintf_r+0x12c>
 800d80c:	06d1      	lsls	r1, r2, #27
 800d80e:	bf44      	itt	mi
 800d810:	2320      	movmi	r3, #32
 800d812:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d816:	0713      	lsls	r3, r2, #28
 800d818:	bf44      	itt	mi
 800d81a:	232b      	movmi	r3, #43	; 0x2b
 800d81c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d820:	f89a 3000 	ldrb.w	r3, [sl]
 800d824:	2b2a      	cmp	r3, #42	; 0x2a
 800d826:	d015      	beq.n	800d854 <_vfiprintf_r+0x13c>
 800d828:	9a07      	ldr	r2, [sp, #28]
 800d82a:	4654      	mov	r4, sl
 800d82c:	2000      	movs	r0, #0
 800d82e:	f04f 0c0a 	mov.w	ip, #10
 800d832:	4621      	mov	r1, r4
 800d834:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d838:	3b30      	subs	r3, #48	; 0x30
 800d83a:	2b09      	cmp	r3, #9
 800d83c:	d94e      	bls.n	800d8dc <_vfiprintf_r+0x1c4>
 800d83e:	b1b0      	cbz	r0, 800d86e <_vfiprintf_r+0x156>
 800d840:	9207      	str	r2, [sp, #28]
 800d842:	e014      	b.n	800d86e <_vfiprintf_r+0x156>
 800d844:	eba0 0308 	sub.w	r3, r0, r8
 800d848:	fa09 f303 	lsl.w	r3, r9, r3
 800d84c:	4313      	orrs	r3, r2
 800d84e:	9304      	str	r3, [sp, #16]
 800d850:	46a2      	mov	sl, r4
 800d852:	e7d2      	b.n	800d7fa <_vfiprintf_r+0xe2>
 800d854:	9b03      	ldr	r3, [sp, #12]
 800d856:	1d19      	adds	r1, r3, #4
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	9103      	str	r1, [sp, #12]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	bfbb      	ittet	lt
 800d860:	425b      	neglt	r3, r3
 800d862:	f042 0202 	orrlt.w	r2, r2, #2
 800d866:	9307      	strge	r3, [sp, #28]
 800d868:	9307      	strlt	r3, [sp, #28]
 800d86a:	bfb8      	it	lt
 800d86c:	9204      	strlt	r2, [sp, #16]
 800d86e:	7823      	ldrb	r3, [r4, #0]
 800d870:	2b2e      	cmp	r3, #46	; 0x2e
 800d872:	d10c      	bne.n	800d88e <_vfiprintf_r+0x176>
 800d874:	7863      	ldrb	r3, [r4, #1]
 800d876:	2b2a      	cmp	r3, #42	; 0x2a
 800d878:	d135      	bne.n	800d8e6 <_vfiprintf_r+0x1ce>
 800d87a:	9b03      	ldr	r3, [sp, #12]
 800d87c:	1d1a      	adds	r2, r3, #4
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	9203      	str	r2, [sp, #12]
 800d882:	2b00      	cmp	r3, #0
 800d884:	bfb8      	it	lt
 800d886:	f04f 33ff 	movlt.w	r3, #4294967295
 800d88a:	3402      	adds	r4, #2
 800d88c:	9305      	str	r3, [sp, #20]
 800d88e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d974 <_vfiprintf_r+0x25c>
 800d892:	7821      	ldrb	r1, [r4, #0]
 800d894:	2203      	movs	r2, #3
 800d896:	4650      	mov	r0, sl
 800d898:	f7f2 fcc2 	bl	8000220 <memchr>
 800d89c:	b140      	cbz	r0, 800d8b0 <_vfiprintf_r+0x198>
 800d89e:	2340      	movs	r3, #64	; 0x40
 800d8a0:	eba0 000a 	sub.w	r0, r0, sl
 800d8a4:	fa03 f000 	lsl.w	r0, r3, r0
 800d8a8:	9b04      	ldr	r3, [sp, #16]
 800d8aa:	4303      	orrs	r3, r0
 800d8ac:	3401      	adds	r4, #1
 800d8ae:	9304      	str	r3, [sp, #16]
 800d8b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b4:	482c      	ldr	r0, [pc, #176]	; (800d968 <_vfiprintf_r+0x250>)
 800d8b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d8ba:	2206      	movs	r2, #6
 800d8bc:	f7f2 fcb0 	bl	8000220 <memchr>
 800d8c0:	2800      	cmp	r0, #0
 800d8c2:	d03f      	beq.n	800d944 <_vfiprintf_r+0x22c>
 800d8c4:	4b29      	ldr	r3, [pc, #164]	; (800d96c <_vfiprintf_r+0x254>)
 800d8c6:	bb1b      	cbnz	r3, 800d910 <_vfiprintf_r+0x1f8>
 800d8c8:	9b03      	ldr	r3, [sp, #12]
 800d8ca:	3307      	adds	r3, #7
 800d8cc:	f023 0307 	bic.w	r3, r3, #7
 800d8d0:	3308      	adds	r3, #8
 800d8d2:	9303      	str	r3, [sp, #12]
 800d8d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8d6:	443b      	add	r3, r7
 800d8d8:	9309      	str	r3, [sp, #36]	; 0x24
 800d8da:	e767      	b.n	800d7ac <_vfiprintf_r+0x94>
 800d8dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8e0:	460c      	mov	r4, r1
 800d8e2:	2001      	movs	r0, #1
 800d8e4:	e7a5      	b.n	800d832 <_vfiprintf_r+0x11a>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	3401      	adds	r4, #1
 800d8ea:	9305      	str	r3, [sp, #20]
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	f04f 0c0a 	mov.w	ip, #10
 800d8f2:	4620      	mov	r0, r4
 800d8f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8f8:	3a30      	subs	r2, #48	; 0x30
 800d8fa:	2a09      	cmp	r2, #9
 800d8fc:	d903      	bls.n	800d906 <_vfiprintf_r+0x1ee>
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d0c5      	beq.n	800d88e <_vfiprintf_r+0x176>
 800d902:	9105      	str	r1, [sp, #20]
 800d904:	e7c3      	b.n	800d88e <_vfiprintf_r+0x176>
 800d906:	fb0c 2101 	mla	r1, ip, r1, r2
 800d90a:	4604      	mov	r4, r0
 800d90c:	2301      	movs	r3, #1
 800d90e:	e7f0      	b.n	800d8f2 <_vfiprintf_r+0x1da>
 800d910:	ab03      	add	r3, sp, #12
 800d912:	9300      	str	r3, [sp, #0]
 800d914:	462a      	mov	r2, r5
 800d916:	4b16      	ldr	r3, [pc, #88]	; (800d970 <_vfiprintf_r+0x258>)
 800d918:	a904      	add	r1, sp, #16
 800d91a:	4630      	mov	r0, r6
 800d91c:	f7fd fafc 	bl	800af18 <_printf_float>
 800d920:	4607      	mov	r7, r0
 800d922:	1c78      	adds	r0, r7, #1
 800d924:	d1d6      	bne.n	800d8d4 <_vfiprintf_r+0x1bc>
 800d926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d928:	07d9      	lsls	r1, r3, #31
 800d92a:	d405      	bmi.n	800d938 <_vfiprintf_r+0x220>
 800d92c:	89ab      	ldrh	r3, [r5, #12]
 800d92e:	059a      	lsls	r2, r3, #22
 800d930:	d402      	bmi.n	800d938 <_vfiprintf_r+0x220>
 800d932:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d934:	f7ff f874 	bl	800ca20 <__retarget_lock_release_recursive>
 800d938:	89ab      	ldrh	r3, [r5, #12]
 800d93a:	065b      	lsls	r3, r3, #25
 800d93c:	f53f af12 	bmi.w	800d764 <_vfiprintf_r+0x4c>
 800d940:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d942:	e711      	b.n	800d768 <_vfiprintf_r+0x50>
 800d944:	ab03      	add	r3, sp, #12
 800d946:	9300      	str	r3, [sp, #0]
 800d948:	462a      	mov	r2, r5
 800d94a:	4b09      	ldr	r3, [pc, #36]	; (800d970 <_vfiprintf_r+0x258>)
 800d94c:	a904      	add	r1, sp, #16
 800d94e:	4630      	mov	r0, r6
 800d950:	f7fd fd86 	bl	800b460 <_printf_i>
 800d954:	e7e4      	b.n	800d920 <_vfiprintf_r+0x208>
 800d956:	bf00      	nop
 800d958:	0800e824 	.word	0x0800e824
 800d95c:	0800e844 	.word	0x0800e844
 800d960:	0800e804 	.word	0x0800e804
 800d964:	0800e9bc 	.word	0x0800e9bc
 800d968:	0800e9c6 	.word	0x0800e9c6
 800d96c:	0800af19 	.word	0x0800af19
 800d970:	0800d6f3 	.word	0x0800d6f3
 800d974:	0800e9c2 	.word	0x0800e9c2

0800d978 <_sbrk_r>:
 800d978:	b538      	push	{r3, r4, r5, lr}
 800d97a:	4d06      	ldr	r5, [pc, #24]	; (800d994 <_sbrk_r+0x1c>)
 800d97c:	2300      	movs	r3, #0
 800d97e:	4604      	mov	r4, r0
 800d980:	4608      	mov	r0, r1
 800d982:	602b      	str	r3, [r5, #0]
 800d984:	f7f4 fd2e 	bl	80023e4 <_sbrk>
 800d988:	1c43      	adds	r3, r0, #1
 800d98a:	d102      	bne.n	800d992 <_sbrk_r+0x1a>
 800d98c:	682b      	ldr	r3, [r5, #0]
 800d98e:	b103      	cbz	r3, 800d992 <_sbrk_r+0x1a>
 800d990:	6023      	str	r3, [r4, #0]
 800d992:	bd38      	pop	{r3, r4, r5, pc}
 800d994:	2000320c 	.word	0x2000320c

0800d998 <__sread>:
 800d998:	b510      	push	{r4, lr}
 800d99a:	460c      	mov	r4, r1
 800d99c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9a0:	f000 f92c 	bl	800dbfc <_read_r>
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	bfab      	itete	ge
 800d9a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d9aa:	89a3      	ldrhlt	r3, [r4, #12]
 800d9ac:	181b      	addge	r3, r3, r0
 800d9ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d9b2:	bfac      	ite	ge
 800d9b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800d9b6:	81a3      	strhlt	r3, [r4, #12]
 800d9b8:	bd10      	pop	{r4, pc}

0800d9ba <__swrite>:
 800d9ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9be:	461f      	mov	r7, r3
 800d9c0:	898b      	ldrh	r3, [r1, #12]
 800d9c2:	05db      	lsls	r3, r3, #23
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	4616      	mov	r6, r2
 800d9ca:	d505      	bpl.n	800d9d8 <__swrite+0x1e>
 800d9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9d0:	2302      	movs	r3, #2
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	f000 f898 	bl	800db08 <_lseek_r>
 800d9d8:	89a3      	ldrh	r3, [r4, #12]
 800d9da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d9e2:	81a3      	strh	r3, [r4, #12]
 800d9e4:	4632      	mov	r2, r6
 800d9e6:	463b      	mov	r3, r7
 800d9e8:	4628      	mov	r0, r5
 800d9ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ee:	f000 b817 	b.w	800da20 <_write_r>

0800d9f2 <__sseek>:
 800d9f2:	b510      	push	{r4, lr}
 800d9f4:	460c      	mov	r4, r1
 800d9f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9fa:	f000 f885 	bl	800db08 <_lseek_r>
 800d9fe:	1c43      	adds	r3, r0, #1
 800da00:	89a3      	ldrh	r3, [r4, #12]
 800da02:	bf15      	itete	ne
 800da04:	6560      	strne	r0, [r4, #84]	; 0x54
 800da06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da0e:	81a3      	strheq	r3, [r4, #12]
 800da10:	bf18      	it	ne
 800da12:	81a3      	strhne	r3, [r4, #12]
 800da14:	bd10      	pop	{r4, pc}

0800da16 <__sclose>:
 800da16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da1a:	f000 b831 	b.w	800da80 <_close_r>
	...

0800da20 <_write_r>:
 800da20:	b538      	push	{r3, r4, r5, lr}
 800da22:	4d07      	ldr	r5, [pc, #28]	; (800da40 <_write_r+0x20>)
 800da24:	4604      	mov	r4, r0
 800da26:	4608      	mov	r0, r1
 800da28:	4611      	mov	r1, r2
 800da2a:	2200      	movs	r2, #0
 800da2c:	602a      	str	r2, [r5, #0]
 800da2e:	461a      	mov	r2, r3
 800da30:	f7f3 fad3 	bl	8000fda <_write>
 800da34:	1c43      	adds	r3, r0, #1
 800da36:	d102      	bne.n	800da3e <_write_r+0x1e>
 800da38:	682b      	ldr	r3, [r5, #0]
 800da3a:	b103      	cbz	r3, 800da3e <_write_r+0x1e>
 800da3c:	6023      	str	r3, [r4, #0]
 800da3e:	bd38      	pop	{r3, r4, r5, pc}
 800da40:	2000320c 	.word	0x2000320c

0800da44 <__assert_func>:
 800da44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da46:	4614      	mov	r4, r2
 800da48:	461a      	mov	r2, r3
 800da4a:	4b09      	ldr	r3, [pc, #36]	; (800da70 <__assert_func+0x2c>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	4605      	mov	r5, r0
 800da50:	68d8      	ldr	r0, [r3, #12]
 800da52:	b14c      	cbz	r4, 800da68 <__assert_func+0x24>
 800da54:	4b07      	ldr	r3, [pc, #28]	; (800da74 <__assert_func+0x30>)
 800da56:	9100      	str	r1, [sp, #0]
 800da58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da5c:	4906      	ldr	r1, [pc, #24]	; (800da78 <__assert_func+0x34>)
 800da5e:	462b      	mov	r3, r5
 800da60:	f000 f81e 	bl	800daa0 <fiprintf>
 800da64:	f000 f8e9 	bl	800dc3a <abort>
 800da68:	4b04      	ldr	r3, [pc, #16]	; (800da7c <__assert_func+0x38>)
 800da6a:	461c      	mov	r4, r3
 800da6c:	e7f3      	b.n	800da56 <__assert_func+0x12>
 800da6e:	bf00      	nop
 800da70:	2000000c 	.word	0x2000000c
 800da74:	0800e9cd 	.word	0x0800e9cd
 800da78:	0800e9da 	.word	0x0800e9da
 800da7c:	0800ea08 	.word	0x0800ea08

0800da80 <_close_r>:
 800da80:	b538      	push	{r3, r4, r5, lr}
 800da82:	4d06      	ldr	r5, [pc, #24]	; (800da9c <_close_r+0x1c>)
 800da84:	2300      	movs	r3, #0
 800da86:	4604      	mov	r4, r0
 800da88:	4608      	mov	r0, r1
 800da8a:	602b      	str	r3, [r5, #0]
 800da8c:	f7f4 fc75 	bl	800237a <_close>
 800da90:	1c43      	adds	r3, r0, #1
 800da92:	d102      	bne.n	800da9a <_close_r+0x1a>
 800da94:	682b      	ldr	r3, [r5, #0]
 800da96:	b103      	cbz	r3, 800da9a <_close_r+0x1a>
 800da98:	6023      	str	r3, [r4, #0]
 800da9a:	bd38      	pop	{r3, r4, r5, pc}
 800da9c:	2000320c 	.word	0x2000320c

0800daa0 <fiprintf>:
 800daa0:	b40e      	push	{r1, r2, r3}
 800daa2:	b503      	push	{r0, r1, lr}
 800daa4:	4601      	mov	r1, r0
 800daa6:	ab03      	add	r3, sp, #12
 800daa8:	4805      	ldr	r0, [pc, #20]	; (800dac0 <fiprintf+0x20>)
 800daaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800daae:	6800      	ldr	r0, [r0, #0]
 800dab0:	9301      	str	r3, [sp, #4]
 800dab2:	f7ff fe31 	bl	800d718 <_vfiprintf_r>
 800dab6:	b002      	add	sp, #8
 800dab8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dabc:	b003      	add	sp, #12
 800dabe:	4770      	bx	lr
 800dac0:	2000000c 	.word	0x2000000c

0800dac4 <_fstat_r>:
 800dac4:	b538      	push	{r3, r4, r5, lr}
 800dac6:	4d07      	ldr	r5, [pc, #28]	; (800dae4 <_fstat_r+0x20>)
 800dac8:	2300      	movs	r3, #0
 800daca:	4604      	mov	r4, r0
 800dacc:	4608      	mov	r0, r1
 800dace:	4611      	mov	r1, r2
 800dad0:	602b      	str	r3, [r5, #0]
 800dad2:	f7f4 fc5e 	bl	8002392 <_fstat>
 800dad6:	1c43      	adds	r3, r0, #1
 800dad8:	d102      	bne.n	800dae0 <_fstat_r+0x1c>
 800dada:	682b      	ldr	r3, [r5, #0]
 800dadc:	b103      	cbz	r3, 800dae0 <_fstat_r+0x1c>
 800dade:	6023      	str	r3, [r4, #0]
 800dae0:	bd38      	pop	{r3, r4, r5, pc}
 800dae2:	bf00      	nop
 800dae4:	2000320c 	.word	0x2000320c

0800dae8 <_isatty_r>:
 800dae8:	b538      	push	{r3, r4, r5, lr}
 800daea:	4d06      	ldr	r5, [pc, #24]	; (800db04 <_isatty_r+0x1c>)
 800daec:	2300      	movs	r3, #0
 800daee:	4604      	mov	r4, r0
 800daf0:	4608      	mov	r0, r1
 800daf2:	602b      	str	r3, [r5, #0]
 800daf4:	f7f4 fc5d 	bl	80023b2 <_isatty>
 800daf8:	1c43      	adds	r3, r0, #1
 800dafa:	d102      	bne.n	800db02 <_isatty_r+0x1a>
 800dafc:	682b      	ldr	r3, [r5, #0]
 800dafe:	b103      	cbz	r3, 800db02 <_isatty_r+0x1a>
 800db00:	6023      	str	r3, [r4, #0]
 800db02:	bd38      	pop	{r3, r4, r5, pc}
 800db04:	2000320c 	.word	0x2000320c

0800db08 <_lseek_r>:
 800db08:	b538      	push	{r3, r4, r5, lr}
 800db0a:	4d07      	ldr	r5, [pc, #28]	; (800db28 <_lseek_r+0x20>)
 800db0c:	4604      	mov	r4, r0
 800db0e:	4608      	mov	r0, r1
 800db10:	4611      	mov	r1, r2
 800db12:	2200      	movs	r2, #0
 800db14:	602a      	str	r2, [r5, #0]
 800db16:	461a      	mov	r2, r3
 800db18:	f7f4 fc56 	bl	80023c8 <_lseek>
 800db1c:	1c43      	adds	r3, r0, #1
 800db1e:	d102      	bne.n	800db26 <_lseek_r+0x1e>
 800db20:	682b      	ldr	r3, [r5, #0]
 800db22:	b103      	cbz	r3, 800db26 <_lseek_r+0x1e>
 800db24:	6023      	str	r3, [r4, #0]
 800db26:	bd38      	pop	{r3, r4, r5, pc}
 800db28:	2000320c 	.word	0x2000320c

0800db2c <__ascii_mbtowc>:
 800db2c:	b082      	sub	sp, #8
 800db2e:	b901      	cbnz	r1, 800db32 <__ascii_mbtowc+0x6>
 800db30:	a901      	add	r1, sp, #4
 800db32:	b142      	cbz	r2, 800db46 <__ascii_mbtowc+0x1a>
 800db34:	b14b      	cbz	r3, 800db4a <__ascii_mbtowc+0x1e>
 800db36:	7813      	ldrb	r3, [r2, #0]
 800db38:	600b      	str	r3, [r1, #0]
 800db3a:	7812      	ldrb	r2, [r2, #0]
 800db3c:	1e10      	subs	r0, r2, #0
 800db3e:	bf18      	it	ne
 800db40:	2001      	movne	r0, #1
 800db42:	b002      	add	sp, #8
 800db44:	4770      	bx	lr
 800db46:	4610      	mov	r0, r2
 800db48:	e7fb      	b.n	800db42 <__ascii_mbtowc+0x16>
 800db4a:	f06f 0001 	mvn.w	r0, #1
 800db4e:	e7f8      	b.n	800db42 <__ascii_mbtowc+0x16>

0800db50 <memmove>:
 800db50:	4288      	cmp	r0, r1
 800db52:	b510      	push	{r4, lr}
 800db54:	eb01 0402 	add.w	r4, r1, r2
 800db58:	d902      	bls.n	800db60 <memmove+0x10>
 800db5a:	4284      	cmp	r4, r0
 800db5c:	4623      	mov	r3, r4
 800db5e:	d807      	bhi.n	800db70 <memmove+0x20>
 800db60:	1e43      	subs	r3, r0, #1
 800db62:	42a1      	cmp	r1, r4
 800db64:	d008      	beq.n	800db78 <memmove+0x28>
 800db66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db6e:	e7f8      	b.n	800db62 <memmove+0x12>
 800db70:	4402      	add	r2, r0
 800db72:	4601      	mov	r1, r0
 800db74:	428a      	cmp	r2, r1
 800db76:	d100      	bne.n	800db7a <memmove+0x2a>
 800db78:	bd10      	pop	{r4, pc}
 800db7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db82:	e7f7      	b.n	800db74 <memmove+0x24>

0800db84 <__malloc_lock>:
 800db84:	4801      	ldr	r0, [pc, #4]	; (800db8c <__malloc_lock+0x8>)
 800db86:	f7fe bf4a 	b.w	800ca1e <__retarget_lock_acquire_recursive>
 800db8a:	bf00      	nop
 800db8c:	20003200 	.word	0x20003200

0800db90 <__malloc_unlock>:
 800db90:	4801      	ldr	r0, [pc, #4]	; (800db98 <__malloc_unlock+0x8>)
 800db92:	f7fe bf45 	b.w	800ca20 <__retarget_lock_release_recursive>
 800db96:	bf00      	nop
 800db98:	20003200 	.word	0x20003200

0800db9c <_realloc_r>:
 800db9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dba0:	4680      	mov	r8, r0
 800dba2:	4614      	mov	r4, r2
 800dba4:	460e      	mov	r6, r1
 800dba6:	b921      	cbnz	r1, 800dbb2 <_realloc_r+0x16>
 800dba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbac:	4611      	mov	r1, r2
 800dbae:	f7ff bbb9 	b.w	800d324 <_malloc_r>
 800dbb2:	b92a      	cbnz	r2, 800dbc0 <_realloc_r+0x24>
 800dbb4:	f7ff fb4a 	bl	800d24c <_free_r>
 800dbb8:	4625      	mov	r5, r4
 800dbba:	4628      	mov	r0, r5
 800dbbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbc0:	f000 f842 	bl	800dc48 <_malloc_usable_size_r>
 800dbc4:	4284      	cmp	r4, r0
 800dbc6:	4607      	mov	r7, r0
 800dbc8:	d802      	bhi.n	800dbd0 <_realloc_r+0x34>
 800dbca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dbce:	d812      	bhi.n	800dbf6 <_realloc_r+0x5a>
 800dbd0:	4621      	mov	r1, r4
 800dbd2:	4640      	mov	r0, r8
 800dbd4:	f7ff fba6 	bl	800d324 <_malloc_r>
 800dbd8:	4605      	mov	r5, r0
 800dbda:	2800      	cmp	r0, #0
 800dbdc:	d0ed      	beq.n	800dbba <_realloc_r+0x1e>
 800dbde:	42bc      	cmp	r4, r7
 800dbe0:	4622      	mov	r2, r4
 800dbe2:	4631      	mov	r1, r6
 800dbe4:	bf28      	it	cs
 800dbe6:	463a      	movcs	r2, r7
 800dbe8:	f7fe ff88 	bl	800cafc <memcpy>
 800dbec:	4631      	mov	r1, r6
 800dbee:	4640      	mov	r0, r8
 800dbf0:	f7ff fb2c 	bl	800d24c <_free_r>
 800dbf4:	e7e1      	b.n	800dbba <_realloc_r+0x1e>
 800dbf6:	4635      	mov	r5, r6
 800dbf8:	e7df      	b.n	800dbba <_realloc_r+0x1e>
	...

0800dbfc <_read_r>:
 800dbfc:	b538      	push	{r3, r4, r5, lr}
 800dbfe:	4d07      	ldr	r5, [pc, #28]	; (800dc1c <_read_r+0x20>)
 800dc00:	4604      	mov	r4, r0
 800dc02:	4608      	mov	r0, r1
 800dc04:	4611      	mov	r1, r2
 800dc06:	2200      	movs	r2, #0
 800dc08:	602a      	str	r2, [r5, #0]
 800dc0a:	461a      	mov	r2, r3
 800dc0c:	f7f4 fb98 	bl	8002340 <_read>
 800dc10:	1c43      	adds	r3, r0, #1
 800dc12:	d102      	bne.n	800dc1a <_read_r+0x1e>
 800dc14:	682b      	ldr	r3, [r5, #0]
 800dc16:	b103      	cbz	r3, 800dc1a <_read_r+0x1e>
 800dc18:	6023      	str	r3, [r4, #0]
 800dc1a:	bd38      	pop	{r3, r4, r5, pc}
 800dc1c:	2000320c 	.word	0x2000320c

0800dc20 <__ascii_wctomb>:
 800dc20:	b149      	cbz	r1, 800dc36 <__ascii_wctomb+0x16>
 800dc22:	2aff      	cmp	r2, #255	; 0xff
 800dc24:	bf85      	ittet	hi
 800dc26:	238a      	movhi	r3, #138	; 0x8a
 800dc28:	6003      	strhi	r3, [r0, #0]
 800dc2a:	700a      	strbls	r2, [r1, #0]
 800dc2c:	f04f 30ff 	movhi.w	r0, #4294967295
 800dc30:	bf98      	it	ls
 800dc32:	2001      	movls	r0, #1
 800dc34:	4770      	bx	lr
 800dc36:	4608      	mov	r0, r1
 800dc38:	4770      	bx	lr

0800dc3a <abort>:
 800dc3a:	b508      	push	{r3, lr}
 800dc3c:	2006      	movs	r0, #6
 800dc3e:	f000 f833 	bl	800dca8 <raise>
 800dc42:	2001      	movs	r0, #1
 800dc44:	f7f4 fb72 	bl	800232c <_exit>

0800dc48 <_malloc_usable_size_r>:
 800dc48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc4c:	1f18      	subs	r0, r3, #4
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	bfbc      	itt	lt
 800dc52:	580b      	ldrlt	r3, [r1, r0]
 800dc54:	18c0      	addlt	r0, r0, r3
 800dc56:	4770      	bx	lr

0800dc58 <_raise_r>:
 800dc58:	291f      	cmp	r1, #31
 800dc5a:	b538      	push	{r3, r4, r5, lr}
 800dc5c:	4604      	mov	r4, r0
 800dc5e:	460d      	mov	r5, r1
 800dc60:	d904      	bls.n	800dc6c <_raise_r+0x14>
 800dc62:	2316      	movs	r3, #22
 800dc64:	6003      	str	r3, [r0, #0]
 800dc66:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6a:	bd38      	pop	{r3, r4, r5, pc}
 800dc6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dc6e:	b112      	cbz	r2, 800dc76 <_raise_r+0x1e>
 800dc70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc74:	b94b      	cbnz	r3, 800dc8a <_raise_r+0x32>
 800dc76:	4620      	mov	r0, r4
 800dc78:	f000 f830 	bl	800dcdc <_getpid_r>
 800dc7c:	462a      	mov	r2, r5
 800dc7e:	4601      	mov	r1, r0
 800dc80:	4620      	mov	r0, r4
 800dc82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc86:	f000 b817 	b.w	800dcb8 <_kill_r>
 800dc8a:	2b01      	cmp	r3, #1
 800dc8c:	d00a      	beq.n	800dca4 <_raise_r+0x4c>
 800dc8e:	1c59      	adds	r1, r3, #1
 800dc90:	d103      	bne.n	800dc9a <_raise_r+0x42>
 800dc92:	2316      	movs	r3, #22
 800dc94:	6003      	str	r3, [r0, #0]
 800dc96:	2001      	movs	r0, #1
 800dc98:	e7e7      	b.n	800dc6a <_raise_r+0x12>
 800dc9a:	2400      	movs	r4, #0
 800dc9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dca0:	4628      	mov	r0, r5
 800dca2:	4798      	blx	r3
 800dca4:	2000      	movs	r0, #0
 800dca6:	e7e0      	b.n	800dc6a <_raise_r+0x12>

0800dca8 <raise>:
 800dca8:	4b02      	ldr	r3, [pc, #8]	; (800dcb4 <raise+0xc>)
 800dcaa:	4601      	mov	r1, r0
 800dcac:	6818      	ldr	r0, [r3, #0]
 800dcae:	f7ff bfd3 	b.w	800dc58 <_raise_r>
 800dcb2:	bf00      	nop
 800dcb4:	2000000c 	.word	0x2000000c

0800dcb8 <_kill_r>:
 800dcb8:	b538      	push	{r3, r4, r5, lr}
 800dcba:	4d07      	ldr	r5, [pc, #28]	; (800dcd8 <_kill_r+0x20>)
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	4604      	mov	r4, r0
 800dcc0:	4608      	mov	r0, r1
 800dcc2:	4611      	mov	r1, r2
 800dcc4:	602b      	str	r3, [r5, #0]
 800dcc6:	f7f4 fb21 	bl	800230c <_kill>
 800dcca:	1c43      	adds	r3, r0, #1
 800dccc:	d102      	bne.n	800dcd4 <_kill_r+0x1c>
 800dcce:	682b      	ldr	r3, [r5, #0]
 800dcd0:	b103      	cbz	r3, 800dcd4 <_kill_r+0x1c>
 800dcd2:	6023      	str	r3, [r4, #0]
 800dcd4:	bd38      	pop	{r3, r4, r5, pc}
 800dcd6:	bf00      	nop
 800dcd8:	2000320c 	.word	0x2000320c

0800dcdc <_getpid_r>:
 800dcdc:	f7f4 bb0e 	b.w	80022fc <_getpid>

0800dce0 <log10>:
 800dce0:	b538      	push	{r3, r4, r5, lr}
 800dce2:	ed2d 8b02 	vpush	{d8}
 800dce6:	ec55 4b10 	vmov	r4, r5, d0
 800dcea:	f000 f865 	bl	800ddb8 <__ieee754_log10>
 800dcee:	4622      	mov	r2, r4
 800dcf0:	462b      	mov	r3, r5
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	4629      	mov	r1, r5
 800dcf6:	eeb0 8a40 	vmov.f32	s16, s0
 800dcfa:	eef0 8a60 	vmov.f32	s17, s1
 800dcfe:	f7f2 ff35 	bl	8000b6c <__aeabi_dcmpun>
 800dd02:	b998      	cbnz	r0, 800dd2c <log10+0x4c>
 800dd04:	2200      	movs	r2, #0
 800dd06:	2300      	movs	r3, #0
 800dd08:	4620      	mov	r0, r4
 800dd0a:	4629      	mov	r1, r5
 800dd0c:	f7f2 ff10 	bl	8000b30 <__aeabi_dcmple>
 800dd10:	b160      	cbz	r0, 800dd2c <log10+0x4c>
 800dd12:	2200      	movs	r2, #0
 800dd14:	2300      	movs	r3, #0
 800dd16:	4620      	mov	r0, r4
 800dd18:	4629      	mov	r1, r5
 800dd1a:	f7f2 fef5 	bl	8000b08 <__aeabi_dcmpeq>
 800dd1e:	b160      	cbz	r0, 800dd3a <log10+0x5a>
 800dd20:	f7fd f828 	bl	800ad74 <__errno>
 800dd24:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800dd50 <log10+0x70>
 800dd28:	2322      	movs	r3, #34	; 0x22
 800dd2a:	6003      	str	r3, [r0, #0]
 800dd2c:	eeb0 0a48 	vmov.f32	s0, s16
 800dd30:	eef0 0a68 	vmov.f32	s1, s17
 800dd34:	ecbd 8b02 	vpop	{d8}
 800dd38:	bd38      	pop	{r3, r4, r5, pc}
 800dd3a:	f7fd f81b 	bl	800ad74 <__errno>
 800dd3e:	ecbd 8b02 	vpop	{d8}
 800dd42:	2321      	movs	r3, #33	; 0x21
 800dd44:	6003      	str	r3, [r0, #0]
 800dd46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd4a:	4803      	ldr	r0, [pc, #12]	; (800dd58 <log10+0x78>)
 800dd4c:	f000 b970 	b.w	800e030 <nan>
 800dd50:	00000000 	.word	0x00000000
 800dd54:	fff00000 	.word	0xfff00000
 800dd58:	0800ea08 	.word	0x0800ea08

0800dd5c <sqrt>:
 800dd5c:	b538      	push	{r3, r4, r5, lr}
 800dd5e:	ed2d 8b02 	vpush	{d8}
 800dd62:	ec55 4b10 	vmov	r4, r5, d0
 800dd66:	f000 f8b1 	bl	800decc <__ieee754_sqrt>
 800dd6a:	4622      	mov	r2, r4
 800dd6c:	462b      	mov	r3, r5
 800dd6e:	4620      	mov	r0, r4
 800dd70:	4629      	mov	r1, r5
 800dd72:	eeb0 8a40 	vmov.f32	s16, s0
 800dd76:	eef0 8a60 	vmov.f32	s17, s1
 800dd7a:	f7f2 fef7 	bl	8000b6c <__aeabi_dcmpun>
 800dd7e:	b990      	cbnz	r0, 800dda6 <sqrt+0x4a>
 800dd80:	2200      	movs	r2, #0
 800dd82:	2300      	movs	r3, #0
 800dd84:	4620      	mov	r0, r4
 800dd86:	4629      	mov	r1, r5
 800dd88:	f7f2 fec8 	bl	8000b1c <__aeabi_dcmplt>
 800dd8c:	b158      	cbz	r0, 800dda6 <sqrt+0x4a>
 800dd8e:	f7fc fff1 	bl	800ad74 <__errno>
 800dd92:	2321      	movs	r3, #33	; 0x21
 800dd94:	6003      	str	r3, [r0, #0]
 800dd96:	2200      	movs	r2, #0
 800dd98:	2300      	movs	r3, #0
 800dd9a:	4610      	mov	r0, r2
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	f7f2 fd75 	bl	800088c <__aeabi_ddiv>
 800dda2:	ec41 0b18 	vmov	d8, r0, r1
 800dda6:	eeb0 0a48 	vmov.f32	s0, s16
 800ddaa:	eef0 0a68 	vmov.f32	s1, s17
 800ddae:	ecbd 8b02 	vpop	{d8}
 800ddb2:	bd38      	pop	{r3, r4, r5, pc}
 800ddb4:	0000      	movs	r0, r0
	...

0800ddb8 <__ieee754_log10>:
 800ddb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddbc:	ec55 4b10 	vmov	r4, r5, d0
 800ddc0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800ddc4:	462b      	mov	r3, r5
 800ddc6:	da2f      	bge.n	800de28 <__ieee754_log10+0x70>
 800ddc8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800ddcc:	4322      	orrs	r2, r4
 800ddce:	d109      	bne.n	800dde4 <__ieee754_log10+0x2c>
 800ddd0:	493b      	ldr	r1, [pc, #236]	; (800dec0 <__ieee754_log10+0x108>)
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	2000      	movs	r0, #0
 800ddd8:	f7f2 fd58 	bl	800088c <__aeabi_ddiv>
 800dddc:	ec41 0b10 	vmov	d0, r0, r1
 800dde0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dde4:	2d00      	cmp	r5, #0
 800dde6:	da09      	bge.n	800ddfc <__ieee754_log10+0x44>
 800dde8:	ee10 2a10 	vmov	r2, s0
 800ddec:	ee10 0a10 	vmov	r0, s0
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	f7f2 fa69 	bl	80002c8 <__aeabi_dsub>
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	e7ed      	b.n	800ddd8 <__ieee754_log10+0x20>
 800ddfc:	4b31      	ldr	r3, [pc, #196]	; (800dec4 <__ieee754_log10+0x10c>)
 800ddfe:	2200      	movs	r2, #0
 800de00:	4629      	mov	r1, r5
 800de02:	ee10 0a10 	vmov	r0, s0
 800de06:	f7f2 fc17 	bl	8000638 <__aeabi_dmul>
 800de0a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800de0e:	4604      	mov	r4, r0
 800de10:	460d      	mov	r5, r1
 800de12:	460b      	mov	r3, r1
 800de14:	492c      	ldr	r1, [pc, #176]	; (800dec8 <__ieee754_log10+0x110>)
 800de16:	428b      	cmp	r3, r1
 800de18:	dd08      	ble.n	800de2c <__ieee754_log10+0x74>
 800de1a:	4622      	mov	r2, r4
 800de1c:	462b      	mov	r3, r5
 800de1e:	4620      	mov	r0, r4
 800de20:	4629      	mov	r1, r5
 800de22:	f7f2 fa53 	bl	80002cc <__adddf3>
 800de26:	e7d9      	b.n	800dddc <__ieee754_log10+0x24>
 800de28:	2200      	movs	r2, #0
 800de2a:	e7f3      	b.n	800de14 <__ieee754_log10+0x5c>
 800de2c:	1518      	asrs	r0, r3, #20
 800de2e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800de32:	4410      	add	r0, r2
 800de34:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800de38:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800de3c:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800de40:	f7f2 fb90 	bl	8000564 <__aeabi_i2d>
 800de44:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 800de48:	3303      	adds	r3, #3
 800de4a:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800de4e:	ec45 4b10 	vmov	d0, r4, r5
 800de52:	4606      	mov	r6, r0
 800de54:	460f      	mov	r7, r1
 800de56:	f000 f8f3 	bl	800e040 <__ieee754_log>
 800de5a:	a313      	add	r3, pc, #76	; (adr r3, 800dea8 <__ieee754_log10+0xf0>)
 800de5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de60:	4630      	mov	r0, r6
 800de62:	4639      	mov	r1, r7
 800de64:	ec59 8b10 	vmov	r8, r9, d0
 800de68:	f7f2 fbe6 	bl	8000638 <__aeabi_dmul>
 800de6c:	a310      	add	r3, pc, #64	; (adr r3, 800deb0 <__ieee754_log10+0xf8>)
 800de6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de72:	4604      	mov	r4, r0
 800de74:	460d      	mov	r5, r1
 800de76:	4640      	mov	r0, r8
 800de78:	4649      	mov	r1, r9
 800de7a:	f7f2 fbdd 	bl	8000638 <__aeabi_dmul>
 800de7e:	4602      	mov	r2, r0
 800de80:	460b      	mov	r3, r1
 800de82:	4620      	mov	r0, r4
 800de84:	4629      	mov	r1, r5
 800de86:	f7f2 fa21 	bl	80002cc <__adddf3>
 800de8a:	a30b      	add	r3, pc, #44	; (adr r3, 800deb8 <__ieee754_log10+0x100>)
 800de8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de90:	4604      	mov	r4, r0
 800de92:	460d      	mov	r5, r1
 800de94:	4630      	mov	r0, r6
 800de96:	4639      	mov	r1, r7
 800de98:	f7f2 fbce 	bl	8000638 <__aeabi_dmul>
 800de9c:	4602      	mov	r2, r0
 800de9e:	460b      	mov	r3, r1
 800dea0:	4620      	mov	r0, r4
 800dea2:	4629      	mov	r1, r5
 800dea4:	e7bd      	b.n	800de22 <__ieee754_log10+0x6a>
 800dea6:	bf00      	nop
 800dea8:	11f12b36 	.word	0x11f12b36
 800deac:	3d59fef3 	.word	0x3d59fef3
 800deb0:	1526e50e 	.word	0x1526e50e
 800deb4:	3fdbcb7b 	.word	0x3fdbcb7b
 800deb8:	509f6000 	.word	0x509f6000
 800debc:	3fd34413 	.word	0x3fd34413
 800dec0:	c3500000 	.word	0xc3500000
 800dec4:	43500000 	.word	0x43500000
 800dec8:	7fefffff 	.word	0x7fefffff

0800decc <__ieee754_sqrt>:
 800decc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded0:	ec55 4b10 	vmov	r4, r5, d0
 800ded4:	4e55      	ldr	r6, [pc, #340]	; (800e02c <__ieee754_sqrt+0x160>)
 800ded6:	43ae      	bics	r6, r5
 800ded8:	ee10 0a10 	vmov	r0, s0
 800dedc:	ee10 3a10 	vmov	r3, s0
 800dee0:	462a      	mov	r2, r5
 800dee2:	4629      	mov	r1, r5
 800dee4:	d110      	bne.n	800df08 <__ieee754_sqrt+0x3c>
 800dee6:	ee10 2a10 	vmov	r2, s0
 800deea:	462b      	mov	r3, r5
 800deec:	f7f2 fba4 	bl	8000638 <__aeabi_dmul>
 800def0:	4602      	mov	r2, r0
 800def2:	460b      	mov	r3, r1
 800def4:	4620      	mov	r0, r4
 800def6:	4629      	mov	r1, r5
 800def8:	f7f2 f9e8 	bl	80002cc <__adddf3>
 800defc:	4604      	mov	r4, r0
 800defe:	460d      	mov	r5, r1
 800df00:	ec45 4b10 	vmov	d0, r4, r5
 800df04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df08:	2d00      	cmp	r5, #0
 800df0a:	dc10      	bgt.n	800df2e <__ieee754_sqrt+0x62>
 800df0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800df10:	4330      	orrs	r0, r6
 800df12:	d0f5      	beq.n	800df00 <__ieee754_sqrt+0x34>
 800df14:	b15d      	cbz	r5, 800df2e <__ieee754_sqrt+0x62>
 800df16:	ee10 2a10 	vmov	r2, s0
 800df1a:	462b      	mov	r3, r5
 800df1c:	ee10 0a10 	vmov	r0, s0
 800df20:	f7f2 f9d2 	bl	80002c8 <__aeabi_dsub>
 800df24:	4602      	mov	r2, r0
 800df26:	460b      	mov	r3, r1
 800df28:	f7f2 fcb0 	bl	800088c <__aeabi_ddiv>
 800df2c:	e7e6      	b.n	800defc <__ieee754_sqrt+0x30>
 800df2e:	1512      	asrs	r2, r2, #20
 800df30:	d074      	beq.n	800e01c <__ieee754_sqrt+0x150>
 800df32:	07d4      	lsls	r4, r2, #31
 800df34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800df38:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800df3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800df40:	bf5e      	ittt	pl
 800df42:	0fda      	lsrpl	r2, r3, #31
 800df44:	005b      	lslpl	r3, r3, #1
 800df46:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800df4a:	2400      	movs	r4, #0
 800df4c:	0fda      	lsrs	r2, r3, #31
 800df4e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800df52:	107f      	asrs	r7, r7, #1
 800df54:	005b      	lsls	r3, r3, #1
 800df56:	2516      	movs	r5, #22
 800df58:	4620      	mov	r0, r4
 800df5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800df5e:	1886      	adds	r6, r0, r2
 800df60:	428e      	cmp	r6, r1
 800df62:	bfde      	ittt	le
 800df64:	1b89      	suble	r1, r1, r6
 800df66:	18b0      	addle	r0, r6, r2
 800df68:	18a4      	addle	r4, r4, r2
 800df6a:	0049      	lsls	r1, r1, #1
 800df6c:	3d01      	subs	r5, #1
 800df6e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800df72:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800df76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800df7a:	d1f0      	bne.n	800df5e <__ieee754_sqrt+0x92>
 800df7c:	462a      	mov	r2, r5
 800df7e:	f04f 0e20 	mov.w	lr, #32
 800df82:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800df86:	4281      	cmp	r1, r0
 800df88:	eb06 0c05 	add.w	ip, r6, r5
 800df8c:	dc02      	bgt.n	800df94 <__ieee754_sqrt+0xc8>
 800df8e:	d113      	bne.n	800dfb8 <__ieee754_sqrt+0xec>
 800df90:	459c      	cmp	ip, r3
 800df92:	d811      	bhi.n	800dfb8 <__ieee754_sqrt+0xec>
 800df94:	f1bc 0f00 	cmp.w	ip, #0
 800df98:	eb0c 0506 	add.w	r5, ip, r6
 800df9c:	da43      	bge.n	800e026 <__ieee754_sqrt+0x15a>
 800df9e:	2d00      	cmp	r5, #0
 800dfa0:	db41      	blt.n	800e026 <__ieee754_sqrt+0x15a>
 800dfa2:	f100 0801 	add.w	r8, r0, #1
 800dfa6:	1a09      	subs	r1, r1, r0
 800dfa8:	459c      	cmp	ip, r3
 800dfaa:	bf88      	it	hi
 800dfac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800dfb0:	eba3 030c 	sub.w	r3, r3, ip
 800dfb4:	4432      	add	r2, r6
 800dfb6:	4640      	mov	r0, r8
 800dfb8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800dfbc:	f1be 0e01 	subs.w	lr, lr, #1
 800dfc0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800dfc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dfc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dfcc:	d1db      	bne.n	800df86 <__ieee754_sqrt+0xba>
 800dfce:	430b      	orrs	r3, r1
 800dfd0:	d006      	beq.n	800dfe0 <__ieee754_sqrt+0x114>
 800dfd2:	1c50      	adds	r0, r2, #1
 800dfd4:	bf13      	iteet	ne
 800dfd6:	3201      	addne	r2, #1
 800dfd8:	3401      	addeq	r4, #1
 800dfda:	4672      	moveq	r2, lr
 800dfdc:	f022 0201 	bicne.w	r2, r2, #1
 800dfe0:	1063      	asrs	r3, r4, #1
 800dfe2:	0852      	lsrs	r2, r2, #1
 800dfe4:	07e1      	lsls	r1, r4, #31
 800dfe6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800dfea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800dfee:	bf48      	it	mi
 800dff0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800dff4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800dff8:	4614      	mov	r4, r2
 800dffa:	e781      	b.n	800df00 <__ieee754_sqrt+0x34>
 800dffc:	0ad9      	lsrs	r1, r3, #11
 800dffe:	3815      	subs	r0, #21
 800e000:	055b      	lsls	r3, r3, #21
 800e002:	2900      	cmp	r1, #0
 800e004:	d0fa      	beq.n	800dffc <__ieee754_sqrt+0x130>
 800e006:	02cd      	lsls	r5, r1, #11
 800e008:	d50a      	bpl.n	800e020 <__ieee754_sqrt+0x154>
 800e00a:	f1c2 0420 	rsb	r4, r2, #32
 800e00e:	fa23 f404 	lsr.w	r4, r3, r4
 800e012:	1e55      	subs	r5, r2, #1
 800e014:	4093      	lsls	r3, r2
 800e016:	4321      	orrs	r1, r4
 800e018:	1b42      	subs	r2, r0, r5
 800e01a:	e78a      	b.n	800df32 <__ieee754_sqrt+0x66>
 800e01c:	4610      	mov	r0, r2
 800e01e:	e7f0      	b.n	800e002 <__ieee754_sqrt+0x136>
 800e020:	0049      	lsls	r1, r1, #1
 800e022:	3201      	adds	r2, #1
 800e024:	e7ef      	b.n	800e006 <__ieee754_sqrt+0x13a>
 800e026:	4680      	mov	r8, r0
 800e028:	e7bd      	b.n	800dfa6 <__ieee754_sqrt+0xda>
 800e02a:	bf00      	nop
 800e02c:	7ff00000 	.word	0x7ff00000

0800e030 <nan>:
 800e030:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e038 <nan+0x8>
 800e034:	4770      	bx	lr
 800e036:	bf00      	nop
 800e038:	00000000 	.word	0x00000000
 800e03c:	7ff80000 	.word	0x7ff80000

0800e040 <__ieee754_log>:
 800e040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e044:	ec51 0b10 	vmov	r0, r1, d0
 800e048:	ed2d 8b04 	vpush	{d8-d9}
 800e04c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800e050:	b083      	sub	sp, #12
 800e052:	460d      	mov	r5, r1
 800e054:	da29      	bge.n	800e0aa <__ieee754_log+0x6a>
 800e056:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e05a:	4303      	orrs	r3, r0
 800e05c:	ee10 2a10 	vmov	r2, s0
 800e060:	d10c      	bne.n	800e07c <__ieee754_log+0x3c>
 800e062:	49cf      	ldr	r1, [pc, #828]	; (800e3a0 <__ieee754_log+0x360>)
 800e064:	2200      	movs	r2, #0
 800e066:	2300      	movs	r3, #0
 800e068:	2000      	movs	r0, #0
 800e06a:	f7f2 fc0f 	bl	800088c <__aeabi_ddiv>
 800e06e:	ec41 0b10 	vmov	d0, r0, r1
 800e072:	b003      	add	sp, #12
 800e074:	ecbd 8b04 	vpop	{d8-d9}
 800e078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e07c:	2900      	cmp	r1, #0
 800e07e:	da05      	bge.n	800e08c <__ieee754_log+0x4c>
 800e080:	460b      	mov	r3, r1
 800e082:	f7f2 f921 	bl	80002c8 <__aeabi_dsub>
 800e086:	2200      	movs	r2, #0
 800e088:	2300      	movs	r3, #0
 800e08a:	e7ee      	b.n	800e06a <__ieee754_log+0x2a>
 800e08c:	4bc5      	ldr	r3, [pc, #788]	; (800e3a4 <__ieee754_log+0x364>)
 800e08e:	2200      	movs	r2, #0
 800e090:	f7f2 fad2 	bl	8000638 <__aeabi_dmul>
 800e094:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800e098:	460d      	mov	r5, r1
 800e09a:	4ac3      	ldr	r2, [pc, #780]	; (800e3a8 <__ieee754_log+0x368>)
 800e09c:	4295      	cmp	r5, r2
 800e09e:	dd06      	ble.n	800e0ae <__ieee754_log+0x6e>
 800e0a0:	4602      	mov	r2, r0
 800e0a2:	460b      	mov	r3, r1
 800e0a4:	f7f2 f912 	bl	80002cc <__adddf3>
 800e0a8:	e7e1      	b.n	800e06e <__ieee754_log+0x2e>
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	e7f5      	b.n	800e09a <__ieee754_log+0x5a>
 800e0ae:	152c      	asrs	r4, r5, #20
 800e0b0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800e0b4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e0b8:	441c      	add	r4, r3
 800e0ba:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800e0be:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800e0c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e0c6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800e0ca:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800e0ce:	ea42 0105 	orr.w	r1, r2, r5
 800e0d2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	4bb4      	ldr	r3, [pc, #720]	; (800e3ac <__ieee754_log+0x36c>)
 800e0da:	f7f2 f8f5 	bl	80002c8 <__aeabi_dsub>
 800e0de:	1cab      	adds	r3, r5, #2
 800e0e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0e4:	2b02      	cmp	r3, #2
 800e0e6:	4682      	mov	sl, r0
 800e0e8:	468b      	mov	fp, r1
 800e0ea:	f04f 0200 	mov.w	r2, #0
 800e0ee:	dc53      	bgt.n	800e198 <__ieee754_log+0x158>
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	f7f2 fd09 	bl	8000b08 <__aeabi_dcmpeq>
 800e0f6:	b1d0      	cbz	r0, 800e12e <__ieee754_log+0xee>
 800e0f8:	2c00      	cmp	r4, #0
 800e0fa:	f000 8122 	beq.w	800e342 <__ieee754_log+0x302>
 800e0fe:	4620      	mov	r0, r4
 800e100:	f7f2 fa30 	bl	8000564 <__aeabi_i2d>
 800e104:	a390      	add	r3, pc, #576	; (adr r3, 800e348 <__ieee754_log+0x308>)
 800e106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10a:	4606      	mov	r6, r0
 800e10c:	460f      	mov	r7, r1
 800e10e:	f7f2 fa93 	bl	8000638 <__aeabi_dmul>
 800e112:	a38f      	add	r3, pc, #572	; (adr r3, 800e350 <__ieee754_log+0x310>)
 800e114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e118:	4604      	mov	r4, r0
 800e11a:	460d      	mov	r5, r1
 800e11c:	4630      	mov	r0, r6
 800e11e:	4639      	mov	r1, r7
 800e120:	f7f2 fa8a 	bl	8000638 <__aeabi_dmul>
 800e124:	4602      	mov	r2, r0
 800e126:	460b      	mov	r3, r1
 800e128:	4620      	mov	r0, r4
 800e12a:	4629      	mov	r1, r5
 800e12c:	e7ba      	b.n	800e0a4 <__ieee754_log+0x64>
 800e12e:	a38a      	add	r3, pc, #552	; (adr r3, 800e358 <__ieee754_log+0x318>)
 800e130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e134:	4650      	mov	r0, sl
 800e136:	4659      	mov	r1, fp
 800e138:	f7f2 fa7e 	bl	8000638 <__aeabi_dmul>
 800e13c:	4602      	mov	r2, r0
 800e13e:	460b      	mov	r3, r1
 800e140:	2000      	movs	r0, #0
 800e142:	499b      	ldr	r1, [pc, #620]	; (800e3b0 <__ieee754_log+0x370>)
 800e144:	f7f2 f8c0 	bl	80002c8 <__aeabi_dsub>
 800e148:	4652      	mov	r2, sl
 800e14a:	4606      	mov	r6, r0
 800e14c:	460f      	mov	r7, r1
 800e14e:	465b      	mov	r3, fp
 800e150:	4650      	mov	r0, sl
 800e152:	4659      	mov	r1, fp
 800e154:	f7f2 fa70 	bl	8000638 <__aeabi_dmul>
 800e158:	4602      	mov	r2, r0
 800e15a:	460b      	mov	r3, r1
 800e15c:	4630      	mov	r0, r6
 800e15e:	4639      	mov	r1, r7
 800e160:	f7f2 fa6a 	bl	8000638 <__aeabi_dmul>
 800e164:	4606      	mov	r6, r0
 800e166:	460f      	mov	r7, r1
 800e168:	b914      	cbnz	r4, 800e170 <__ieee754_log+0x130>
 800e16a:	4632      	mov	r2, r6
 800e16c:	463b      	mov	r3, r7
 800e16e:	e0a2      	b.n	800e2b6 <__ieee754_log+0x276>
 800e170:	4620      	mov	r0, r4
 800e172:	f7f2 f9f7 	bl	8000564 <__aeabi_i2d>
 800e176:	a374      	add	r3, pc, #464	; (adr r3, 800e348 <__ieee754_log+0x308>)
 800e178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e17c:	4680      	mov	r8, r0
 800e17e:	4689      	mov	r9, r1
 800e180:	f7f2 fa5a 	bl	8000638 <__aeabi_dmul>
 800e184:	a372      	add	r3, pc, #456	; (adr r3, 800e350 <__ieee754_log+0x310>)
 800e186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18a:	4604      	mov	r4, r0
 800e18c:	460d      	mov	r5, r1
 800e18e:	4640      	mov	r0, r8
 800e190:	4649      	mov	r1, r9
 800e192:	f7f2 fa51 	bl	8000638 <__aeabi_dmul>
 800e196:	e0a7      	b.n	800e2e8 <__ieee754_log+0x2a8>
 800e198:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e19c:	f7f2 f896 	bl	80002cc <__adddf3>
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	4650      	mov	r0, sl
 800e1a6:	4659      	mov	r1, fp
 800e1a8:	f7f2 fb70 	bl	800088c <__aeabi_ddiv>
 800e1ac:	ec41 0b18 	vmov	d8, r0, r1
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	f7f2 f9d7 	bl	8000564 <__aeabi_i2d>
 800e1b6:	ec53 2b18 	vmov	r2, r3, d8
 800e1ba:	ec41 0b19 	vmov	d9, r0, r1
 800e1be:	ec51 0b18 	vmov	r0, r1, d8
 800e1c2:	f7f2 fa39 	bl	8000638 <__aeabi_dmul>
 800e1c6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800e1ca:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800e1ce:	9301      	str	r3, [sp, #4]
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	460b      	mov	r3, r1
 800e1d4:	4680      	mov	r8, r0
 800e1d6:	4689      	mov	r9, r1
 800e1d8:	f7f2 fa2e 	bl	8000638 <__aeabi_dmul>
 800e1dc:	a360      	add	r3, pc, #384	; (adr r3, 800e360 <__ieee754_log+0x320>)
 800e1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e2:	4606      	mov	r6, r0
 800e1e4:	460f      	mov	r7, r1
 800e1e6:	f7f2 fa27 	bl	8000638 <__aeabi_dmul>
 800e1ea:	a35f      	add	r3, pc, #380	; (adr r3, 800e368 <__ieee754_log+0x328>)
 800e1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f0:	f7f2 f86c 	bl	80002cc <__adddf3>
 800e1f4:	4632      	mov	r2, r6
 800e1f6:	463b      	mov	r3, r7
 800e1f8:	f7f2 fa1e 	bl	8000638 <__aeabi_dmul>
 800e1fc:	a35c      	add	r3, pc, #368	; (adr r3, 800e370 <__ieee754_log+0x330>)
 800e1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e202:	f7f2 f863 	bl	80002cc <__adddf3>
 800e206:	4632      	mov	r2, r6
 800e208:	463b      	mov	r3, r7
 800e20a:	f7f2 fa15 	bl	8000638 <__aeabi_dmul>
 800e20e:	a35a      	add	r3, pc, #360	; (adr r3, 800e378 <__ieee754_log+0x338>)
 800e210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e214:	f7f2 f85a 	bl	80002cc <__adddf3>
 800e218:	4642      	mov	r2, r8
 800e21a:	464b      	mov	r3, r9
 800e21c:	f7f2 fa0c 	bl	8000638 <__aeabi_dmul>
 800e220:	a357      	add	r3, pc, #348	; (adr r3, 800e380 <__ieee754_log+0x340>)
 800e222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e226:	4680      	mov	r8, r0
 800e228:	4689      	mov	r9, r1
 800e22a:	4630      	mov	r0, r6
 800e22c:	4639      	mov	r1, r7
 800e22e:	f7f2 fa03 	bl	8000638 <__aeabi_dmul>
 800e232:	a355      	add	r3, pc, #340	; (adr r3, 800e388 <__ieee754_log+0x348>)
 800e234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e238:	f7f2 f848 	bl	80002cc <__adddf3>
 800e23c:	4632      	mov	r2, r6
 800e23e:	463b      	mov	r3, r7
 800e240:	f7f2 f9fa 	bl	8000638 <__aeabi_dmul>
 800e244:	a352      	add	r3, pc, #328	; (adr r3, 800e390 <__ieee754_log+0x350>)
 800e246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e24a:	f7f2 f83f 	bl	80002cc <__adddf3>
 800e24e:	4632      	mov	r2, r6
 800e250:	463b      	mov	r3, r7
 800e252:	f7f2 f9f1 	bl	8000638 <__aeabi_dmul>
 800e256:	460b      	mov	r3, r1
 800e258:	4602      	mov	r2, r0
 800e25a:	4649      	mov	r1, r9
 800e25c:	4640      	mov	r0, r8
 800e25e:	f7f2 f835 	bl	80002cc <__adddf3>
 800e262:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800e266:	9b01      	ldr	r3, [sp, #4]
 800e268:	3551      	adds	r5, #81	; 0x51
 800e26a:	431d      	orrs	r5, r3
 800e26c:	2d00      	cmp	r5, #0
 800e26e:	4680      	mov	r8, r0
 800e270:	4689      	mov	r9, r1
 800e272:	dd48      	ble.n	800e306 <__ieee754_log+0x2c6>
 800e274:	4b4e      	ldr	r3, [pc, #312]	; (800e3b0 <__ieee754_log+0x370>)
 800e276:	2200      	movs	r2, #0
 800e278:	4650      	mov	r0, sl
 800e27a:	4659      	mov	r1, fp
 800e27c:	f7f2 f9dc 	bl	8000638 <__aeabi_dmul>
 800e280:	4652      	mov	r2, sl
 800e282:	465b      	mov	r3, fp
 800e284:	f7f2 f9d8 	bl	8000638 <__aeabi_dmul>
 800e288:	4602      	mov	r2, r0
 800e28a:	460b      	mov	r3, r1
 800e28c:	4606      	mov	r6, r0
 800e28e:	460f      	mov	r7, r1
 800e290:	4640      	mov	r0, r8
 800e292:	4649      	mov	r1, r9
 800e294:	f7f2 f81a 	bl	80002cc <__adddf3>
 800e298:	ec53 2b18 	vmov	r2, r3, d8
 800e29c:	f7f2 f9cc 	bl	8000638 <__aeabi_dmul>
 800e2a0:	4680      	mov	r8, r0
 800e2a2:	4689      	mov	r9, r1
 800e2a4:	b964      	cbnz	r4, 800e2c0 <__ieee754_log+0x280>
 800e2a6:	4602      	mov	r2, r0
 800e2a8:	460b      	mov	r3, r1
 800e2aa:	4630      	mov	r0, r6
 800e2ac:	4639      	mov	r1, r7
 800e2ae:	f7f2 f80b 	bl	80002c8 <__aeabi_dsub>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	4650      	mov	r0, sl
 800e2b8:	4659      	mov	r1, fp
 800e2ba:	f7f2 f805 	bl	80002c8 <__aeabi_dsub>
 800e2be:	e6d6      	b.n	800e06e <__ieee754_log+0x2e>
 800e2c0:	a321      	add	r3, pc, #132	; (adr r3, 800e348 <__ieee754_log+0x308>)
 800e2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c6:	ec51 0b19 	vmov	r0, r1, d9
 800e2ca:	f7f2 f9b5 	bl	8000638 <__aeabi_dmul>
 800e2ce:	a320      	add	r3, pc, #128	; (adr r3, 800e350 <__ieee754_log+0x310>)
 800e2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d4:	4604      	mov	r4, r0
 800e2d6:	460d      	mov	r5, r1
 800e2d8:	ec51 0b19 	vmov	r0, r1, d9
 800e2dc:	f7f2 f9ac 	bl	8000638 <__aeabi_dmul>
 800e2e0:	4642      	mov	r2, r8
 800e2e2:	464b      	mov	r3, r9
 800e2e4:	f7f1 fff2 	bl	80002cc <__adddf3>
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	460b      	mov	r3, r1
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	4639      	mov	r1, r7
 800e2f0:	f7f1 ffea 	bl	80002c8 <__aeabi_dsub>
 800e2f4:	4652      	mov	r2, sl
 800e2f6:	465b      	mov	r3, fp
 800e2f8:	f7f1 ffe6 	bl	80002c8 <__aeabi_dsub>
 800e2fc:	4602      	mov	r2, r0
 800e2fe:	460b      	mov	r3, r1
 800e300:	4620      	mov	r0, r4
 800e302:	4629      	mov	r1, r5
 800e304:	e7d9      	b.n	800e2ba <__ieee754_log+0x27a>
 800e306:	4602      	mov	r2, r0
 800e308:	460b      	mov	r3, r1
 800e30a:	4650      	mov	r0, sl
 800e30c:	4659      	mov	r1, fp
 800e30e:	f7f1 ffdb 	bl	80002c8 <__aeabi_dsub>
 800e312:	ec53 2b18 	vmov	r2, r3, d8
 800e316:	f7f2 f98f 	bl	8000638 <__aeabi_dmul>
 800e31a:	4606      	mov	r6, r0
 800e31c:	460f      	mov	r7, r1
 800e31e:	2c00      	cmp	r4, #0
 800e320:	f43f af23 	beq.w	800e16a <__ieee754_log+0x12a>
 800e324:	a308      	add	r3, pc, #32	; (adr r3, 800e348 <__ieee754_log+0x308>)
 800e326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32a:	ec51 0b19 	vmov	r0, r1, d9
 800e32e:	f7f2 f983 	bl	8000638 <__aeabi_dmul>
 800e332:	a307      	add	r3, pc, #28	; (adr r3, 800e350 <__ieee754_log+0x310>)
 800e334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e338:	4604      	mov	r4, r0
 800e33a:	460d      	mov	r5, r1
 800e33c:	ec51 0b19 	vmov	r0, r1, d9
 800e340:	e727      	b.n	800e192 <__ieee754_log+0x152>
 800e342:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800e398 <__ieee754_log+0x358>
 800e346:	e694      	b.n	800e072 <__ieee754_log+0x32>
 800e348:	fee00000 	.word	0xfee00000
 800e34c:	3fe62e42 	.word	0x3fe62e42
 800e350:	35793c76 	.word	0x35793c76
 800e354:	3dea39ef 	.word	0x3dea39ef
 800e358:	55555555 	.word	0x55555555
 800e35c:	3fd55555 	.word	0x3fd55555
 800e360:	df3e5244 	.word	0xdf3e5244
 800e364:	3fc2f112 	.word	0x3fc2f112
 800e368:	96cb03de 	.word	0x96cb03de
 800e36c:	3fc74664 	.word	0x3fc74664
 800e370:	94229359 	.word	0x94229359
 800e374:	3fd24924 	.word	0x3fd24924
 800e378:	55555593 	.word	0x55555593
 800e37c:	3fe55555 	.word	0x3fe55555
 800e380:	d078c69f 	.word	0xd078c69f
 800e384:	3fc39a09 	.word	0x3fc39a09
 800e388:	1d8e78af 	.word	0x1d8e78af
 800e38c:	3fcc71c5 	.word	0x3fcc71c5
 800e390:	9997fa04 	.word	0x9997fa04
 800e394:	3fd99999 	.word	0x3fd99999
	...
 800e3a0:	c3500000 	.word	0xc3500000
 800e3a4:	43500000 	.word	0x43500000
 800e3a8:	7fefffff 	.word	0x7fefffff
 800e3ac:	3ff00000 	.word	0x3ff00000
 800e3b0:	3fe00000 	.word	0x3fe00000

0800e3b4 <_init>:
 800e3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3b6:	bf00      	nop
 800e3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3ba:	bc08      	pop	{r3}
 800e3bc:	469e      	mov	lr, r3
 800e3be:	4770      	bx	lr

0800e3c0 <_fini>:
 800e3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3c2:	bf00      	nop
 800e3c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3c6:	bc08      	pop	{r3}
 800e3c8:	469e      	mov	lr, r3
 800e3ca:	4770      	bx	lr
