
---------- Begin Simulation Statistics ----------
final_tick                                   29332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26695                       # Simulator instruction rate (inst/s)
host_mem_usage                                 626112                       # Number of bytes of host memory used
host_op_rate                                    30478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.36                       # Real time elapsed on the host
host_tick_rate                               80870696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9619                       # Number of instructions simulated
sim_ops                                         11054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    29332500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.570495                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     638                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               761                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2598                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              102                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3515                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     285                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      3453                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3459                       # number of cc regfile writes
system.cpu.commit.amos                             14                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               554                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1906                       # Number of branches committed
system.cpu.commit.bw_lim_events                   250                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2651                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 9647                       # Number of instructions committed
system.cpu.commit.committedOps                  11082                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        28676                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.386456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.113745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        23675     82.56%     82.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2265      7.90%     90.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1451      5.06%     95.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          536      1.87%     97.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          264      0.92%     98.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          171      0.60%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           52      0.18%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           12      0.04%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          250      0.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        28676                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  165                       # Number of function calls committed.
system.cpu.commit.int_insts                      9405                       # Number of committed integer instructions.
system.cpu.commit.loads                          1723                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           20      0.18%      0.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7314     66.00%     66.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.08%     66.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.03%     66.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.01%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.01%     66.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.01%     66.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               7      0.06%     66.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               9      0.08%     66.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               9      0.08%     66.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            268      2.42%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc          256      2.31%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            2      0.02%     71.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1723     15.55%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1459     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11082                       # Class of committed instruction
system.cpu.commit.refs                           3182                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1190                       # Number of committed Vector instructions.
system.cpu.committedInsts                        9619                       # Number of Instructions Simulated
system.cpu.committedOps                         11054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.098971                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.098971                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  6405                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                  757                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  16213                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14372                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7763                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    571                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1810                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   279                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        3515                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5652                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   422                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          17649                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1556                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.059915                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                924                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.300839                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              29390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.676489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.130350                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20143     68.54%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3536     12.03%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      787      2.68%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4924     16.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                29390                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           29276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  583                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2193                       # Number of branches executed
system.cpu.iew.exec_nop                            45                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.222326                       # Inst execution rate
system.cpu.iew.exec_refs                         3712                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1553                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     177                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1783                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               14368                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2159                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               599                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13043                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   284                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    571                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   284                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                3                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          564                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          324                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          563                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             20                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      8620                       # num instructions consuming a value
system.cpu.iew.wb_count                         12658                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603480                       # average fanout of values written-back
system.cpu.iew.wb_producers                      5202                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.215764                       # insts written-back per cycle
system.cpu.iew.wb_sent                          12754                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    13990                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8348                       # number of integer regfile writes
system.cpu.ipc                               0.163962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.163962                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                20      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  9139     66.99%     67.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.07%     67.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.02%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   1      0.01%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.01%     67.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.01%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    7      0.05%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   11      0.08%     67.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    9      0.07%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 271      1.99%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc          256      1.88%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                2      0.01%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2297     16.84%     88.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1615     11.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  13642                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1950                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.142941                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     642     32.92%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.05%     32.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.10%     33.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    84      4.31%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc            28      1.44%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    534     27.38%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   659     33.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  13827                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              55683                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        11464                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             16262                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      14261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     13642                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  62                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                97                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         1989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         29390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.464171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.832286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               21238     72.26%     72.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3652     12.43%     84.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3554     12.09%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 902      3.07%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  44      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           29390                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.232537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1745                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3038                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1194                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1332                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1783                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23726                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    303                       # number of misc regfile writes
system.cpu.numCycles                            58666                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                    1127                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                      3                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                    2841                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11517                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                    15597                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     60                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 25191                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  14939                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15223                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6797                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1019                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    571                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   619                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                  1209                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3706                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            16017                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2375                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       497                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups          877                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups             1264                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        41990                       # The number of ROB reads
system.cpu.rob.rob_writes                       28180                       # The number of ROB writes
system.cpu.timesIdled                             343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1185                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1086                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           86                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                570                       # Transaction distribution
system.membus.trans_dist::WritebackClean           84                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           158                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002907                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     686     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1266500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2191000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1424750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 680                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         898934629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         584743885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1483678514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    898934629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        898934629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        898934629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        584743885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1483678514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000028188750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         84                       # Number of write requests accepted
system.mem_ctrls.readBursts                       681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       84                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7573750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20286250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11170.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29920.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   84                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.303030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.988843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.692943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     26.52%     26.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     24.24%     50.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     18.94%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      7.58%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.79%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      4.55%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.79%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.03%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      7.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.481961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.719620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  43392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1479.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1485.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      29323500                       # Total gap between requests
system.mem_ctrls.avgGap                      38331.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 894570868.490582108498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 584743884.769453644753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141822210.858263015747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           84                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12128250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8158000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    308229250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29366.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30440.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3669395.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2863140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         13231980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           120960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           19137090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.419330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       231250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     28321250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1977780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         13222290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           129120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           17978700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.927640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       239500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     28313000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        29332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5123                       # number of overall hits
system.cpu.icache.overall_hits::total            5123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          529                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            529                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          529                       # number of overall misses
system.cpu.icache.overall_misses::total           529                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29993500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29993500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29993500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29993500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.093595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.093595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.093595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.093595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56698.487713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56698.487713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56698.487713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56698.487713                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           84                       # number of writebacks
system.cpu.icache.writebacks::total                84                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60874.092010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60874.092010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60874.092010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60874.092010                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          529                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           529                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29993500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29993500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.093595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.093595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56698.487713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56698.487713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60874.092010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60874.092010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.399340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.434466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.399340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.377733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.377733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11716                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2882                       # number of overall hits
system.cpu.dcache.overall_hits::total            2882                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            867                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          867                       # number of overall misses
system.cpu.dcache.overall_misses::total           867                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46418497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46418497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46418497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46418497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.231262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.231262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53539.212226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53539.212226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53539.212226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53539.212226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.954545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16658000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.073086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.073086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60795.620438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60795.620438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60795.620438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60795.620438                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.154514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.154514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51728.932584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51728.932584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.068142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57398.089172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57398.089172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27929997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27929997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.355180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.355180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55416.660714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55416.660714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.077519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.077519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68913.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68913.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data        73000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total        73000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           26                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           26                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.269231                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.269231                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 10428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 10428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        66000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        66000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data  9428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total  9428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        50500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        50500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        50500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        50500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           157.511433                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.552727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   157.511433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.153820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.153820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7817                       # Number of data accesses

---------- End Simulation Statistics   ----------
