// Seed: 3566256079
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14
    , id_24,
    input supply1 id_15,
    output uwire id_16,
    input supply0 id_17,
    input wand id_18,
    output wand id_19,
    input wor id_20,
    input tri0 id_21
    , id_25,
    input uwire id_22
);
  parameter id_26 = -1'd0;
  assign id_24 = (id_15);
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1
    , id_6,
    input supply0 id_2,
    output logic id_3,
    output logic id_4
);
  assign id_0 = id_1;
  always @* begin : LABEL_0
    id_6 = -1'b0 < 1'b0;
    deassign id_4;
    id_3 = 1 == id_1;
    id_4 <= -1 && -1;
    assert (!id_2);
    assert (-1'h0)
    else;
    $clog2(66);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
