#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5edc7b7d2470 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x5edc7b8006d0_0 .var "clk", 0 0;
v0x5edc7b800790_0 .var/i "idx", 31 0;
v0x5edc7b800870_0 .net "instr_opcode", 5 0, L_0x5edc7b8157b0;  1 drivers
v0x5edc7b800970_0 .var/i "passedTests", 31 0;
v0x5edc7b800a30_0 .net "prog_count", 31 0, L_0x5edc7b815630;  1 drivers
v0x5edc7b800af0_0 .net "reg1_addr", 4 0, L_0x5edc7b8134f0;  1 drivers
v0x5edc7b800bc0_0 .net "reg1_data", 31 0, L_0x5edc7b815840;  1 drivers
v0x5edc7b800c90_0 .net "reg2_addr", 4 0, L_0x5edc7b8135e0;  1 drivers
v0x5edc7b800d60_0 .net "reg2_data", 31 0, L_0x5edc7b815940;  1 drivers
v0x5edc7b800ec0_0 .var "rst", 0 0;
v0x5edc7b800f60_0 .var/i "ticks", 31 0;
v0x5edc7b801020_0 .var/i "totalTests", 31 0;
v0x5edc7b801100_0 .net "write_reg_addr", 4 0, L_0x5edc7b8159d0;  1 drivers
v0x5edc7b8011f0_0 .net "write_reg_data", 31 0, L_0x5edc7b8158d0;  1 drivers
E_0x5edc7b755d30 .event negedge, v0x5edc7b7ebb10_0;
S_0x5edc7b7d27f0 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x5edc7b7d2470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x5edc7b813480 .functor BUFZ 1, v0x5edc7b7eabf0_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b813ce0 .functor BUFZ 1, v0x5edc7b7ea9b0_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b813df0 .functor BUFZ 1, v0x5edc7b7ea720_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b813eb0 .functor BUFZ 1, v0x5edc7b7ea8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b814140 .functor BUFZ 1, v0x5edc7b7eaa70_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b814250 .functor BUFZ 1, v0x5edc7b7eab30_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b814350 .functor BUFZ 2, v0x5edc7b7ea560_0, C4<00>, C4<00>, C4<00>;
L_0x5edc7b814550 .functor BUFZ 1, v0x5edc7b7ea660_0, C4<0>, C4<0>, C4<0>;
L_0x5edc7b814d50 .functor AND 1, L_0x5edc7b814b80, v0x5edc7b7ef980_0, C4<1>, C4<1>;
L_0x5edc7b815630 .functor BUFZ 32, v0x5edc7b7f10f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5edc7b8157b0 .functor BUFZ 6, L_0x5edc7b812ce0, C4<000000>, C4<000000>, C4<000000>;
L_0x5edc7b815840 .functor BUFZ 32, L_0x5edc7b801500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5edc7b815940 .functor BUFZ 32, L_0x5edc7b801870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5edc7b8159d0 .functor BUFZ 5, v0x5edc7b7fb030_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5edc7b8158d0 .functor BUFZ 32, v0x5edc7b7e70f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7fbbf0_0 .net "PC", 31 0, L_0x5edc7b815630;  alias, 1 drivers
v0x5edc7b7fbcf0_0 .net "PCSrc", 0 0, L_0x5edc7b814d50;  1 drivers
v0x5edc7b7fbdb0_0 .net "PC_temp", 31 0, v0x5edc7b7f10f0_0;  1 drivers
L_0x75516002b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7fbea0_0 .net/2u *"_ivl_13", 1 0, L_0x75516002b1c8;  1 drivers
v0x5edc7b7fbf40_0 .net *"_ivl_42", 0 0, L_0x5edc7b813480;  1 drivers
v0x5edc7b7fc070_0 .net *"_ivl_47", 0 0, L_0x5edc7b813ce0;  1 drivers
v0x5edc7b7fc150_0 .net *"_ivl_51", 0 0, L_0x5edc7b813df0;  1 drivers
v0x5edc7b7fc230_0 .net *"_ivl_55", 0 0, L_0x5edc7b813eb0;  1 drivers
v0x5edc7b7fc310_0 .net *"_ivl_60", 0 0, L_0x5edc7b814140;  1 drivers
v0x5edc7b7fc3f0_0 .net *"_ivl_64", 0 0, L_0x5edc7b814250;  1 drivers
v0x5edc7b7fc4d0_0 .net *"_ivl_68", 1 0, L_0x5edc7b814350;  1 drivers
v0x5edc7b7fc5b0_0 .net *"_ivl_73", 0 0, L_0x5edc7b814550;  1 drivers
v0x5edc7b7fc690_0 .net *"_ivl_75", 0 0, L_0x5edc7b814b80;  1 drivers
v0x5edc7b7fc770_0 .net *"_ivl_9", 29 0, L_0x5edc7b812b70;  1 drivers
v0x5edc7b7fc850_0 .net "alu_op", 1 0, L_0x5edc7b813340;  1 drivers
v0x5edc7b7fc910_0 .net "alu_src", 0 0, L_0x5edc7b8133e0;  1 drivers
v0x5edc7b7fc9b0_0 .net "branchAddr", 31 0, L_0x5edc7b814790;  1 drivers
v0x5edc7b7fcb60_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  1 drivers
v0x5edc7b7fcc00_0 .net "data_val", 31 0, L_0x5edc7b811d50;  1 drivers
v0x5edc7b7fcca0_0 .net "dst_addr", 4 0, L_0x5edc7b8159d0;  alias, 1 drivers
v0x5edc7b7fcd80_0 .net "dst_addr_temp", 4 0, v0x5edc7b7fb030_0;  1 drivers
v0x5edc7b7fce40_0 .net "dst_data", 31 0, L_0x5edc7b8158d0;  alias, 1 drivers
v0x5edc7b7fcf20_0 .net "dst_data_temp", 31 0, v0x5edc7b7e70f0_0;  1 drivers
v0x5edc7b7fcfe0_0 .net "incrPC", 31 0, v0x5edc7b7e9e70_0;  1 drivers
v0x5edc7b7fd0a0_0 .net "instr", 31 0, v0x5edc7b7f8800_0;  1 drivers
v0x5edc7b7fd160_0 .net "mem_addr", 31 0, v0x5edc7b7ee270_0;  1 drivers
v0x5edc7b7fd2b0_0 .net "mem_data", 31 0, L_0x5edc7b8149d0;  1 drivers
v0x5edc7b7fd370_0 .net "mem_read", 0 0, L_0x5edc7b815250;  1 drivers
v0x5edc7b7fd410_0 .net "mem_write", 0 0, L_0x5edc7b814cb0;  1 drivers
v0x5edc7b7fd4b0_0 .net "opcode", 5 0, L_0x5edc7b8157b0;  alias, 1 drivers
v0x5edc7b7fd550_0 .net "opcode_temp", 5 0, L_0x5edc7b812ce0;  1 drivers
v0x5edc7b7fd610_0 .net "reg_dst", 0 0, L_0x5edc7b8131f0;  1 drivers
v0x5edc7b7fd6b0_0 .net "reg_write", 0 0, L_0x5edc7b8153a0;  1 drivers
v0x5edc7b7fd750_0 .net "rst", 0 0, v0x5edc7b800ec0_0;  1 drivers
v0x5edc7b7fd7f0_0 .net "s0", 31 0, v0x5edc7b7e7860_0;  1 drivers
v0x5edc7b7fd8e0_0 .net "s1", 0 0, v0x5edc7b7eabf0_0;  1 drivers
v0x5edc7b7fd980_0 .net "s10", 4 0, L_0x5edc7b812ee0;  1 drivers
v0x5edc7b7fda20_0 .net "s11", 4 0, L_0x5edc7b812fc0;  1 drivers
v0x5edc7b7fdb10_0 .net "s12", 15 0, L_0x5edc7b813060;  1 drivers
v0x5edc7b7fdbb0_0 .net "s13", 31 0, L_0x5edc7b813b10;  1 drivers
v0x5edc7b7fdc50_0 .net "s14", 4 0, L_0x5edc7b8128d0;  1 drivers
v0x5edc7b7fdd10_0 .net "s15", 4 0, L_0x5edc7b812a20;  1 drivers
v0x5edc7b7fddd0_0 .net "s16", 4 0, v0x5edc7b7e7ff0_0;  1 drivers
v0x5edc7b7fde90_0 .net "s17", 5 0, L_0x5edc7b813150;  1 drivers
v0x5edc7b7fdf50_0 .net "s18", 3 0, v0x5edc7b7e8540_0;  1 drivers
v0x5edc7b7fe040_0 .net "s19", 31 0, v0x5edc7b7f51d0_0;  1 drivers
v0x5edc7b7fe100_0 .net "s2", 0 0, v0x5edc7b7ea9b0_0;  1 drivers
v0x5edc7b7fe1a0_0 .net "s20", 31 0, L_0x5edc7b812570;  1 drivers
v0x5edc7b7fe240_0 .net "s21", 31 0, v0x5edc7b7e69a0_0;  1 drivers
v0x5edc7b7fe350_0 .net "s22", 0 0, v0x5edc7b7e97e0_0;  1 drivers
v0x5edc7b7fe3f0_0 .net "s23", 31 0, v0x5edc7b7e9660_0;  1 drivers
v0x5edc7b7fe4b0_0 .net "s24", 31 0, L_0x5edc7b8126c0;  1 drivers
v0x5edc7b7fe570_0 .net "s25", 0 0, L_0x5edc7b815590;  1 drivers
v0x5edc7b7fe610_0 .net "s26", 31 0, L_0x5edc7b814f70;  1 drivers
v0x5edc7b7fe6b0_0 .net "s27", 31 0, L_0x5edc7b814e50;  1 drivers
v0x5edc7b7fe770_0 .net "s28", 31 0, L_0x5edc7b812440;  1 drivers
v0x5edc7b7fe830_0 .net "s29", 31 0, L_0x5edc7b812c40;  1 drivers
v0x5edc7b7fe920_0 .net "s3", 0 0, v0x5edc7b7ea720_0;  1 drivers
v0x5edc7b7fe9f0_0 .net "s30", 31 0, v0x5edc7b7e8da0_0;  1 drivers
v0x5edc7b7fea90_0 .net "s31", 0 0, v0x5edc7b7ef980_0;  1 drivers
v0x5edc7b7feb80_0 .net "s32", 7 0, L_0x5edc7b8151b0;  1 drivers
v0x5edc7b7fec20_0 .net "s33", 7 0, L_0x5edc7b8119b0;  1 drivers
v0x5edc7b7fecf0_0 .net "s34", 31 0, L_0x5edc7b8120e0;  1 drivers
v0x5edc7b7fed90_0 .net "s35", 31 0, L_0x5edc7b8121e0;  1 drivers
v0x5edc7b7feee0_0 .net "s36", 1 0, L_0x5edc7b813c40;  1 drivers
v0x5edc7b7ff3b0_0 .net "s37", 2 0, L_0x5edc7b813f70;  1 drivers
v0x5edc7b7ff4c0_0 .net "s38", 3 0, L_0x5edc7b814410;  1 drivers
v0x5edc7b7ff5d0_0 .net "s39", 1 0, L_0x5edc7b8122c0;  1 drivers
v0x5edc7b7ff720_0 .net "s4", 0 0, v0x5edc7b7ea8a0_0;  1 drivers
v0x5edc7b7ff7c0_0 .net "s40", 2 0, L_0x5edc7b812330;  1 drivers
v0x5edc7b7ff8f0_0 .net "s41", 3 0, v0x5edc7b7f2de0_0;  1 drivers
v0x5edc7b7ff9b0_0 .net "s42", 1 0, L_0x5edc7b8146b0;  1 drivers
v0x5edc7b7ffb00_0 .net "s43", 2 0, v0x5edc7b7ed2c0_0;  1 drivers
v0x5edc7b7ffbc0_0 .net "s44", 4 0, L_0x5edc7b814af0;  1 drivers
v0x5edc7b7ffd10_0 .net "s45", 1 0, v0x5edc7b7f98a0_0;  1 drivers
v0x5edc7b7ffdd0_0 .net "s5", 0 0, v0x5edc7b7eaa70_0;  1 drivers
v0x5edc7b7ffe70_0 .net "s6", 0 0, v0x5edc7b7eab30_0;  1 drivers
v0x5edc7b7fff10_0 .net "s7", 1 0, v0x5edc7b7ea560_0;  1 drivers
v0x5edc7b7fffb0_0 .net "s8", 0 0, v0x5edc7b7ea660_0;  1 drivers
v0x5edc7b800050_0 .net "s9", 4 0, L_0x5edc7b812e40;  1 drivers
v0x5edc7b8000f0_0 .net "src1_addr", 4 0, L_0x5edc7b8134f0;  alias, 1 drivers
v0x5edc7b800190_0 .net "src1_out", 31 0, L_0x5edc7b815840;  alias, 1 drivers
v0x5edc7b800250_0 .net "src1_out_temp", 31 0, L_0x5edc7b801500;  1 drivers
v0x5edc7b800310_0 .net "src2_addr", 4 0, L_0x5edc7b8135e0;  alias, 1 drivers
v0x5edc7b8003f0_0 .net "src2_out", 31 0, L_0x5edc7b815940;  alias, 1 drivers
v0x5edc7b8004d0_0 .net "src2_out_temp", 31 0, L_0x5edc7b801870;  1 drivers
L_0x5edc7b8119b0 .part v0x5edc7b7f10f0_0, 2, 8;
L_0x5edc7b812b70 .part v0x5edc7b7f51d0_0, 2, 30;
L_0x5edc7b812c40 .concat8 [ 2 30 0 0], L_0x75516002b1c8, L_0x5edc7b812b70;
L_0x5edc7b812ce0 .part v0x5edc7b7f8800_0, 26, 6;
L_0x5edc7b812e40 .part v0x5edc7b7f8800_0, 21, 5;
L_0x5edc7b812ee0 .part v0x5edc7b7f8800_0, 16, 5;
L_0x5edc7b812fc0 .part v0x5edc7b7f8800_0, 11, 5;
L_0x5edc7b813060 .part v0x5edc7b7f8800_0, 0, 16;
L_0x5edc7b813150 .part v0x5edc7b7f51d0_0, 0, 6;
L_0x5edc7b8131f0 .part v0x5edc7b7f2de0_0, 0, 1;
L_0x5edc7b813340 .part v0x5edc7b7f2de0_0, 1, 2;
L_0x5edc7b8133e0 .part v0x5edc7b7f2de0_0, 3, 1;
L_0x5edc7b8134f0 .part v0x5edc7b7f8800_0, 21, 5;
L_0x5edc7b8135e0 .part v0x5edc7b7f8800_0, 16, 5;
L_0x5edc7b813c40 .concat8 [ 1 1 0 0], L_0x5edc7b813480, L_0x5edc7b813ce0;
L_0x5edc7b813f70 .concat8 [ 1 1 1 0], L_0x5edc7b813df0, L_0x5edc7b813eb0, L_0x5edc7b814140;
L_0x5edc7b814410 .concat8 [ 1 2 1 0], L_0x5edc7b814250, L_0x5edc7b814350, L_0x5edc7b814550;
L_0x5edc7b814b80 .part v0x5edc7b7ed2c0_0, 0, 1;
L_0x5edc7b8151b0 .part v0x5edc7b7ee270_0, 0, 8;
L_0x5edc7b815250 .part v0x5edc7b7ed2c0_0, 1, 1;
L_0x5edc7b814cb0 .part v0x5edc7b7ed2c0_0, 2, 1;
L_0x5edc7b8153a0 .part v0x5edc7b7f98a0_0, 0, 1;
L_0x5edc7b815590 .part v0x5edc7b7f98a0_0, 1, 1;
S_0x5edc7b7d1d70 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5edc7b7afd00 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x5edc7b7afd40 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x5edc7b7cb6a0_0 .net *"_ivl_1", 0 0, L_0x5edc7b813750;  1 drivers
v0x5edc7b7cabf0_0 .net *"_ivl_2", 15 0, L_0x5edc7b8137f0;  1 drivers
v0x5edc7b7c6b00_0 .net "in", 15 0, L_0x5edc7b813060;  alias, 1 drivers
v0x5edc7b7c5940_0 .net "out", 31 0, L_0x5edc7b813b10;  alias, 1 drivers
L_0x5edc7b813750 .part L_0x5edc7b813060, 15, 1;
LS_0x5edc7b8137f0_0_0 .concat [ 1 1 1 1], L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750;
LS_0x5edc7b8137f0_0_4 .concat [ 1 1 1 1], L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750;
LS_0x5edc7b8137f0_0_8 .concat [ 1 1 1 1], L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750;
LS_0x5edc7b8137f0_0_12 .concat [ 1 1 1 1], L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750, L_0x5edc7b813750;
L_0x5edc7b8137f0 .concat [ 4 4 4 4], LS_0x5edc7b8137f0_0_0, LS_0x5edc7b8137f0_0_4, LS_0x5edc7b8137f0_0_8, LS_0x5edc7b8137f0_0_12;
L_0x5edc7b813b10 .concat [ 16 16 0 0], L_0x5edc7b813060, L_0x5edc7b8137f0;
S_0x5edc7b7d20f0 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5edc7b7609f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5edc7b760a30 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5edc7b8120e0 .functor BUFZ 32, L_0x5edc7b811ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7c5da0_0 .net "1A", 7 0, L_0x5edc7b8151b0;  alias, 1 drivers
v0x5edc7b7abe50_0 .net "1D", 31 0, L_0x5edc7b811d50;  alias, 1 drivers
v0x5edc7b7afc60_0 .net "1Din", 31 0, L_0x5edc7b8149d0;  alias, 1 drivers
v0x5edc7b7e58a0_0 .net "2A", 7 0, L_0x5edc7b8119b0;  alias, 1 drivers
v0x5edc7b7e5980_0 .net "2D", 31 0, L_0x5edc7b8120e0;  alias, 1 drivers
v0x5edc7b7e5a60_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7e5b20_0 .net *"_ivl_0", 31 0, L_0x5edc7b811aa0;  1 drivers
v0x5edc7b7e5c00_0 .net *"_ivl_10", 31 0, L_0x5edc7b811ed0;  1 drivers
v0x5edc7b7e5ce0_0 .net *"_ivl_12", 9 0, L_0x5edc7b811fa0;  1 drivers
L_0x75516002b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7e5dc0_0 .net *"_ivl_15", 1 0, L_0x75516002b180;  1 drivers
v0x5edc7b7e5ea0_0 .net *"_ivl_2", 9 0, L_0x5edc7b811b70;  1 drivers
L_0x75516002b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7e5f80_0 .net *"_ivl_5", 1 0, L_0x75516002b138;  1 drivers
o0x755160074378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5edc7b7e6060_0 name=_ivl_6
v0x5edc7b7e6140_0 .net "ld", 0 0, L_0x5edc7b815250;  alias, 1 drivers
v0x5edc7b7e6200 .array "memory", 255 0, 31 0;
v0x5edc7b7e62c0_0 .net "str", 0 0, L_0x5edc7b814cb0;  alias, 1 drivers
E_0x5edc7b756390 .event posedge, v0x5edc7b7e5a60_0;
L_0x5edc7b811aa0 .array/port v0x5edc7b7e6200, L_0x5edc7b811b70;
L_0x5edc7b811b70 .concat [ 8 2 0 0], L_0x5edc7b8151b0, L_0x75516002b138;
L_0x5edc7b811d50 .functor MUXZ 32, o0x755160074378, L_0x5edc7b811aa0, L_0x5edc7b815250, C4<>;
L_0x5edc7b811ed0 .array/port v0x5edc7b7e6200, L_0x5edc7b811fa0;
L_0x5edc7b811fa0 .concat [ 8 2 0 0], L_0x5edc7b8119b0, L_0x75516002b180;
S_0x5edc7b7e6480 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5edc7b7e6610 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5edc7b7e67c0_0 .net "in_0", 31 0, L_0x5edc7b8126c0;  alias, 1 drivers
v0x5edc7b7e68c0_0 .net "in_1", 31 0, v0x5edc7b7f51d0_0;  alias, 1 drivers
v0x5edc7b7e69a0_0 .var "out", 31 0;
v0x5edc7b7e6a90_0 .net "sel", 0 0, L_0x5edc7b8133e0;  alias, 1 drivers
E_0x5edc7b756920 .event anyedge, v0x5edc7b7e6a90_0, v0x5edc7b7e67c0_0, v0x5edc7b7e68c0_0;
S_0x5edc7b7e6c20 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5edc7b7e6e00 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5edc7b7e6f10_0 .net "in_0", 31 0, L_0x5edc7b814f70;  alias, 1 drivers
v0x5edc7b7e7010_0 .net "in_1", 31 0, L_0x5edc7b814e50;  alias, 1 drivers
v0x5edc7b7e70f0_0 .var "out", 31 0;
v0x5edc7b7e71e0_0 .net "sel", 0 0, L_0x5edc7b815590;  alias, 1 drivers
E_0x5edc7b711a90 .event anyedge, v0x5edc7b7e71e0_0, v0x5edc7b7e6f10_0, v0x5edc7b7e7010_0;
S_0x5edc7b7e7370 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5edc7b7e75a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5edc7b7e7680_0 .net "in_0", 31 0, v0x5edc7b7e9e70_0;  alias, 1 drivers
v0x5edc7b7e7780_0 .net "in_1", 31 0, L_0x5edc7b814790;  alias, 1 drivers
v0x5edc7b7e7860_0 .var "out", 31 0;
v0x5edc7b7e7950_0 .net "sel", 0 0, L_0x5edc7b814d50;  alias, 1 drivers
E_0x5edc7b7d6720 .event anyedge, v0x5edc7b7e7950_0, v0x5edc7b7e7680_0, v0x5edc7b7e7780_0;
S_0x5edc7b7e7ae0 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5edc7b7e7cc0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5edc7b7e7e10_0 .net "in_0", 4 0, L_0x5edc7b8128d0;  alias, 1 drivers
v0x5edc7b7e7f10_0 .net "in_1", 4 0, L_0x5edc7b812a20;  alias, 1 drivers
v0x5edc7b7e7ff0_0 .var "out", 4 0;
v0x5edc7b7e80e0_0 .net "sel", 0 0, L_0x5edc7b8131f0;  alias, 1 drivers
E_0x5edc7b7e7d90 .event anyedge, v0x5edc7b7e80e0_0, v0x5edc7b7e7e10_0, v0x5edc7b7e7f10_0;
S_0x5edc7b7e8270 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5edc7b7e8540_0 .var "alu_control", 3 0;
v0x5edc7b7e8640_0 .net "alu_op", 1 0, L_0x5edc7b813340;  alias, 1 drivers
v0x5edc7b7e8720_0 .net "funct", 5 0, L_0x5edc7b813150;  alias, 1 drivers
E_0x5edc7b7e84c0 .event anyedge, v0x5edc7b7e8640_0, v0x5edc7b7e8720_0;
S_0x5edc7b7e8860 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5edc7b7e8ad0_0 .net "A", 31 0, L_0x5edc7b812440;  alias, 1 drivers
v0x5edc7b7e8bd0_0 .net "B", 31 0, L_0x5edc7b812c40;  alias, 1 drivers
L_0x75516002b210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7e8cb0_0 .net "alu_control", 3 0, L_0x75516002b210;  1 drivers
v0x5edc7b7e8da0_0 .var "result", 31 0;
v0x5edc7b7e8e80_0 .var "temp", 31 0;
v0x5edc7b7e8fb0_0 .var "zero", 0 0;
E_0x5edc7b7e8a70 .event anyedge, v0x5edc7b7e8bd0_0, v0x5edc7b7e8ad0_0, v0x5edc7b7e8cb0_0;
S_0x5edc7b7e9110 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5edc7b7e9370_0 .net "A", 31 0, L_0x5edc7b812570;  alias, 1 drivers
v0x5edc7b7e9470_0 .net "B", 31 0, v0x5edc7b7e69a0_0;  alias, 1 drivers
v0x5edc7b7e9560_0 .net "alu_control", 3 0, v0x5edc7b7e8540_0;  alias, 1 drivers
v0x5edc7b7e9660_0 .var "result", 31 0;
v0x5edc7b7e9700_0 .var "temp", 31 0;
v0x5edc7b7e97e0_0 .var "zero", 0 0;
E_0x5edc7b7e92f0 .event anyedge, v0x5edc7b7e69a0_0, v0x5edc7b7e9370_0, v0x5edc7b7e8540_0;
S_0x5edc7b7e9940 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5edc7b7e9ba0_0 .net "A", 31 0, v0x5edc7b7f10f0_0;  alias, 1 drivers
L_0x75516002b0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7e9ca0_0 .net "B", 31 0, L_0x75516002b0f0;  1 drivers
L_0x75516002b0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7e9d80_0 .net "alu_control", 3 0, L_0x75516002b0a8;  1 drivers
v0x5edc7b7e9e70_0 .var "result", 31 0;
v0x5edc7b7e9f60_0 .var "temp", 31 0;
v0x5edc7b7ea070_0 .var "zero", 0 0;
E_0x5edc7b7e9b20 .event anyedge, v0x5edc7b7e9ca0_0, v0x5edc7b7e9ba0_0, v0x5edc7b7e9d80_0;
S_0x5edc7b7ea1d0 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5edc7b7ea560_0 .var "alu_op", 1 0;
v0x5edc7b7ea660_0 .var "alu_src", 0 0;
v0x5edc7b7ea720_0 .var "branch", 0 0;
v0x5edc7b7ea7c0_0 .net "instr_op", 5 0, L_0x5edc7b812ce0;  alias, 1 drivers
v0x5edc7b7ea8a0_0 .var "mem_read", 0 0;
v0x5edc7b7ea9b0_0 .var "mem_to_reg", 0 0;
v0x5edc7b7eaa70_0 .var "mem_write", 0 0;
v0x5edc7b7eab30_0 .var "reg_dst", 0 0;
v0x5edc7b7eabf0_0 .var "reg_write", 0 0;
E_0x5edc7b7ea4e0 .event anyedge, v0x5edc7b7ea7c0_0;
S_0x5edc7b7eae60 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5edc7b801500 .functor BUFZ 32, L_0x5edc7b8012c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5edc7b801870 .functor BUFZ 32, L_0x5edc7b801620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7eb120 .array "RFILE", 0 31, 31 0;
v0x5edc7b7eb200_0 .net *"_ivl_0", 31 0, L_0x5edc7b8012c0;  1 drivers
v0x5edc7b7eb2e0_0 .net *"_ivl_10", 6 0, L_0x5edc7b8016c0;  1 drivers
L_0x75516002b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7eb3a0_0 .net *"_ivl_13", 1 0, L_0x75516002b060;  1 drivers
v0x5edc7b7eb480_0 .net *"_ivl_2", 6 0, L_0x5edc7b8013c0;  1 drivers
L_0x75516002b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edc7b7eb5b0_0 .net *"_ivl_5", 1 0, L_0x75516002b018;  1 drivers
v0x5edc7b7eb690_0 .net *"_ivl_8", 31 0, L_0x5edc7b801620;  1 drivers
v0x5edc7b7eb770_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7eb810_0 .net "data_in", 31 0, v0x5edc7b7e70f0_0;  alias, 1 drivers
v0x5edc7b7eb970_0 .net "dst_addr", 4 0, v0x5edc7b7fb030_0;  alias, 1 drivers
v0x5edc7b7eba30_0 .var/i "i", 31 0;
v0x5edc7b7ebb10_0 .net "rst", 0 0, v0x5edc7b800ec0_0;  alias, 1 drivers
v0x5edc7b7ebbd0_0 .net "src1_addr", 4 0, L_0x5edc7b812e40;  alias, 1 drivers
v0x5edc7b7ebcb0_0 .net "src1_out", 31 0, L_0x5edc7b801500;  alias, 1 drivers
v0x5edc7b7ebd90_0 .net "src2_addr", 4 0, L_0x5edc7b812ee0;  alias, 1 drivers
v0x5edc7b7ebe70_0 .net "src2_out", 31 0, L_0x5edc7b801870;  alias, 1 drivers
v0x5edc7b7ebf50_0 .net "write_en", 0 0, L_0x5edc7b8153a0;  alias, 1 drivers
L_0x5edc7b8012c0 .array/port v0x5edc7b7eb120, L_0x5edc7b8013c0;
L_0x5edc7b8013c0 .concat [ 5 2 0 0], L_0x5edc7b812e40, L_0x75516002b018;
L_0x5edc7b801620 .array/port v0x5edc7b7eb120, L_0x5edc7b8016c0;
L_0x5edc7b8016c0 .concat [ 5 2 0 0], L_0x5edc7b812ee0, L_0x75516002b060;
S_0x5edc7b7ec130 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x5edc7b7efad0_0 .net "M", 2 0, L_0x5edc7b812330;  alias, 1 drivers
v0x5edc7b7efbb0_0 .net "M_out", 2 0, v0x5edc7b7ed2c0_0;  alias, 1 drivers
v0x5edc7b7efc80_0 .net "WB", 1 0, L_0x5edc7b8122c0;  alias, 1 drivers
v0x5edc7b7efd80_0 .net "WB_out", 1 0, L_0x5edc7b8146b0;  alias, 1 drivers
v0x5edc7b7efe50_0 .net "ar_in", 31 0, v0x5edc7b7e9660_0;  alias, 1 drivers
v0x5edc7b7eff90_0 .net "ar_out", 31 0, v0x5edc7b7ee270_0;  alias, 1 drivers
v0x5edc7b7f0030_0 .net "ba_in", 31 0, v0x5edc7b7e8da0_0;  alias, 1 drivers
v0x5edc7b7f0120_0 .net "ba_out", 31 0, L_0x5edc7b814790;  alias, 1 drivers
v0x5edc7b7f0230_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f04e0_0 .net "dr_in", 4 0, v0x5edc7b7e7ff0_0;  alias, 1 drivers
v0x5edc7b7f05a0_0 .net "dr_out", 4 0, L_0x5edc7b814af0;  alias, 1 drivers
v0x5edc7b7f0660_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f0700_0 .net "rd2_in", 31 0, L_0x5edc7b8126c0;  alias, 1 drivers
v0x5edc7b7f07f0_0 .net "rd2_out", 31 0, L_0x5edc7b8149d0;  alias, 1 drivers
v0x5edc7b7f0900_0 .net "z_in", 0 0, v0x5edc7b7e97e0_0;  alias, 1 drivers
v0x5edc7b7f09f0_0 .net "z_out", 0 0, v0x5edc7b7ef980_0;  alias, 1 drivers
S_0x5edc7b7ec450 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5edc7b7ec650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5edc7b8146b0 .functor BUFZ 2, v0x5edc7b7ecb30_0, C4<00>, C4<00>, C4<00>;
v0x5edc7b7ec7e0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ec8f0_0 .net "D", 1 0, L_0x5edc7b8122c0;  alias, 1 drivers
v0x5edc7b7ec9d0_0 .net "Q", 1 0, L_0x5edc7b8146b0;  alias, 1 drivers
v0x5edc7b7eca90_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ecb30_0 .var "state", 1 0;
S_0x5edc7b7ecce0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5edc7b7ecee0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x5edc7b7ecfb0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ed050_0 .net "D", 2 0, L_0x5edc7b812330;  alias, 1 drivers
v0x5edc7b7ed130_0 .net "Q", 2 0, v0x5edc7b7ed2c0_0;  alias, 1 drivers
v0x5edc7b7ed220_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ed2c0_0 .var "state", 2 0;
S_0x5edc7b7ed420 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7ed600 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b814790 .functor BUFZ 32, v0x5edc7b7edac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7ed790_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ed830_0 .net "D", 31 0, v0x5edc7b7e8da0_0;  alias, 1 drivers
v0x5edc7b7ed920_0 .net "Q", 31 0, L_0x5edc7b814790;  alias, 1 drivers
v0x5edc7b7eda20_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7edac0_0 .var "state", 31 0;
S_0x5edc7b7edc30 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7ede10 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5edc7b7edf50_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ee010_0 .net "D", 31 0, v0x5edc7b7e9660_0;  alias, 1 drivers
v0x5edc7b7ee100_0 .net "Q", 31 0, v0x5edc7b7ee270_0;  alias, 1 drivers
v0x5edc7b7ee1d0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ee270_0 .var "state", 31 0;
S_0x5edc7b7ee420 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7ee650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b8149d0 .functor BUFZ 32, v0x5edc7b7eeab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7ee760_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ee820_0 .net "D", 31 0, L_0x5edc7b8126c0;  alias, 1 drivers
v0x5edc7b7ee910_0 .net "Q", 31 0, L_0x5edc7b8149d0;  alias, 1 drivers
v0x5edc7b7eea10_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7eeab0_0 .var "state", 31 0;
S_0x5edc7b7eec20 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5edc7b7eee00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5edc7b814af0 .functor BUFZ 5, v0x5edc7b7ef260_0, C4<00000>, C4<00000>, C4<00000>;
v0x5edc7b7eef40_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ef000_0 .net "D", 4 0, v0x5edc7b7e7ff0_0;  alias, 1 drivers
v0x5edc7b7ef0f0_0 .net "Q", 4 0, L_0x5edc7b814af0;  alias, 1 drivers
v0x5edc7b7ef1c0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ef260_0 .var "state", 4 0;
S_0x5edc7b7ef410 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x5edc7b7ec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5edc7b7ef660_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ef720_0 .net "D", 0 0, v0x5edc7b7e97e0_0;  alias, 1 drivers
v0x5edc7b7ef810_0 .net "Q", 0 0, v0x5edc7b7ef980_0;  alias, 1 drivers
v0x5edc7b7ef8e0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7ef980_0 .var "state", 0 0;
S_0x5edc7b7f0c70 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5edc7b7f0e50 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5edc7b7f0f70_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f1030_0 .net "data_in", 31 0, v0x5edc7b7e7860_0;  alias, 1 drivers
v0x5edc7b7f10f0_0 .var "data_out", 31 0;
v0x5edc7b7f1190_0 .net "rst", 0 0, v0x5edc7b800ec0_0;  alias, 1 drivers
v0x5edc7b7f1260_0 .net "write_en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
E_0x5edc7b7f0ef0 .event posedge, v0x5edc7b7e5a60_0, v0x5edc7b7ebb10_0;
S_0x5edc7b7f1390 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x5edc7b7f6350_0 .net "EX", 3 0, L_0x5edc7b814410;  alias, 1 drivers
v0x5edc7b7f6430_0 .net "EX_out", 3 0, v0x5edc7b7f2de0_0;  alias, 1 drivers
v0x5edc7b7f6500_0 .net "M", 2 0, L_0x5edc7b813f70;  alias, 1 drivers
v0x5edc7b7f6600_0 .net "M_out", 2 0, L_0x5edc7b812330;  alias, 1 drivers
v0x5edc7b7f66a0_0 .net "WB", 1 0, L_0x5edc7b813c40;  alias, 1 drivers
v0x5edc7b7f6790_0 .net "WB_out", 1 0, L_0x5edc7b8122c0;  alias, 1 drivers
v0x5edc7b7f6830_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f68d0_0 .net "dr1_in", 4 0, L_0x5edc7b812ee0;  alias, 1 drivers
v0x5edc7b7f69e0_0 .net "dr1_out", 4 0, L_0x5edc7b8128d0;  alias, 1 drivers
v0x5edc7b7f6aa0_0 .net "dr2_in", 4 0, L_0x5edc7b812fc0;  alias, 1 drivers
v0x5edc7b7f6b60_0 .net "dr2_out", 4 0, L_0x5edc7b812a20;  alias, 1 drivers
v0x5edc7b7f6c50_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f6cf0_0 .net "ip_in", 31 0, L_0x5edc7b8121e0;  alias, 1 drivers
v0x5edc7b7f6db0_0 .net "ip_out", 31 0, L_0x5edc7b812440;  alias, 1 drivers
v0x5edc7b7f6ea0_0 .net "iv_in", 31 0, L_0x5edc7b813b10;  alias, 1 drivers
v0x5edc7b7f6fb0_0 .net "iv_out", 31 0, v0x5edc7b7f51d0_0;  alias, 1 drivers
v0x5edc7b7f70c0_0 .net "rd1_in", 31 0, L_0x5edc7b801500;  alias, 1 drivers
v0x5edc7b7f71d0_0 .net "rd1_out", 31 0, L_0x5edc7b812570;  alias, 1 drivers
v0x5edc7b7f72e0_0 .net "rd2_in", 31 0, L_0x5edc7b801870;  alias, 1 drivers
v0x5edc7b7f73f0_0 .net "rd2_out", 31 0, L_0x5edc7b8126c0;  alias, 1 drivers
S_0x5edc7b7f1760 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5edc7b7f1960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5edc7b8122c0 .functor BUFZ 2, v0x5edc7b7f1e00_0, C4<00>, C4<00>, C4<00>;
v0x5edc7b7f1aa0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f1b60_0 .net "D", 1 0, L_0x5edc7b813c40;  alias, 1 drivers
v0x5edc7b7f1c40_0 .net "Q", 1 0, L_0x5edc7b8122c0;  alias, 1 drivers
v0x5edc7b7f1d60_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f1e00_0 .var "state", 1 0;
S_0x5edc7b7f1fb0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5edc7b7f21b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x5edc7b812330 .functor BUFZ 3, v0x5edc7b7f2600_0, C4<000>, C4<000>, C4<000>;
v0x5edc7b7f22c0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f2360_0 .net "D", 2 0, L_0x5edc7b813f70;  alias, 1 drivers
v0x5edc7b7f2440_0 .net "Q", 2 0, L_0x5edc7b812330;  alias, 1 drivers
v0x5edc7b7f2560_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f2600_0 .var "state", 2 0;
S_0x5edc7b7f27b0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x5edc7b7f2990 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x5edc7b7f2ad0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f2b70_0 .net "D", 3 0, L_0x5edc7b814410;  alias, 1 drivers
v0x5edc7b7f2c50_0 .net "Q", 3 0, v0x5edc7b7f2de0_0;  alias, 1 drivers
v0x5edc7b7f2d40_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f2de0_0 .var "state", 3 0;
S_0x5edc7b7f2f90 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f3170 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b812440 .functor BUFZ 32, v0x5edc7b7f35f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7f32b0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f3370_0 .net "D", 31 0, L_0x5edc7b8121e0;  alias, 1 drivers
v0x5edc7b7f3450_0 .net "Q", 31 0, L_0x5edc7b812440;  alias, 1 drivers
v0x5edc7b7f3550_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f35f0_0 .var "state", 31 0;
S_0x5edc7b7f3780 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f39b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b812570 .functor BUFZ 32, v0x5edc7b7f3e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7f3ac0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f3b80_0 .net "D", 31 0, L_0x5edc7b801500;  alias, 1 drivers
v0x5edc7b7f3c70_0 .net "Q", 31 0, L_0x5edc7b812570;  alias, 1 drivers
v0x5edc7b7f3d70_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f3e10_0 .var "state", 31 0;
S_0x5edc7b7f3f80 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f4160 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b8126c0 .functor BUFZ 32, v0x5edc7b7f45c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7f42a0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f4360_0 .net "D", 31 0, L_0x5edc7b801870;  alias, 1 drivers
v0x5edc7b7f4450_0 .net "Q", 31 0, L_0x5edc7b8126c0;  alias, 1 drivers
v0x5edc7b7f4520_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f45c0_0 .var "state", 31 0;
S_0x5edc7b7f4750 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f4930 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5edc7b7f4a70_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f4f40_0 .net "D", 31 0, L_0x5edc7b813b10;  alias, 1 drivers
v0x5edc7b7f5030_0 .net "Q", 31 0, v0x5edc7b7f51d0_0;  alias, 1 drivers
v0x5edc7b7f5130_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f51d0_0 .var "state", 31 0;
S_0x5edc7b7f5340 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5edc7b7f5520 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5edc7b8128d0 .functor BUFZ 5, v0x5edc7b7f59b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5edc7b7f5660_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f5720_0 .net "D", 4 0, L_0x5edc7b812ee0;  alias, 1 drivers
v0x5edc7b7f5810_0 .net "Q", 4 0, L_0x5edc7b8128d0;  alias, 1 drivers
v0x5edc7b7f5910_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f59b0_0 .var "state", 4 0;
S_0x5edc7b7f5b20 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x5edc7b7f1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5edc7b7f3960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5edc7b812a20 .functor BUFZ 5, v0x5edc7b7f61c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5edc7b7f5e80_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f5f40_0 .net "D", 4 0, L_0x5edc7b812fc0;  alias, 1 drivers
v0x5edc7b7f6020_0 .net "Q", 4 0, L_0x5edc7b812a20;  alias, 1 drivers
v0x5edc7b7f6120_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f61c0_0 .var "state", 4 0;
S_0x5edc7b7f7730 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x5edc7b7f89b0_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f8a70_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f8b30_0 .net "in_in", 31 0, L_0x5edc7b8120e0;  alias, 1 drivers
v0x5edc7b7f8c20_0 .net "in_out", 31 0, v0x5edc7b7f8800_0;  alias, 1 drivers
v0x5edc7b7f8cc0_0 .net "ip_in", 31 0, v0x5edc7b7e9e70_0;  alias, 1 drivers
v0x5edc7b7f8db0_0 .net "ip_out", 31 0, L_0x5edc7b8121e0;  alias, 1 drivers
S_0x5edc7b7f79a0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x5edc7b7f7730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f7ba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b8121e0 .functor BUFZ 32, v0x5edc7b7f80a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7f7d40_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f7e00_0 .net "D", 31 0, v0x5edc7b7e9e70_0;  alias, 1 drivers
v0x5edc7b7f7f10_0 .net "Q", 31 0, L_0x5edc7b8121e0;  alias, 1 drivers
v0x5edc7b7f8000_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f80a0_0 .var "state", 31 0;
S_0x5edc7b7f8250 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x5edc7b7f7730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f8450 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5edc7b7f8560_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f8600_0 .net "D", 31 0, L_0x5edc7b8120e0;  alias, 1 drivers
v0x5edc7b7f86c0_0 .net "Q", 31 0, v0x5edc7b7f8800_0;  alias, 1 drivers
v0x5edc7b7f8760_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f8800_0 .var "state", 31 0;
S_0x5edc7b7f8f70 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x5edc7b7d27f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x5edc7b7fb1c0_0 .net "WB", 1 0, L_0x5edc7b8146b0;  alias, 1 drivers
v0x5edc7b7fb2a0_0 .net "WB_out", 1 0, v0x5edc7b7f98a0_0;  alias, 1 drivers
v0x5edc7b7fb360_0 .net "ar_in", 31 0, v0x5edc7b7ee270_0;  alias, 1 drivers
v0x5edc7b7fb430_0 .net "ar_out", 31 0, L_0x5edc7b814f70;  alias, 1 drivers
v0x5edc7b7fb520_0 .net "clk", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fb610_0 .net "dr_in", 4 0, L_0x5edc7b814af0;  alias, 1 drivers
v0x5edc7b7fb6d0_0 .net "dr_out", 4 0, v0x5edc7b7fb030_0;  alias, 1 drivers
v0x5edc7b7fb7e0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fb880_0 .net "rd_in", 31 0, L_0x5edc7b811d50;  alias, 1 drivers
v0x5edc7b7fb940_0 .net "rd_out", 31 0, L_0x5edc7b814e50;  alias, 1 drivers
S_0x5edc7b7f9260 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x5edc7b7f8f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5edc7b7f9460 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x5edc7b7f9570_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f9630_0 .net "D", 1 0, L_0x5edc7b8146b0;  alias, 1 drivers
v0x5edc7b7f9740_0 .net "Q", 1 0, v0x5edc7b7f98a0_0;  alias, 1 drivers
v0x5edc7b7f9800_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f98a0_0 .var "state", 1 0;
S_0x5edc7b7f9a50 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x5edc7b7f8f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7f9c50 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b814e50 .functor BUFZ 32, v0x5edc7b7fa060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7f9d60_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7f9e00_0 .net "D", 31 0, L_0x5edc7b811d50;  alias, 1 drivers
v0x5edc7b7f9ec0_0 .net "Q", 31 0, L_0x5edc7b814e50;  alias, 1 drivers
v0x5edc7b7f9fc0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fa060_0 .var "state", 31 0;
S_0x5edc7b7fa1d0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x5edc7b7f8f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5edc7b7fa3b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5edc7b814f70 .functor BUFZ 32, v0x5edc7b7fa840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5edc7b7fa520_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fa5c0_0 .net "D", 31 0, v0x5edc7b7ee270_0;  alias, 1 drivers
v0x5edc7b7fa6d0_0 .net "Q", 31 0, L_0x5edc7b814f70;  alias, 1 drivers
v0x5edc7b7fa7a0_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fa840_0 .var "state", 31 0;
S_0x5edc7b7fa9d0 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x5edc7b7f8f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5edc7b7fabb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x5edc7b7facf0_0 .net "C", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fadb0_0 .net "D", 4 0, L_0x5edc7b814af0;  alias, 1 drivers
v0x5edc7b7faec0_0 .net "Q", 4 0, v0x5edc7b7fb030_0;  alias, 1 drivers
v0x5edc7b7faf90_0 .net "en", 0 0, v0x5edc7b8006d0_0;  alias, 1 drivers
v0x5edc7b7fb030_0 .var "state", 4 0;
    .scope S_0x5edc7b7f0c70;
T_0 ;
    %wait E_0x5edc7b7f0ef0;
    %load/vec4 v0x5edc7b7f1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5edc7b7f10f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5edc7b7f0f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5edc7b7f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5edc7b7f1030_0;
    %assign/vec4 v0x5edc7b7f10f0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5edc7b7eae60;
T_1 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7ebb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7eba30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5edc7b7eba30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5edc7b7eba30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edc7b7eb120, 0, 4;
    %load/vec4 v0x5edc7b7eba30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5edc7b7eba30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5edc7b7ebf50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5edc7b7eb970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5edc7b7eb810_0;
    %load/vec4 v0x5edc7b7eb970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edc7b7eb120, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5edc7b7e9940;
T_2 ;
    %wait E_0x5edc7b7e9b20;
    %load/vec4 v0x5edc7b7e9d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e9f60_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %and;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %or;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %add;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %sub;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %or;
    %inv;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5edc7b7e9ba0_0;
    %load/vec4 v0x5edc7b7e9ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5edc7b7e9e70_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5edc7b7e9e70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x5edc7b7ea070_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5edc7b7e7370;
T_3 ;
    %wait E_0x5edc7b7d6720;
    %load/vec4 v0x5edc7b7e7950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e7860_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5edc7b7e7680_0;
    %store/vec4 v0x5edc7b7e7860_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5edc7b7e7780_0;
    %store/vec4 v0x5edc7b7e7860_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5edc7b7d20f0;
T_4 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7e62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5edc7b7afc60_0;
    %load/vec4 v0x5edc7b7c5da0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edc7b7e6200, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5edc7b7f79a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f80a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5edc7b7f79a0;
T_6 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5edc7b7f7e00_0;
    %assign/vec4 v0x5edc7b7f80a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5edc7b7f8250;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f8800_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5edc7b7f8250;
T_8 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5edc7b7f8600_0;
    %assign/vec4 v0x5edc7b7f8800_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5edc7b7f1760;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5edc7b7f1e00_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5edc7b7f1760;
T_10 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f1d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5edc7b7f1b60_0;
    %assign/vec4 v0x5edc7b7f1e00_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5edc7b7f1fb0;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5edc7b7f2600_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x5edc7b7f1fb0;
T_12 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5edc7b7f2360_0;
    %assign/vec4 v0x5edc7b7f2600_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5edc7b7f27b0;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5edc7b7f2de0_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x5edc7b7f27b0;
T_14 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5edc7b7f2b70_0;
    %assign/vec4 v0x5edc7b7f2de0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5edc7b7f2f90;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f35f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5edc7b7f2f90;
T_16 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f3550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5edc7b7f3370_0;
    %assign/vec4 v0x5edc7b7f35f0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5edc7b7f3780;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f3e10_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5edc7b7f3780;
T_18 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5edc7b7f3b80_0;
    %assign/vec4 v0x5edc7b7f3e10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5edc7b7f3f80;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f45c0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5edc7b7f3f80;
T_20 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5edc7b7f4360_0;
    %assign/vec4 v0x5edc7b7f45c0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5edc7b7f4750;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7f51d0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5edc7b7f4750;
T_22 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5edc7b7f4f40_0;
    %assign/vec4 v0x5edc7b7f51d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5edc7b7f5340;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5edc7b7f59b0_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x5edc7b7f5340;
T_24 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5edc7b7f5720_0;
    %assign/vec4 v0x5edc7b7f59b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5edc7b7f5b20;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5edc7b7f61c0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x5edc7b7f5b20;
T_26 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5edc7b7f5f40_0;
    %assign/vec4 v0x5edc7b7f61c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5edc7b7ea1d0;
T_27 ;
    %wait E_0x5edc7b7ea4e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7eab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ea720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ea9b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5edc7b7ea560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7eaa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ea660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7eabf0_0, 0, 1;
    %load/vec4 v0x5edc7b7ea7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ea720_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eabf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5edc7b7ea560_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eabf0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea8a0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eaa70_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7eab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b7ea720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5edc7b7ea560_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5edc7b7e7ae0;
T_28 ;
    %wait E_0x5edc7b7e7d90;
    %load/vec4 v0x5edc7b7e80e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5edc7b7e7ff0_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5edc7b7e7e10_0;
    %store/vec4 v0x5edc7b7e7ff0_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5edc7b7e7f10_0;
    %store/vec4 v0x5edc7b7e7ff0_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5edc7b7e8270;
T_29 ;
    %wait E_0x5edc7b7e84c0;
    %load/vec4 v0x5edc7b7e8640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5edc7b7e8640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5edc7b7e8720_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5edc7b7e8540_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5edc7b7e6480;
T_30 ;
    %wait E_0x5edc7b756920;
    %load/vec4 v0x5edc7b7e6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e69a0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x5edc7b7e67c0_0;
    %store/vec4 v0x5edc7b7e69a0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x5edc7b7e68c0_0;
    %store/vec4 v0x5edc7b7e69a0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5edc7b7e8860;
T_31 ;
    %wait E_0x5edc7b7e8a70;
    %load/vec4 v0x5edc7b7e8cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e8e80_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %and;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %or;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %add;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %sub;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %or;
    %inv;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x5edc7b7e8ad0_0;
    %load/vec4 v0x5edc7b7e8bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5edc7b7e8da0_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5edc7b7e8da0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x5edc7b7e8fb0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5edc7b7e9110;
T_32 ;
    %wait E_0x5edc7b7e92f0;
    %load/vec4 v0x5edc7b7e9560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e9700_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %and;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %or;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %add;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %sub;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %or;
    %inv;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5edc7b7e9370_0;
    %load/vec4 v0x5edc7b7e9470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x5edc7b7e9660_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5edc7b7e9660_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x5edc7b7e97e0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5edc7b7ec450;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5edc7b7ecb30_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x5edc7b7ec450;
T_34 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7eca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5edc7b7ec8f0_0;
    %assign/vec4 v0x5edc7b7ecb30_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5edc7b7ecce0;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5edc7b7ed2c0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x5edc7b7ecce0;
T_36 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7ed220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5edc7b7ed050_0;
    %assign/vec4 v0x5edc7b7ed2c0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5edc7b7ed420;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7edac0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5edc7b7ed420;
T_38 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7eda20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5edc7b7ed830_0;
    %assign/vec4 v0x5edc7b7edac0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5edc7b7ef410;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b7ef980_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5edc7b7ef410;
T_40 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7ef8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5edc7b7ef720_0;
    %assign/vec4 v0x5edc7b7ef980_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5edc7b7edc30;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7ee270_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x5edc7b7edc30;
T_42 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7ee1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5edc7b7ee010_0;
    %assign/vec4 v0x5edc7b7ee270_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5edc7b7ee420;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7eeab0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x5edc7b7ee420;
T_44 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7eea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5edc7b7ee820_0;
    %assign/vec4 v0x5edc7b7eeab0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5edc7b7eec20;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5edc7b7ef260_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x5edc7b7eec20;
T_46 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7ef1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5edc7b7ef000_0;
    %assign/vec4 v0x5edc7b7ef260_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5edc7b7f9260;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5edc7b7f98a0_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x5edc7b7f9260;
T_48 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f9800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5edc7b7f9630_0;
    %assign/vec4 v0x5edc7b7f98a0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5edc7b7f9a50;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7fa060_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x5edc7b7f9a50;
T_50 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7f9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5edc7b7f9e00_0;
    %assign/vec4 v0x5edc7b7fa060_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5edc7b7fa1d0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7fa840_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x5edc7b7fa1d0;
T_52 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7fa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5edc7b7fa5c0_0;
    %assign/vec4 v0x5edc7b7fa840_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5edc7b7fa9d0;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5edc7b7fb030_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x5edc7b7fa9d0;
T_54 ;
    %wait E_0x5edc7b756390;
    %load/vec4 v0x5edc7b7faf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5edc7b7fadb0_0;
    %assign/vec4 v0x5edc7b7fb030_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5edc7b7e6c20;
T_55 ;
    %wait E_0x5edc7b711a90;
    %load/vec4 v0x5edc7b7e71e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b7e70f0_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x5edc7b7e6f10_0;
    %store/vec4 v0x5edc7b7e70f0_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x5edc7b7e7010_0;
    %store/vec4 v0x5edc7b7e70f0_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5edc7b7d2470;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b800970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b801020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b800f60_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x5edc7b7d2470;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b800790_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5edc7b800790_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5edc7b7eb120, v0x5edc7b800790_0 > {0 0 0};
    %load/vec4 v0x5edc7b800790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5edc7b800790_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5edc7b7d2470 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x5edc7b7d2470;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x5edc7b7e6200, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x5edc7b7d2470;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b8006d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b800ec0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b8006d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edc7b800ec0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b800ec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edc7b8006d0_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5edc7b8006d0_0;
    %inv;
    %store/vec4 v0x5edc7b8006d0_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x5edc7b7d2470;
T_60 ;
    %wait E_0x5edc7b755d30;
    %wait E_0x5edc7b756390;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edc7b800f60_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x5edc7b800f60_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x5edc7b756390;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x5edc7b800a30_0, v0x5edc7b800870_0, v0x5edc7b801100_0, v0x5edc7b8011f0_0 {0 0 0};
    %load/vec4 v0x5edc7b800f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5edc7b800f60_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 73 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
