#!/usr/bin/env bash

## copied from cheshire_cad/target/sim/vcs ## 
# for updating the file list copy the generated file from bendere here


set -e

ROOT="/home/p.bevilacqua/rigoletto/cheshire_cad"

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/clk_rst_gen.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_id_queue.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_stream_mst.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_synch_holdable_driver.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_verif_pkg.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/signal_highlighter.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/sim_timeout.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/stream_watchdog.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_synch_driver.sv" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/src/rand_stream_slv.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/common_verification-8eae3e9fca231308/test/tb_clk_rst_gen.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/rtl/tc_sram.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/rtl/tc_sram_impl.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/rtl/tc_clk.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/cluster_pwr_cells.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/generic_memory.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/generic_rom.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/pad_functional.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/pulp_buffer.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/pulp_pwr_cells.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/tc_pwr.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/test/tb_tc_sram.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/pulp_clock_gating_async.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/cluster_clk_cells.sv" \
    "$ROOT/.bender/git/checkouts/tech_cells_generic-223c43ccbeb688f9/src/deprecated/pulp_clk_cells.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/binary_to_gray.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cb_filter_pkg.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cc_onehot.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_reset_ctrlr_pkg.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cf_math_pkg.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/clk_int_div.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/credit_counter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/delta_counter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/ecc_pkg.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/edge_propagator_tx.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/exp_backoff.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/fifo_v3.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/gray_to_binary.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/isochronous_4phase_handshake.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/isochronous_spill_register.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/lfsr.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/lfsr_16bit.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/lfsr_8bit.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/lossy_valid_to_stream.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/mv_filter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/onehot_to_bin.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/plru_tree.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/passthrough_stream_fifo.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/popcount.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/rr_arb_tree.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/rstgen_bypass.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/serial_deglitch.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/shift_reg.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/shift_reg_gated.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/spill_register_flushable.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_demux.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_filter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_fork.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_intf.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_join_dynamic.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_mux.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_throttle.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/sub_per_hash.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/sync.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/sync_wedge.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/unread.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/read.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/addr_decode_dync.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_2phase.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_4phase.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/clk_int_div_static.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/addr_decode.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/addr_decode_napot.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/multiaddr_decode.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cb_filter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_fifo_2phase.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/clk_mux_glitch_free.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/counter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/ecc_decode.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/ecc_encode.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/edge_detect.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/lzc.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/max_counter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/rstgen.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/spill_register.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_delay.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_fifo.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_fork_dynamic.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_join.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_reset_ctrlr.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_fifo_gray.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/fall_through_register.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/id_queue.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_to_mem.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_arbiter_flushable.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_fifo_optimal_wrap.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_register.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_xbar.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_fifo_gray_clearable.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/cdc_2phase_clearable.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/mem_to_banks_detailed.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_arbiter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/stream_omega_net.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/mem_to_banks.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/sram.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/addr_decode_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/cb_filter_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/cdc_2phase_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/cdc_2phase_clearable_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/cdc_fifo_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/cdc_fifo_clearable_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/fifo_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/graycode_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/id_queue_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/passthrough_stream_fifo_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/popcount_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/rr_arb_tree_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/stream_test.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/stream_register_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/stream_to_mem_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/sub_per_hash_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/isochronous_crossing_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/stream_omega_net_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/stream_xbar_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/clk_int_div_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/clk_int_div_static_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/clk_mux_glitch_free_tb.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/test/lossy_valid_to_stream_tb.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/clock_divider_counter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/clk_div.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/find_first_one.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/generic_LFSR_8bit.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/generic_fifo.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/prioarbiter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/pulp_sync.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/pulp_sync_wedge.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/rrarbiter.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/clock_divider.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/fifo_v2.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/deprecated/fifo_v1.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/edge_propagator_ack.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/edge_propagator.sv" \
    "$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/src/edge_propagator_rx.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_pkg.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_intf.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_err_slv.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_regs.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_cdc.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_demux.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/src/apb_test.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/test/tb_apb_regs.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/test/tb_apb_cdc.sv" \
    "$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/test/tb_apb_demux.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_intf.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_atop_filter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_burst_splitter_gran.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_burst_unwrap.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_bus_compare.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_cdc_dst.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_cdc_src.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_cut.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_delayer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_demux_simple.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_dw_downsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_dw_upsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_fifo.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_fifo_delay_dyn.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_id_remap.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_id_prepend.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_isolate.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_join.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_demux.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_dw_converter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_from_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_join.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_lfsr.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_mailbox.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_mux.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_regs.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_to_apb.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_to_axi.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_modify_address.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_mux.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_rw_join.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_rw_split.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_serializer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_slave_compare.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_throttle.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_detailed_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_burst_splitter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_cdc.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_demux.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_err_slv.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_dw_converter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_from_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_id_serialize.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lfsr.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_multicut.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_axi_lite.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_zero_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_interleaved_xbar.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_iw_converter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_lite_xbar.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_xbar_unmuxed.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_mem_banked.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_mem_interleaved.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_to_mem_split.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_xbar.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_xp.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_chan_compare.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_dumper.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_sim_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/src/axi_test.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_dw_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_xbar_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_addr_test.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_atop_filter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_bus_compare.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_cdc.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_delayer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_dw_downsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_dw_upsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_fifo.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_isolate.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_dw_converter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_mailbox.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_regs.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_iw_converter.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_to_apb.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_to_axi.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_lite_xbar.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_modify_address.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_serializer.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_sim_mem.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_slave_compare.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_to_axi_lite.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_to_mem_banked.sv" \
    "$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/test/tb_axi_xbar.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/defs_div_sqrt_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/iteration_div_sqrt_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/control_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/norm_div_sqrt_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/preprocess_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/nrbd_nrsc_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/div_sqrt_top_mvp.sv" \
    "$ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-33e0a4fc0dc853c1/hdl/div_sqrt_mvp_wrapper.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_pkg.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_intf.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_rready_converter.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/apb_to_obi.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_atop_resolver.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_cut.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_demux.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_err_sbr.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_mux.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_sram_shim.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/obi_xbar.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/obi_asserter.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/obi_test.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/obi_sim_mem.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/tb_obi_xbar.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/atop_golden_mem_pkg.sv" \
    "$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/src/test/tb_obi_atop_resolver.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/src/axi_stream_intf.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/src/axi_stream_cut.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/src/axi_stream_dw_downsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/src/axi_stream_dw_upsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/src/axi_stream_multicut.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/test/axi_stream_test.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/test/tb_axi_stream_dw_downsizer.sv" \
    "$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/test/tb_axi_stream_dw_upsizer.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_pkg.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_cast_multi.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_classifier.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ctrl.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_double.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ff1.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_pack.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_prepare.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_round.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_scalar_dp.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_top.v" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_divsqrt_th_32.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_divsqrt_th_64_multi.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_divsqrt_multi.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_fma.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_fma_multi.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_sdotp_multi.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_sdotp_multi_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_noncomp.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_opgroup_block.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_opgroup_fmt_slice.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_opgroup_multifmt_slice.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_rounding.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/lfsr_sr.sv" \
    "$ROOT/.bender/git/checkouts/fpnew-ed006ec0a4178e29/src/fpnew_top.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_pkg.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_baudgen.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_interrupts.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_modem.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_rx.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_tx.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart_register.sv" \
    "$ROOT/.bender/git/checkouts/obi_peripherals-9423aa14f6eba9a7/hw/obi_uart/obi_uart.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_intf.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/apb_to_reg.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/axi_lite_to_reg.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/axi_to_reg_v2.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/periph_to_reg.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_cdc.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_cut.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_demux.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_err_slv.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_filter_empty_writes.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_mux.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_to_apb.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_to_mem.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_to_tlul.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_to_axi.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_uniform.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/vendor/lowrisc_opentitan/src/prim_subreg.sv" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/deprecated/axi_to_reg.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/src/reg_test.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/apb-d506f9cfdae5c46b/include" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/apb_uart-38dcfab592cbc1a1/src/apb_uart.sv" \
    "$ROOT/.bender/git/checkouts/apb_uart-38dcfab592cbc1a1/src/apb_uart_wrap.sv" \
    "$ROOT/.bender/git/checkouts/apb_uart-38dcfab592cbc1a1/src/reg_uart_wrap.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_burst_cutter.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_data_way.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_merge_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_read_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_write_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/eviction_refill/axi_llc_ax_master.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/eviction_refill/axi_llc_r_master.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/eviction_refill/axi_llc_w_master.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/hit_miss_detect/axi_llc_evict_box.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/hit_miss_detect/axi_llc_lock_box_bloom.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/hit_miss_detect/axi_llc_miss_counters.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/hit_miss_detect/axi_llc_tag_pattern_gen.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_chan_splitter.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_evict_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_refill_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_ways.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/hit_miss_detect/axi_llc_tag_store.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_config.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_hit_miss.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_top.sv" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/src/axi_llc_reg_wrap.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/test" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/test/tb_axi_llc.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_res_tbl.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_amos_alu.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_amos.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_lrsc.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_atomics.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_lrsc_wrap.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_amos_wrap.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_atomics_wrap.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/src/axi_riscv_atomics_structs.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/test/tb_axi_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/test/golden_memory.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/test/axi_riscv_atomics_tb.sv" \
    "$ROOT/.bender/git/checkouts/axi_riscv_atomics-40ad8d2d0e0daa8b/test/axi_riscv_lrsc_tb.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/regs/axi_rt_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_gran_burst_splitter_counters.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_unit_counter.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_err_slv.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_regbus_guard.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/regs/axi_rt_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_gran_burst_splitter_ax_chan.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_gran_burst_splitter.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_write_buffer.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_unit.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_unit_top.sv" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/src/axi_rt_unit_top_synth.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/test/tb_axi_rt_unit_top.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/src/axi_vga_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/src/axi_vga_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/src/axi_vga_timing_fsm.sv" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/src/axi_vga_fetcher.sv" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/src/axi_vga.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/axi_vga-74c838b44ce780d5/test/tb_axi_vga.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicint_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicint_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicintv_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicintv_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicvs_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clicvs_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/mclic_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/mclic_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic_reg_adapter.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic_gateway.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic_target.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic_apb.sv" \
    "$ROOT/.bender/git/checkouts/clic-360fff7ce2d41116/src/clic.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/clint-de4a234303f657d0/src/clint_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/clint-de4a234303f657d0/src/clint_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/clint-de4a234303f657d0/src/clint.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/clint-de4a234303f657d0/test/clint_tb.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/config_pkg.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/cv64a6_imafdchsclic_sv39_wb_config_pkg.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/riscv_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/ariane_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/build_config_pkg.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_accel_first_pass_decoder_stub.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_clic_controller.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_mmu/cva6_tlb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_mmu/cva6_shared_tlb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_mmu/cva6_mmu.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_mmu/cva6_ptw.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/wt_cache_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/std_cache_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_example/include/cvxif_instr_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_fu.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_issue_register_commit_if_driver.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_compressed_if_driver.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_example/cvxif_example_coprocessor.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cvxif_example/instr_decoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_rvfi_probes.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6_fifo_v3.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cva6.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/alu.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/fpu_wrap.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/branch_unit.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/compressed_decoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/controller.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/csr_buffer.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/csr_regfile.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/decoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/ex_stage.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/acc_dispatcher.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/instr_realign.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/macro_decoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/id_stage.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/issue_read_operands.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/issue_stage.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/load_unit.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/load_store_unit.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/lsu_bypass.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/mult.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/multiplier.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/serdiv.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/perf_counters.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/ariane_regfile_ff.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/ariane_regfile_fpga.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/scoreboard.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/raw_checker.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/store_buffer.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/amo_buffer.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/store_unit.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/commit_stage.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/axi_shim.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/btb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/bht.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/bht2lvl.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/ras.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/instr_scan.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/instr_queue.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/frontend/frontend.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_dcache_ctrl.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_dcache_mem.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_dcache_missunit.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_dcache_wbuffer.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_dcache.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_cache_subsystem.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/wt_axi_adapter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_icache.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/tag_cmp.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cache_ctrl.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/amo_alu.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/axi_adapter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/miss_handler.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/std_nbdcache.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_icache_axi_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/std_cache_subsystem.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_decoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_resize.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_plru.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_random.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/src/hpdcache_flush.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_hpdcache_subsystem.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/cva6_hpdcache_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache_tc_sram.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/pmp/src/pmp.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/pmp/src/pmp_entry.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/pmp/src/pmp_data_if.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/vendor/pulp-platform/fpga-support/fpga-support-stubs.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util/tc_sram_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util/tc_sram_wrapper_cache_techno.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util/sram_pulp.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util/sram_cache.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include/instr_tracer_pkg.sv" \
    "$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/common/local/util/instr_tracer.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "$ROOT/.bender/git/checkouts/dram_rtl_sim-150825794ee29da3/src/sim_dram.sv" \
    "$ROOT/.bender/git/checkouts/dram_rtl_sim-150825794ee29da3/src/axi_dram_sim.sv" \
    "$ROOT/.bender/git/checkouts/dram_rtl_sim-150825794ee29da3/src/dram_sim_engine.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "$ROOT/.bender/git/checkouts/dram_rtl_sim-150825794ee29da3/test/axi_to_dram_tb.sv" \
    "$ROOT/.bender/git/checkouts/dram_rtl_sim-150825794ee29da3/test/axi_to_multi_dram_tb.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/idma_pkg.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axil_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axil_write.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axi_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axi_write.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axis_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_axis_write.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_channel_coupler.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_dataflow_element.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_error_handler.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_init_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_init_write.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_legalizer_page_splitter.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_legalizer_pow2_splitter.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_obi_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_obi_write.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_tilelink_read.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/backend/idma_tilelink_write.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/idma_generated.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/midend/idma_mp_dist_midend.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/midend/idma_mp_split_midend.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/midend/idma_nd_midend.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/midend/idma_rt_midend.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_stream-4bb2af42e3aea076/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/obi-7e44f4165b1b0649/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_ar_gen.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_ar_gen_prefetch.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_reader.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_reader_gater.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_reshaper.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/idma_transfer_id_gen.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_reg_wrapper.sv" \
    "$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/frontend/desc64/idma_desc64_top.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/irq_router-376b3d113c15d0ef/rtl/irq_router_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/irq_router-376b3d113c15d0ef/rtl/irq_router_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/irq_router-376b3d113c15d0ef/rtl/irq_router.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/irq_router-376b3d113c15d0ef/tb/irq_router_tb.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/prim_pulp_platform/prim_flop_2sync.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/prim_pulp_platform/prim_flop_en.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_fifo_sync_cnt.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_util_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_max_tree.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_sync_reqack.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_sync_reqack_data.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_pulse_sync.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_packer_fifo.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_fifo_sync.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_filter_ctr.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_intr_hw.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/prim/rtl/prim_fifo_async.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/gpio/rtl/gpio_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/rv_plic/rtl/rv_plic_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/gpio/rtl/gpio_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/rv_plic/rtl/rv_plic_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c_fsm.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/rv_plic/rtl/rv_plic_gateway.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_byte_merge.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_byte_select.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_cmd_pkg.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_command_queue.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_fsm.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_window.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_data_fifos.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_shift_register.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c_core.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/rv_plic/rtl/rv_plic_target.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host_core.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/gpio/rtl/gpio.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/i2c/rtl/i2c.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/spi_host/rtl/spi_host.sv" \
    "$ROOT/.bender/git/checkouts/opentitan_peripherals-7b624fb57f78de9a/src/rv_plic/rtl/rv_plic.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_pkg.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/debug_rom/debug_rom.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/debug_rom/debug_rom_one_scratch.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_csrs.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_mem.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dmi_cdc.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dmi_jtag_tap.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_sba.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_top.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dmi_jtag.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dm_obi_top.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dmi_test.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/src/dmi_intf.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/tb/jtag_dmi/jtag_intf.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/tb/jtag_dmi/jtag_test.sv" \
    "$ROOT/.bender/git/checkouts/riscv-dbg-1a98531d53bb4602/tb/jtag_dmi/tb_jtag_dmi.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "+incdir+$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/axis/include" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/regs/serial_link_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/regs/serial_link_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/regs/serial_link_single_channel_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/regs/serial_link_single_channel_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link_pkg.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/channel_allocator/stream_chopper.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/channel_allocator/stream_dechopper.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/channel_allocator/channel_despread_sfr.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/channel_allocator/channel_spread_sfr.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/channel_allocator/serial_link_channel_allocator.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link_network.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link_data_link.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link_physical.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/serial_link_occamy_wrapper.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "+incdir+$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/axis/include" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/axi_channel_compare.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/tb_axi_serial_link.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/tb_ch_calib_serial_link.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/tb_stream_chopper.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/tb_stream_chopper_dechopper.sv" \
    "$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/test/tb_channel_allocator.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/bus_err_unit_bare.sv" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/bus_err_unit_reg_pkg.sv" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/bus_err_unit_reg_top.sv" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/bus_err_unit.sv" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/axi_err_unit_wrap.sv" \
    "$ROOT/.bender/git/checkouts/unbent-a93c32aef5b319fd/src/obi_err_unit_wrap.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "+incdir+$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/axis/include" \
    "+incdir+$ROOT/hw/include" \
    "$ROOT/hw/future/UsbOhciAxi4.v" \
    "$ROOT/hw/future/spinal_usb_ohci.sv" \
    "$ROOT/hw/bootrom/cheshire_bootrom.sv" \
    "$ROOT/hw/regs/cheshire_reg_pkg.sv" \
    "$ROOT/hw/regs/cheshire_reg_top.sv" \
    "$ROOT/hw/cheshire_idma_wrap.sv" \
    "$ROOT/hw/cheshire_pkg.sv" \
    "$ROOT/hw/cheshire_soc.sv" 

vlogan -sverilog \
    -full64 \
    -kdb -nc -assert svaext +v2k -timescale=1ns/1ps \
    "+define+TARGET_CV64A6_IMAFDCHSCLIC_SV39_WB" \
    "+define+TARGET_CVA6" \
    "+define+TARGET_RTL" \
    "+define+TARGET_SIM" \
    "+define+TARGET_SIMULATION" \
    "+define+TARGET_TEST" \
    "+define+TARGET_VCS" \
    "+incdir+$ROOT/.bender/git/checkouts/axi-ecdc900686449c15/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_llc-5fb8850caad4fcfa/include" \
    "+incdir+$ROOT/.bender/git/checkouts/axi_rt-7cef46f372eaf0fb/include" \
    "+incdir+$ROOT/.bender/git/checkouts/common_cells-7f7ae0f5e6bf7fb5/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/cache_subsystem/hpdcache/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/cva6-20c9d7cbe0dd6995/core/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/src/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/target/rtl/include" \
    "+incdir+$ROOT/.bender/git/checkouts/idma-77bf7fa56d324e6a/test" \
    "+incdir+$ROOT/.bender/git/checkouts/register_interface-902ad5bfde7bb98c/include" \
    "+incdir+$ROOT/.bender/git/checkouts/serial_link-6e09ea4800bad616/src/axis/include" \
    "+incdir+$ROOT/hw/include" \
    "$ROOT/target/sim/models/s25fs512s.v" \
    "$ROOT/target/sim/models/24FC1025.v" \
    "$ROOT/target/sim/src/vip_cheshire_soc.sv" \
    "$ROOT/target/sim/src/tb_cheshire_pkg.sv" \
    "$ROOT/target/sim/src/fixture_cheshire_soc.sv" \
    "$ROOT/target/sim/src/tb_cheshire_soc.sv" 


