|reed_solomon_top
pin_led0 <= rs_16_14_control:rs_control_inst.encode_done_o
pin_clk => pll_rs:pll_inst.refclk
pin_rst => pll_rs:pll_inst.rst
pin_rst => inst.IN0
pin_enc_start => inst2.IN0
pin_dec_start => inst3.IN0
pin_led1 <= rs_16_14_control:rs_control_inst.decode_done_o
pin_led2 <= rs_16_14_control:rs_control_inst.dec_cerr_o
pin_led3 <= rs_16_14_control:rs_control_inst.dec_ncerr_o
pin_led7 <= clk_divider:clk_div_inst.clk_o
pin_led6 <= debug_s[2].DB_MAX_OUTPUT_PORT_TYPE
pin_led5 <= debug_s[1].DB_MAX_OUTPUT_PORT_TYPE
pin_led4 <= debug_s[0].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst
clk_i => rs_encoder_16_14:i_rs_encoder.clk
clk_i => enc_finish_delay_s.CLK
clk_i => dec_finish_delay_s.CLK
clk_i => dec_finish_s.CLK
clk_i => rs_dec_result_s[0].CLK
clk_i => rs_dec_result_s[1].CLK
clk_i => rs_dec_result_s[2].CLK
clk_i => rs_dec_result_s[3].CLK
clk_i => rs_dec_result_s[4].CLK
clk_i => rs_dec_result_s[5].CLK
clk_i => rs_dec_result_s[6].CLK
clk_i => rs_dec_result_s[7].CLK
clk_i => rs_dec_result_s[8].CLK
clk_i => rs_dec_result_s[9].CLK
clk_i => rs_dec_result_s[10].CLK
clk_i => rs_dec_result_s[11].CLK
clk_i => rs_dec_result_s[12].CLK
clk_i => rs_dec_result_s[13].CLK
clk_i => rs_dec_result_s[14].CLK
clk_i => rs_dec_result_s[15].CLK
clk_i => rs_dec_result_s[16].CLK
clk_i => rs_dec_result_s[17].CLK
clk_i => rs_dec_result_s[18].CLK
clk_i => rs_dec_result_s[19].CLK
clk_i => rs_dec_result_s[20].CLK
clk_i => rs_dec_result_s[21].CLK
clk_i => rs_dec_result_s[22].CLK
clk_i => rs_dec_result_s[23].CLK
clk_i => rs_dec_result_s[24].CLK
clk_i => rs_dec_result_s[25].CLK
clk_i => rs_dec_result_s[26].CLK
clk_i => rs_dec_result_s[27].CLK
clk_i => rs_dec_result_s[28].CLK
clk_i => rs_dec_result_s[29].CLK
clk_i => rs_dec_result_s[30].CLK
clk_i => rs_dec_result_s[31].CLK
clk_i => rs_dec_result_s[32].CLK
clk_i => rs_dec_result_s[33].CLK
clk_i => rs_dec_result_s[34].CLK
clk_i => rs_dec_result_s[35].CLK
clk_i => rs_dec_result_s[36].CLK
clk_i => rs_dec_result_s[37].CLK
clk_i => rs_dec_result_s[38].CLK
clk_i => rs_dec_result_s[39].CLK
clk_i => rs_dec_result_s[40].CLK
clk_i => rs_dec_result_s[41].CLK
clk_i => rs_dec_result_s[42].CLK
clk_i => rs_dec_result_s[43].CLK
clk_i => rs_dec_result_s[44].CLK
clk_i => rs_dec_result_s[45].CLK
clk_i => rs_dec_result_s[46].CLK
clk_i => rs_dec_result_s[47].CLK
clk_i => rs_dec_result_s[48].CLK
clk_i => rs_dec_result_s[49].CLK
clk_i => rs_dec_result_s[50].CLK
clk_i => rs_dec_result_s[51].CLK
clk_i => rs_dec_result_s[52].CLK
clk_i => rs_dec_result_s[53].CLK
clk_i => rs_dec_result_s[54].CLK
clk_i => rs_dec_result_s[55].CLK
clk_i => rs_dec_result_s[56].CLK
clk_i => rs_dec_result_s[57].CLK
clk_i => rs_dec_result_s[58].CLK
clk_i => rs_dec_result_s[59].CLK
clk_i => rs_dec_result_s[60].CLK
clk_i => rs_dec_result_s[61].CLK
clk_i => rs_dec_result_s[62].CLK
clk_i => rs_dec_result_s[63].CLK
clk_i => rs_dec_result_s[64].CLK
clk_i => rs_dec_result_s[65].CLK
clk_i => rs_dec_result_s[66].CLK
clk_i => rs_dec_result_s[67].CLK
clk_i => rs_dec_result_s[68].CLK
clk_i => rs_dec_result_s[69].CLK
clk_i => rs_dec_result_s[70].CLK
clk_i => rs_dec_result_s[71].CLK
clk_i => rs_dec_result_s[72].CLK
clk_i => rs_dec_result_s[73].CLK
clk_i => rs_dec_result_s[74].CLK
clk_i => rs_dec_result_s[75].CLK
clk_i => rs_dec_result_s[76].CLK
clk_i => rs_dec_result_s[77].CLK
clk_i => rs_dec_result_s[78].CLK
clk_i => rs_dec_result_s[79].CLK
clk_i => rs_dec_result_s[80].CLK
clk_i => rs_dec_result_s[81].CLK
clk_i => rs_dec_result_s[82].CLK
clk_i => rs_dec_result_s[83].CLK
clk_i => rs_dec_result_s[84].CLK
clk_i => rs_dec_result_s[85].CLK
clk_i => rs_dec_result_s[86].CLK
clk_i => rs_dec_result_s[87].CLK
clk_i => rs_dec_result_s[88].CLK
clk_i => rs_dec_result_s[89].CLK
clk_i => rs_dec_result_s[90].CLK
clk_i => rs_dec_result_s[91].CLK
clk_i => rs_dec_result_s[92].CLK
clk_i => rs_dec_result_s[93].CLK
clk_i => rs_dec_result_s[94].CLK
clk_i => rs_dec_result_s[95].CLK
clk_i => rs_dec_result_s[96].CLK
clk_i => rs_dec_result_s[97].CLK
clk_i => rs_dec_result_s[98].CLK
clk_i => rs_dec_result_s[99].CLK
clk_i => rs_dec_result_s[100].CLK
clk_i => rs_dec_result_s[101].CLK
clk_i => rs_dec_result_s[102].CLK
clk_i => rs_dec_result_s[103].CLK
clk_i => rs_dec_result_s[104].CLK
clk_i => rs_dec_result_s[105].CLK
clk_i => rs_dec_result_s[106].CLK
clk_i => rs_dec_result_s[107].CLK
clk_i => rs_dec_result_s[108].CLK
clk_i => rs_dec_result_s[109].CLK
clk_i => rs_dec_result_s[110].CLK
clk_i => rs_dec_result_s[111].CLK
clk_i => rs_dec_result_s[112].CLK
clk_i => rs_dec_result_s[113].CLK
clk_i => rs_dec_result_s[114].CLK
clk_i => rs_dec_result_s[115].CLK
clk_i => rs_dec_result_s[116].CLK
clk_i => rs_dec_result_s[117].CLK
clk_i => rs_dec_result_s[118].CLK
clk_i => rs_dec_result_s[119].CLK
clk_i => rs_dec_result_s[120].CLK
clk_i => rs_dec_result_s[121].CLK
clk_i => rs_dec_result_s[122].CLK
clk_i => rs_dec_result_s[123].CLK
clk_i => rs_dec_result_s[124].CLK
clk_i => rs_dec_result_s[125].CLK
clk_i => rs_dec_result_s[126].CLK
clk_i => rs_dec_result_s[127].CLK
clk_i => dec_byte_count_s[0].CLK
clk_i => dec_byte_count_s[1].CLK
clk_i => dec_byte_count_s[2].CLK
clk_i => dec_byte_count_s[3].CLK
clk_i => dec_byte_count_s[4].CLK
clk_i => enc_finish_s.CLK
clk_i => rs_enc_result_s[0].CLK
clk_i => rs_enc_result_s[1].CLK
clk_i => rs_enc_result_s[2].CLK
clk_i => rs_enc_result_s[3].CLK
clk_i => rs_enc_result_s[4].CLK
clk_i => rs_enc_result_s[5].CLK
clk_i => rs_enc_result_s[6].CLK
clk_i => rs_enc_result_s[7].CLK
clk_i => rs_enc_result_s[8].CLK
clk_i => rs_enc_result_s[9].CLK
clk_i => rs_enc_result_s[10].CLK
clk_i => rs_enc_result_s[11].CLK
clk_i => rs_enc_result_s[12].CLK
clk_i => rs_enc_result_s[13].CLK
clk_i => rs_enc_result_s[14].CLK
clk_i => rs_enc_result_s[15].CLK
clk_i => rs_enc_result_s[16].CLK
clk_i => rs_enc_result_s[17].CLK
clk_i => rs_enc_result_s[18].CLK
clk_i => rs_enc_result_s[19].CLK
clk_i => rs_enc_result_s[20].CLK
clk_i => rs_enc_result_s[21].CLK
clk_i => rs_enc_result_s[22].CLK
clk_i => rs_enc_result_s[23].CLK
clk_i => rs_enc_result_s[24].CLK
clk_i => rs_enc_result_s[25].CLK
clk_i => rs_enc_result_s[26].CLK
clk_i => rs_enc_result_s[27].CLK
clk_i => rs_enc_result_s[28].CLK
clk_i => rs_enc_result_s[29].CLK
clk_i => rs_enc_result_s[30].CLK
clk_i => rs_enc_result_s[31].CLK
clk_i => rs_enc_result_s[32].CLK
clk_i => rs_enc_result_s[33].CLK
clk_i => rs_enc_result_s[34].CLK
clk_i => rs_enc_result_s[35].CLK
clk_i => rs_enc_result_s[36].CLK
clk_i => rs_enc_result_s[37].CLK
clk_i => rs_enc_result_s[38].CLK
clk_i => rs_enc_result_s[39].CLK
clk_i => rs_enc_result_s[40].CLK
clk_i => rs_enc_result_s[41].CLK
clk_i => rs_enc_result_s[42].CLK
clk_i => rs_enc_result_s[43].CLK
clk_i => rs_enc_result_s[44].CLK
clk_i => rs_enc_result_s[45].CLK
clk_i => rs_enc_result_s[46].CLK
clk_i => rs_enc_result_s[47].CLK
clk_i => rs_enc_result_s[48].CLK
clk_i => rs_enc_result_s[49].CLK
clk_i => rs_enc_result_s[50].CLK
clk_i => rs_enc_result_s[51].CLK
clk_i => rs_enc_result_s[52].CLK
clk_i => rs_enc_result_s[53].CLK
clk_i => rs_enc_result_s[54].CLK
clk_i => rs_enc_result_s[55].CLK
clk_i => rs_enc_result_s[56].CLK
clk_i => rs_enc_result_s[57].CLK
clk_i => rs_enc_result_s[58].CLK
clk_i => rs_enc_result_s[59].CLK
clk_i => rs_enc_result_s[60].CLK
clk_i => rs_enc_result_s[61].CLK
clk_i => rs_enc_result_s[62].CLK
clk_i => rs_enc_result_s[63].CLK
clk_i => rs_enc_result_s[64].CLK
clk_i => rs_enc_result_s[65].CLK
clk_i => rs_enc_result_s[66].CLK
clk_i => rs_enc_result_s[67].CLK
clk_i => rs_enc_result_s[68].CLK
clk_i => rs_enc_result_s[69].CLK
clk_i => rs_enc_result_s[70].CLK
clk_i => rs_enc_result_s[71].CLK
clk_i => rs_enc_result_s[72].CLK
clk_i => rs_enc_result_s[73].CLK
clk_i => rs_enc_result_s[74].CLK
clk_i => rs_enc_result_s[75].CLK
clk_i => rs_enc_result_s[76].CLK
clk_i => rs_enc_result_s[77].CLK
clk_i => rs_enc_result_s[78].CLK
clk_i => rs_enc_result_s[79].CLK
clk_i => rs_enc_result_s[80].CLK
clk_i => rs_enc_result_s[81].CLK
clk_i => rs_enc_result_s[82].CLK
clk_i => rs_enc_result_s[83].CLK
clk_i => rs_enc_result_s[84].CLK
clk_i => rs_enc_result_s[85].CLK
clk_i => rs_enc_result_s[86].CLK
clk_i => rs_enc_result_s[87].CLK
clk_i => rs_enc_result_s[88].CLK
clk_i => rs_enc_result_s[89].CLK
clk_i => rs_enc_result_s[90].CLK
clk_i => rs_enc_result_s[91].CLK
clk_i => rs_enc_result_s[92].CLK
clk_i => rs_enc_result_s[93].CLK
clk_i => rs_enc_result_s[94].CLK
clk_i => rs_enc_result_s[95].CLK
clk_i => rs_enc_result_s[96].CLK
clk_i => rs_enc_result_s[97].CLK
clk_i => rs_enc_result_s[98].CLK
clk_i => rs_enc_result_s[99].CLK
clk_i => rs_enc_result_s[100].CLK
clk_i => rs_enc_result_s[101].CLK
clk_i => rs_enc_result_s[102].CLK
clk_i => rs_enc_result_s[103].CLK
clk_i => rs_enc_result_s[104].CLK
clk_i => rs_enc_result_s[105].CLK
clk_i => rs_enc_result_s[106].CLK
clk_i => rs_enc_result_s[107].CLK
clk_i => rs_enc_result_s[108].CLK
clk_i => rs_enc_result_s[109].CLK
clk_i => rs_enc_result_s[110].CLK
clk_i => rs_enc_result_s[111].CLK
clk_i => rs_enc_result_s[112].CLK
clk_i => rs_enc_result_s[113].CLK
clk_i => rs_enc_result_s[114].CLK
clk_i => rs_enc_result_s[115].CLK
clk_i => rs_enc_result_s[116].CLK
clk_i => rs_enc_result_s[117].CLK
clk_i => rs_enc_result_s[118].CLK
clk_i => rs_enc_result_s[119].CLK
clk_i => rs_enc_result_s[120].CLK
clk_i => rs_enc_result_s[121].CLK
clk_i => rs_enc_result_s[122].CLK
clk_i => rs_enc_result_s[123].CLK
clk_i => rs_enc_result_s[124].CLK
clk_i => rs_enc_result_s[125].CLK
clk_i => rs_enc_result_s[126].CLK
clk_i => rs_enc_result_s[127].CLK
clk_i => enc_byte_count_s[0].CLK
clk_i => enc_byte_count_s[1].CLK
clk_i => enc_byte_count_s[2].CLK
clk_i => enc_byte_count_s[3].CLK
clk_i => enc_byte_count_s[4].CLK
clk_i => rs_data_original_s[0].CLK
clk_i => rs_data_original_s[1].CLK
clk_i => rs_data_original_s[2].CLK
clk_i => rs_data_original_s[3].CLK
clk_i => rs_data_original_s[4].CLK
clk_i => rs_data_original_s[5].CLK
clk_i => rs_data_original_s[6].CLK
clk_i => rs_data_original_s[7].CLK
clk_i => rs_data_original_s[8].CLK
clk_i => rs_data_original_s[9].CLK
clk_i => rs_data_original_s[10].CLK
clk_i => rs_data_original_s[11].CLK
clk_i => rs_data_original_s[12].CLK
clk_i => rs_data_original_s[13].CLK
clk_i => rs_data_original_s[14].CLK
clk_i => rs_data_original_s[15].CLK
clk_i => rs_data_original_s[16].CLK
clk_i => rs_data_original_s[17].CLK
clk_i => rs_data_original_s[18].CLK
clk_i => rs_data_original_s[19].CLK
clk_i => rs_data_original_s[20].CLK
clk_i => rs_data_original_s[21].CLK
clk_i => rs_data_original_s[22].CLK
clk_i => rs_data_original_s[23].CLK
clk_i => rs_data_original_s[24].CLK
clk_i => rs_data_original_s[25].CLK
clk_i => rs_data_original_s[26].CLK
clk_i => rs_data_original_s[27].CLK
clk_i => rs_data_original_s[28].CLK
clk_i => rs_data_original_s[29].CLK
clk_i => rs_data_original_s[30].CLK
clk_i => rs_data_original_s[31].CLK
clk_i => rs_data_original_s[32].CLK
clk_i => rs_data_original_s[33].CLK
clk_i => rs_data_original_s[34].CLK
clk_i => rs_data_original_s[35].CLK
clk_i => rs_data_original_s[36].CLK
clk_i => rs_data_original_s[37].CLK
clk_i => rs_data_original_s[38].CLK
clk_i => rs_data_original_s[39].CLK
clk_i => rs_data_original_s[40].CLK
clk_i => rs_data_original_s[41].CLK
clk_i => rs_data_original_s[42].CLK
clk_i => rs_data_original_s[43].CLK
clk_i => rs_data_original_s[44].CLK
clk_i => rs_data_original_s[45].CLK
clk_i => rs_data_original_s[46].CLK
clk_i => rs_data_original_s[47].CLK
clk_i => rs_data_original_s[48].CLK
clk_i => rs_data_original_s[49].CLK
clk_i => rs_data_original_s[50].CLK
clk_i => rs_data_original_s[51].CLK
clk_i => rs_data_original_s[52].CLK
clk_i => rs_data_original_s[53].CLK
clk_i => rs_data_original_s[54].CLK
clk_i => rs_data_original_s[55].CLK
clk_i => rs_data_original_s[56].CLK
clk_i => rs_data_original_s[57].CLK
clk_i => rs_data_original_s[58].CLK
clk_i => rs_data_original_s[59].CLK
clk_i => rs_data_original_s[60].CLK
clk_i => rs_data_original_s[61].CLK
clk_i => rs_data_original_s[62].CLK
clk_i => rs_data_original_s[63].CLK
clk_i => rs_data_original_s[64].CLK
clk_i => rs_data_original_s[65].CLK
clk_i => rs_data_original_s[66].CLK
clk_i => rs_data_original_s[67].CLK
clk_i => rs_data_original_s[68].CLK
clk_i => rs_data_original_s[69].CLK
clk_i => rs_data_original_s[70].CLK
clk_i => rs_data_original_s[71].CLK
clk_i => rs_data_original_s[72].CLK
clk_i => rs_data_original_s[73].CLK
clk_i => rs_data_original_s[74].CLK
clk_i => rs_data_original_s[75].CLK
clk_i => rs_data_original_s[76].CLK
clk_i => rs_data_original_s[77].CLK
clk_i => rs_data_original_s[78].CLK
clk_i => rs_data_original_s[79].CLK
clk_i => rs_data_original_s[80].CLK
clk_i => rs_data_original_s[81].CLK
clk_i => rs_data_original_s[82].CLK
clk_i => rs_data_original_s[83].CLK
clk_i => rs_data_original_s[84].CLK
clk_i => rs_data_original_s[85].CLK
clk_i => rs_data_original_s[86].CLK
clk_i => rs_data_original_s[87].CLK
clk_i => rs_data_original_s[88].CLK
clk_i => rs_data_original_s[89].CLK
clk_i => rs_data_original_s[90].CLK
clk_i => rs_data_original_s[91].CLK
clk_i => rs_data_original_s[92].CLK
clk_i => rs_data_original_s[93].CLK
clk_i => rs_data_original_s[94].CLK
clk_i => rs_data_original_s[95].CLK
clk_i => rs_data_original_s[96].CLK
clk_i => rs_data_original_s[97].CLK
clk_i => rs_data_original_s[98].CLK
clk_i => rs_data_original_s[99].CLK
clk_i => rs_data_original_s[100].CLK
clk_i => rs_data_original_s[101].CLK
clk_i => rs_data_original_s[102].CLK
clk_i => rs_data_original_s[103].CLK
clk_i => rs_data_original_s[104].CLK
clk_i => rs_data_original_s[105].CLK
clk_i => rs_data_original_s[106].CLK
clk_i => rs_data_original_s[107].CLK
clk_i => rs_data_original_s[108].CLK
clk_i => rs_data_original_s[109].CLK
clk_i => rs_data_original_s[110].CLK
clk_i => rs_data_original_s[111].CLK
clk_i => rs_data_original_s[112].CLK
clk_i => rs_data_original_s[113].CLK
clk_i => rs_data_original_s[114].CLK
clk_i => rs_data_original_s[115].CLK
clk_i => rs_data_original_s[116].CLK
clk_i => rs_data_original_s[117].CLK
clk_i => rs_data_original_s[118].CLK
clk_i => rs_data_original_s[119].CLK
clk_i => rs_data_original_s[120].CLK
clk_i => rs_data_original_s[121].CLK
clk_i => rs_data_original_s[122].CLK
clk_i => rs_data_original_s[123].CLK
clk_i => rs_data_original_s[124].CLK
clk_i => rs_data_original_s[125].CLK
clk_i => rs_data_original_s[126].CLK
clk_i => rs_data_original_s[127].CLK
clk_i => mem_word_count_s[0].CLK
clk_i => mem_word_count_s[1].CLK
clk_i => mem_word_count_s[2].CLK
clk_i => dec_data_s[0].CLK
clk_i => dec_data_s[1].CLK
clk_i => dec_data_s[2].CLK
clk_i => dec_data_s[3].CLK
clk_i => dec_data_s[4].CLK
clk_i => dec_data_s[5].CLK
clk_i => dec_data_s[6].CLK
clk_i => dec_data_s[7].CLK
clk_i => dec_valid_s.CLK
clk_i => enc_data_s[0].CLK
clk_i => enc_data_s[1].CLK
clk_i => enc_data_s[2].CLK
clk_i => enc_data_s[3].CLK
clk_i => enc_data_s[4].CLK
clk_i => enc_data_s[5].CLK
clk_i => enc_data_s[6].CLK
clk_i => enc_data_s[7].CLK
clk_i => enc_valid_s.CLK
clk_i => byte_count_s[0].CLK
clk_i => byte_count_s[1].CLK
clk_i => byte_count_s[2].CLK
clk_i => byte_count_s[3].CLK
clk_i => byte_count_s[4].CLK
clk_i => ram_address_s[0].CLK
clk_i => ram_address_s[1].CLK
clk_i => ram_address_s[2].CLK
clk_i => ram_address_s[3].CLK
clk_i => ram_address_s[4].CLK
clk_i => ram_address_s[5].CLK
clk_i => ram_address_s[6].CLK
clk_i => ram_address_s[7].CLK
clk_i => ram_rd_en_s.CLK
clk_i => ram_wr_en_s.CLK
clk_i => ram_data_s[0].CLK
clk_i => ram_data_s[1].CLK
clk_i => ram_data_s[2].CLK
clk_i => ram_data_s[3].CLK
clk_i => ram_data_s[4].CLK
clk_i => ram_data_s[5].CLK
clk_i => ram_data_s[6].CLK
clk_i => ram_data_s[7].CLK
clk_i => ram_data_s[8].CLK
clk_i => ram_data_s[9].CLK
clk_i => ram_data_s[10].CLK
clk_i => ram_data_s[11].CLK
clk_i => ram_data_s[12].CLK
clk_i => ram_data_s[13].CLK
clk_i => ram_data_s[14].CLK
clk_i => ram_data_s[15].CLK
clk_i => ram_data_s[16].CLK
clk_i => ram_data_s[17].CLK
clk_i => ram_data_s[18].CLK
clk_i => ram_data_s[19].CLK
clk_i => ram_data_s[20].CLK
clk_i => ram_data_s[21].CLK
clk_i => ram_data_s[22].CLK
clk_i => ram_data_s[23].CLK
clk_i => ram_data_s[24].CLK
clk_i => ram_data_s[25].CLK
clk_i => ram_data_s[26].CLK
clk_i => ram_data_s[27].CLK
clk_i => ram_data_s[28].CLK
clk_i => ram_data_s[29].CLK
clk_i => ram_data_s[30].CLK
clk_i => ram_data_s[31].CLK
clk_i => rs_16_14_decoder:i_rs_decoder.clk
clk_i => crt_state_s~1.DATAIN
rst_n_i => rs_encoder_16_14:i_rs_encoder.rst_n
rst_n_i => rs_16_14_decoder:i_rs_decoder.rst_n
rst_n_i => rs_data_original_s[0].ACLR
rst_n_i => rs_data_original_s[1].ACLR
rst_n_i => rs_data_original_s[2].ACLR
rst_n_i => rs_data_original_s[3].ACLR
rst_n_i => rs_data_original_s[4].ACLR
rst_n_i => rs_data_original_s[5].ACLR
rst_n_i => rs_data_original_s[6].ACLR
rst_n_i => rs_data_original_s[7].ACLR
rst_n_i => rs_data_original_s[8].ACLR
rst_n_i => rs_data_original_s[9].ACLR
rst_n_i => rs_data_original_s[10].ACLR
rst_n_i => rs_data_original_s[11].ACLR
rst_n_i => rs_data_original_s[12].ACLR
rst_n_i => rs_data_original_s[13].ACLR
rst_n_i => rs_data_original_s[14].ACLR
rst_n_i => rs_data_original_s[15].ACLR
rst_n_i => rs_data_original_s[16].ACLR
rst_n_i => rs_data_original_s[17].ACLR
rst_n_i => rs_data_original_s[18].ACLR
rst_n_i => rs_data_original_s[19].ACLR
rst_n_i => rs_data_original_s[20].ACLR
rst_n_i => rs_data_original_s[21].ACLR
rst_n_i => rs_data_original_s[22].ACLR
rst_n_i => rs_data_original_s[23].ACLR
rst_n_i => rs_data_original_s[24].ACLR
rst_n_i => rs_data_original_s[25].ACLR
rst_n_i => rs_data_original_s[26].ACLR
rst_n_i => rs_data_original_s[27].ACLR
rst_n_i => rs_data_original_s[28].ACLR
rst_n_i => rs_data_original_s[29].ACLR
rst_n_i => rs_data_original_s[30].ACLR
rst_n_i => rs_data_original_s[31].ACLR
rst_n_i => rs_data_original_s[32].ACLR
rst_n_i => rs_data_original_s[33].ACLR
rst_n_i => rs_data_original_s[34].ACLR
rst_n_i => rs_data_original_s[35].ACLR
rst_n_i => rs_data_original_s[36].ACLR
rst_n_i => rs_data_original_s[37].ACLR
rst_n_i => rs_data_original_s[38].ACLR
rst_n_i => rs_data_original_s[39].ACLR
rst_n_i => rs_data_original_s[40].ACLR
rst_n_i => rs_data_original_s[41].ACLR
rst_n_i => rs_data_original_s[42].ACLR
rst_n_i => rs_data_original_s[43].ACLR
rst_n_i => rs_data_original_s[44].ACLR
rst_n_i => rs_data_original_s[45].ACLR
rst_n_i => rs_data_original_s[46].ACLR
rst_n_i => rs_data_original_s[47].ACLR
rst_n_i => rs_data_original_s[48].ACLR
rst_n_i => rs_data_original_s[49].ACLR
rst_n_i => rs_data_original_s[50].ACLR
rst_n_i => rs_data_original_s[51].ACLR
rst_n_i => rs_data_original_s[52].ACLR
rst_n_i => rs_data_original_s[53].ACLR
rst_n_i => rs_data_original_s[54].ACLR
rst_n_i => rs_data_original_s[55].ACLR
rst_n_i => rs_data_original_s[56].ACLR
rst_n_i => rs_data_original_s[57].ACLR
rst_n_i => rs_data_original_s[58].ACLR
rst_n_i => rs_data_original_s[59].ACLR
rst_n_i => rs_data_original_s[60].ACLR
rst_n_i => rs_data_original_s[61].ACLR
rst_n_i => rs_data_original_s[62].ACLR
rst_n_i => rs_data_original_s[63].ACLR
rst_n_i => rs_data_original_s[64].ACLR
rst_n_i => rs_data_original_s[65].ACLR
rst_n_i => rs_data_original_s[66].ACLR
rst_n_i => rs_data_original_s[67].ACLR
rst_n_i => rs_data_original_s[68].ACLR
rst_n_i => rs_data_original_s[69].ACLR
rst_n_i => rs_data_original_s[70].ACLR
rst_n_i => rs_data_original_s[71].ACLR
rst_n_i => rs_data_original_s[72].ACLR
rst_n_i => rs_data_original_s[73].ACLR
rst_n_i => rs_data_original_s[74].ACLR
rst_n_i => rs_data_original_s[75].ACLR
rst_n_i => rs_data_original_s[76].ACLR
rst_n_i => rs_data_original_s[77].ACLR
rst_n_i => rs_data_original_s[78].ACLR
rst_n_i => rs_data_original_s[79].ACLR
rst_n_i => rs_data_original_s[80].ACLR
rst_n_i => rs_data_original_s[81].ACLR
rst_n_i => rs_data_original_s[82].ACLR
rst_n_i => rs_data_original_s[83].ACLR
rst_n_i => rs_data_original_s[84].ACLR
rst_n_i => rs_data_original_s[85].ACLR
rst_n_i => rs_data_original_s[86].ACLR
rst_n_i => rs_data_original_s[87].ACLR
rst_n_i => rs_data_original_s[88].ACLR
rst_n_i => rs_data_original_s[89].ACLR
rst_n_i => rs_data_original_s[90].ACLR
rst_n_i => rs_data_original_s[91].ACLR
rst_n_i => rs_data_original_s[92].ACLR
rst_n_i => rs_data_original_s[93].ACLR
rst_n_i => rs_data_original_s[94].ACLR
rst_n_i => rs_data_original_s[95].ACLR
rst_n_i => rs_data_original_s[96].ACLR
rst_n_i => rs_data_original_s[97].ACLR
rst_n_i => rs_data_original_s[98].ACLR
rst_n_i => rs_data_original_s[99].ACLR
rst_n_i => rs_data_original_s[100].ACLR
rst_n_i => rs_data_original_s[101].ACLR
rst_n_i => rs_data_original_s[102].ACLR
rst_n_i => rs_data_original_s[103].ACLR
rst_n_i => rs_data_original_s[104].ACLR
rst_n_i => rs_data_original_s[105].ACLR
rst_n_i => rs_data_original_s[106].ACLR
rst_n_i => rs_data_original_s[107].ACLR
rst_n_i => rs_data_original_s[108].ACLR
rst_n_i => rs_data_original_s[109].ACLR
rst_n_i => rs_data_original_s[110].ACLR
rst_n_i => rs_data_original_s[111].ACLR
rst_n_i => rs_data_original_s[112].ACLR
rst_n_i => rs_data_original_s[113].ACLR
rst_n_i => rs_data_original_s[114].ACLR
rst_n_i => rs_data_original_s[115].ACLR
rst_n_i => rs_data_original_s[116].ACLR
rst_n_i => rs_data_original_s[117].ACLR
rst_n_i => rs_data_original_s[118].ACLR
rst_n_i => rs_data_original_s[119].ACLR
rst_n_i => rs_data_original_s[120].ACLR
rst_n_i => rs_data_original_s[121].ACLR
rst_n_i => rs_data_original_s[122].ACLR
rst_n_i => rs_data_original_s[123].ACLR
rst_n_i => rs_data_original_s[124].ACLR
rst_n_i => rs_data_original_s[125].ACLR
rst_n_i => rs_data_original_s[126].ACLR
rst_n_i => rs_data_original_s[127].ACLR
rst_n_i => mem_word_count_s[0].ACLR
rst_n_i => mem_word_count_s[1].ACLR
rst_n_i => mem_word_count_s[2].ACLR
rst_n_i => dec_data_s[0].ACLR
rst_n_i => dec_data_s[1].ACLR
rst_n_i => dec_data_s[2].ACLR
rst_n_i => dec_data_s[3].ACLR
rst_n_i => dec_data_s[4].ACLR
rst_n_i => dec_data_s[5].ACLR
rst_n_i => dec_data_s[6].ACLR
rst_n_i => dec_data_s[7].ACLR
rst_n_i => dec_valid_s.ACLR
rst_n_i => enc_data_s[0].ACLR
rst_n_i => enc_data_s[1].ACLR
rst_n_i => enc_data_s[2].ACLR
rst_n_i => enc_data_s[3].ACLR
rst_n_i => enc_data_s[4].ACLR
rst_n_i => enc_data_s[5].ACLR
rst_n_i => enc_data_s[6].ACLR
rst_n_i => enc_data_s[7].ACLR
rst_n_i => enc_valid_s.ACLR
rst_n_i => byte_count_s[0].ACLR
rst_n_i => byte_count_s[1].ACLR
rst_n_i => byte_count_s[2].ACLR
rst_n_i => byte_count_s[3].ACLR
rst_n_i => byte_count_s[4].ACLR
rst_n_i => ram_address_s[0].ACLR
rst_n_i => ram_address_s[1].ACLR
rst_n_i => ram_address_s[2].ACLR
rst_n_i => ram_address_s[3].ACLR
rst_n_i => ram_address_s[4].ACLR
rst_n_i => ram_address_s[5].ACLR
rst_n_i => ram_address_s[6].ACLR
rst_n_i => ram_address_s[7].ACLR
rst_n_i => ram_rd_en_s.ACLR
rst_n_i => ram_wr_en_s.ACLR
rst_n_i => ram_data_s[0].ACLR
rst_n_i => ram_data_s[1].ACLR
rst_n_i => ram_data_s[2].ACLR
rst_n_i => ram_data_s[3].ACLR
rst_n_i => ram_data_s[4].ACLR
rst_n_i => ram_data_s[5].ACLR
rst_n_i => ram_data_s[6].ACLR
rst_n_i => ram_data_s[7].ACLR
rst_n_i => ram_data_s[8].ACLR
rst_n_i => ram_data_s[9].ACLR
rst_n_i => ram_data_s[10].ACLR
rst_n_i => ram_data_s[11].ACLR
rst_n_i => ram_data_s[12].ACLR
rst_n_i => ram_data_s[13].ACLR
rst_n_i => ram_data_s[14].ACLR
rst_n_i => ram_data_s[15].ACLR
rst_n_i => ram_data_s[16].ACLR
rst_n_i => ram_data_s[17].ACLR
rst_n_i => ram_data_s[18].ACLR
rst_n_i => ram_data_s[19].ACLR
rst_n_i => ram_data_s[20].ACLR
rst_n_i => ram_data_s[21].ACLR
rst_n_i => ram_data_s[22].ACLR
rst_n_i => ram_data_s[23].ACLR
rst_n_i => ram_data_s[24].ACLR
rst_n_i => ram_data_s[25].ACLR
rst_n_i => ram_data_s[26].ACLR
rst_n_i => ram_data_s[27].ACLR
rst_n_i => ram_data_s[28].ACLR
rst_n_i => ram_data_s[29].ACLR
rst_n_i => ram_data_s[30].ACLR
rst_n_i => ram_data_s[31].ACLR
rst_n_i => enc_finish_delay_s.ACLR
rst_n_i => dec_finish_delay_s.ACLR
rst_n_i => enc_finish_s.ACLR
rst_n_i => rs_enc_result_s[0].ACLR
rst_n_i => rs_enc_result_s[1].ACLR
rst_n_i => rs_enc_result_s[2].ACLR
rst_n_i => rs_enc_result_s[3].ACLR
rst_n_i => rs_enc_result_s[4].ACLR
rst_n_i => rs_enc_result_s[5].ACLR
rst_n_i => rs_enc_result_s[6].ACLR
rst_n_i => rs_enc_result_s[7].ACLR
rst_n_i => rs_enc_result_s[8].ACLR
rst_n_i => rs_enc_result_s[9].ACLR
rst_n_i => rs_enc_result_s[10].ACLR
rst_n_i => rs_enc_result_s[11].ACLR
rst_n_i => rs_enc_result_s[12].ACLR
rst_n_i => rs_enc_result_s[13].ACLR
rst_n_i => rs_enc_result_s[14].ACLR
rst_n_i => rs_enc_result_s[15].ACLR
rst_n_i => rs_enc_result_s[16].ACLR
rst_n_i => rs_enc_result_s[17].ACLR
rst_n_i => rs_enc_result_s[18].ACLR
rst_n_i => rs_enc_result_s[19].ACLR
rst_n_i => rs_enc_result_s[20].ACLR
rst_n_i => rs_enc_result_s[21].ACLR
rst_n_i => rs_enc_result_s[22].ACLR
rst_n_i => rs_enc_result_s[23].ACLR
rst_n_i => rs_enc_result_s[24].ACLR
rst_n_i => rs_enc_result_s[25].ACLR
rst_n_i => rs_enc_result_s[26].ACLR
rst_n_i => rs_enc_result_s[27].ACLR
rst_n_i => rs_enc_result_s[28].ACLR
rst_n_i => rs_enc_result_s[29].ACLR
rst_n_i => rs_enc_result_s[30].ACLR
rst_n_i => rs_enc_result_s[31].ACLR
rst_n_i => rs_enc_result_s[32].ACLR
rst_n_i => rs_enc_result_s[33].ACLR
rst_n_i => rs_enc_result_s[34].ACLR
rst_n_i => rs_enc_result_s[35].ACLR
rst_n_i => rs_enc_result_s[36].ACLR
rst_n_i => rs_enc_result_s[37].ACLR
rst_n_i => rs_enc_result_s[38].ACLR
rst_n_i => rs_enc_result_s[39].ACLR
rst_n_i => rs_enc_result_s[40].ACLR
rst_n_i => rs_enc_result_s[41].ACLR
rst_n_i => rs_enc_result_s[42].ACLR
rst_n_i => rs_enc_result_s[43].ACLR
rst_n_i => rs_enc_result_s[44].ACLR
rst_n_i => rs_enc_result_s[45].ACLR
rst_n_i => rs_enc_result_s[46].ACLR
rst_n_i => rs_enc_result_s[47].ACLR
rst_n_i => rs_enc_result_s[48].ACLR
rst_n_i => rs_enc_result_s[49].ACLR
rst_n_i => rs_enc_result_s[50].ACLR
rst_n_i => rs_enc_result_s[51].ACLR
rst_n_i => rs_enc_result_s[52].ACLR
rst_n_i => rs_enc_result_s[53].ACLR
rst_n_i => rs_enc_result_s[54].ACLR
rst_n_i => rs_enc_result_s[55].ACLR
rst_n_i => rs_enc_result_s[56].ACLR
rst_n_i => rs_enc_result_s[57].ACLR
rst_n_i => rs_enc_result_s[58].ACLR
rst_n_i => rs_enc_result_s[59].ACLR
rst_n_i => rs_enc_result_s[60].ACLR
rst_n_i => rs_enc_result_s[61].ACLR
rst_n_i => rs_enc_result_s[62].ACLR
rst_n_i => rs_enc_result_s[63].ACLR
rst_n_i => rs_enc_result_s[64].ACLR
rst_n_i => rs_enc_result_s[65].ACLR
rst_n_i => rs_enc_result_s[66].ACLR
rst_n_i => rs_enc_result_s[67].ACLR
rst_n_i => rs_enc_result_s[68].ACLR
rst_n_i => rs_enc_result_s[69].ACLR
rst_n_i => rs_enc_result_s[70].ACLR
rst_n_i => rs_enc_result_s[71].ACLR
rst_n_i => rs_enc_result_s[72].ACLR
rst_n_i => rs_enc_result_s[73].ACLR
rst_n_i => rs_enc_result_s[74].ACLR
rst_n_i => rs_enc_result_s[75].ACLR
rst_n_i => rs_enc_result_s[76].ACLR
rst_n_i => rs_enc_result_s[77].ACLR
rst_n_i => rs_enc_result_s[78].ACLR
rst_n_i => rs_enc_result_s[79].ACLR
rst_n_i => rs_enc_result_s[80].ACLR
rst_n_i => rs_enc_result_s[81].ACLR
rst_n_i => rs_enc_result_s[82].ACLR
rst_n_i => rs_enc_result_s[83].ACLR
rst_n_i => rs_enc_result_s[84].ACLR
rst_n_i => rs_enc_result_s[85].ACLR
rst_n_i => rs_enc_result_s[86].ACLR
rst_n_i => rs_enc_result_s[87].ACLR
rst_n_i => rs_enc_result_s[88].ACLR
rst_n_i => rs_enc_result_s[89].ACLR
rst_n_i => rs_enc_result_s[90].ACLR
rst_n_i => rs_enc_result_s[91].ACLR
rst_n_i => rs_enc_result_s[92].ACLR
rst_n_i => rs_enc_result_s[93].ACLR
rst_n_i => rs_enc_result_s[94].ACLR
rst_n_i => rs_enc_result_s[95].ACLR
rst_n_i => rs_enc_result_s[96].ACLR
rst_n_i => rs_enc_result_s[97].ACLR
rst_n_i => rs_enc_result_s[98].ACLR
rst_n_i => rs_enc_result_s[99].ACLR
rst_n_i => rs_enc_result_s[100].ACLR
rst_n_i => rs_enc_result_s[101].ACLR
rst_n_i => rs_enc_result_s[102].ACLR
rst_n_i => rs_enc_result_s[103].ACLR
rst_n_i => rs_enc_result_s[104].ACLR
rst_n_i => rs_enc_result_s[105].ACLR
rst_n_i => rs_enc_result_s[106].ACLR
rst_n_i => rs_enc_result_s[107].ACLR
rst_n_i => rs_enc_result_s[108].ACLR
rst_n_i => rs_enc_result_s[109].ACLR
rst_n_i => rs_enc_result_s[110].ACLR
rst_n_i => rs_enc_result_s[111].ACLR
rst_n_i => rs_enc_result_s[112].ACLR
rst_n_i => rs_enc_result_s[113].ACLR
rst_n_i => rs_enc_result_s[114].ACLR
rst_n_i => rs_enc_result_s[115].ACLR
rst_n_i => rs_enc_result_s[116].ACLR
rst_n_i => rs_enc_result_s[117].ACLR
rst_n_i => rs_enc_result_s[118].ACLR
rst_n_i => rs_enc_result_s[119].ACLR
rst_n_i => rs_enc_result_s[120].ACLR
rst_n_i => rs_enc_result_s[121].ACLR
rst_n_i => rs_enc_result_s[122].ACLR
rst_n_i => rs_enc_result_s[123].ACLR
rst_n_i => rs_enc_result_s[124].ACLR
rst_n_i => rs_enc_result_s[125].ACLR
rst_n_i => rs_enc_result_s[126].ACLR
rst_n_i => rs_enc_result_s[127].ACLR
rst_n_i => enc_byte_count_s[0].ACLR
rst_n_i => enc_byte_count_s[1].ACLR
rst_n_i => enc_byte_count_s[2].ACLR
rst_n_i => enc_byte_count_s[3].ACLR
rst_n_i => enc_byte_count_s[4].ACLR
rst_n_i => dec_finish_s.ACLR
rst_n_i => rs_dec_result_s[0].ACLR
rst_n_i => rs_dec_result_s[1].ACLR
rst_n_i => rs_dec_result_s[2].ACLR
rst_n_i => rs_dec_result_s[3].ACLR
rst_n_i => rs_dec_result_s[4].ACLR
rst_n_i => rs_dec_result_s[5].ACLR
rst_n_i => rs_dec_result_s[6].ACLR
rst_n_i => rs_dec_result_s[7].ACLR
rst_n_i => rs_dec_result_s[8].ACLR
rst_n_i => rs_dec_result_s[9].ACLR
rst_n_i => rs_dec_result_s[10].ACLR
rst_n_i => rs_dec_result_s[11].ACLR
rst_n_i => rs_dec_result_s[12].ACLR
rst_n_i => rs_dec_result_s[13].ACLR
rst_n_i => rs_dec_result_s[14].ACLR
rst_n_i => rs_dec_result_s[15].ACLR
rst_n_i => rs_dec_result_s[16].ACLR
rst_n_i => rs_dec_result_s[17].ACLR
rst_n_i => rs_dec_result_s[18].ACLR
rst_n_i => rs_dec_result_s[19].ACLR
rst_n_i => rs_dec_result_s[20].ACLR
rst_n_i => rs_dec_result_s[21].ACLR
rst_n_i => rs_dec_result_s[22].ACLR
rst_n_i => rs_dec_result_s[23].ACLR
rst_n_i => rs_dec_result_s[24].ACLR
rst_n_i => rs_dec_result_s[25].ACLR
rst_n_i => rs_dec_result_s[26].ACLR
rst_n_i => rs_dec_result_s[27].ACLR
rst_n_i => rs_dec_result_s[28].ACLR
rst_n_i => rs_dec_result_s[29].ACLR
rst_n_i => rs_dec_result_s[30].ACLR
rst_n_i => rs_dec_result_s[31].ACLR
rst_n_i => rs_dec_result_s[32].ACLR
rst_n_i => rs_dec_result_s[33].ACLR
rst_n_i => rs_dec_result_s[34].ACLR
rst_n_i => rs_dec_result_s[35].ACLR
rst_n_i => rs_dec_result_s[36].ACLR
rst_n_i => rs_dec_result_s[37].ACLR
rst_n_i => rs_dec_result_s[38].ACLR
rst_n_i => rs_dec_result_s[39].ACLR
rst_n_i => rs_dec_result_s[40].ACLR
rst_n_i => rs_dec_result_s[41].ACLR
rst_n_i => rs_dec_result_s[42].ACLR
rst_n_i => rs_dec_result_s[43].ACLR
rst_n_i => rs_dec_result_s[44].ACLR
rst_n_i => rs_dec_result_s[45].ACLR
rst_n_i => rs_dec_result_s[46].ACLR
rst_n_i => rs_dec_result_s[47].ACLR
rst_n_i => rs_dec_result_s[48].ACLR
rst_n_i => rs_dec_result_s[49].ACLR
rst_n_i => rs_dec_result_s[50].ACLR
rst_n_i => rs_dec_result_s[51].ACLR
rst_n_i => rs_dec_result_s[52].ACLR
rst_n_i => rs_dec_result_s[53].ACLR
rst_n_i => rs_dec_result_s[54].ACLR
rst_n_i => rs_dec_result_s[55].ACLR
rst_n_i => rs_dec_result_s[56].ACLR
rst_n_i => rs_dec_result_s[57].ACLR
rst_n_i => rs_dec_result_s[58].ACLR
rst_n_i => rs_dec_result_s[59].ACLR
rst_n_i => rs_dec_result_s[60].ACLR
rst_n_i => rs_dec_result_s[61].ACLR
rst_n_i => rs_dec_result_s[62].ACLR
rst_n_i => rs_dec_result_s[63].ACLR
rst_n_i => rs_dec_result_s[64].ACLR
rst_n_i => rs_dec_result_s[65].ACLR
rst_n_i => rs_dec_result_s[66].ACLR
rst_n_i => rs_dec_result_s[67].ACLR
rst_n_i => rs_dec_result_s[68].ACLR
rst_n_i => rs_dec_result_s[69].ACLR
rst_n_i => rs_dec_result_s[70].ACLR
rst_n_i => rs_dec_result_s[71].ACLR
rst_n_i => rs_dec_result_s[72].ACLR
rst_n_i => rs_dec_result_s[73].ACLR
rst_n_i => rs_dec_result_s[74].ACLR
rst_n_i => rs_dec_result_s[75].ACLR
rst_n_i => rs_dec_result_s[76].ACLR
rst_n_i => rs_dec_result_s[77].ACLR
rst_n_i => rs_dec_result_s[78].ACLR
rst_n_i => rs_dec_result_s[79].ACLR
rst_n_i => rs_dec_result_s[80].ACLR
rst_n_i => rs_dec_result_s[81].ACLR
rst_n_i => rs_dec_result_s[82].ACLR
rst_n_i => rs_dec_result_s[83].ACLR
rst_n_i => rs_dec_result_s[84].ACLR
rst_n_i => rs_dec_result_s[85].ACLR
rst_n_i => rs_dec_result_s[86].ACLR
rst_n_i => rs_dec_result_s[87].ACLR
rst_n_i => rs_dec_result_s[88].ACLR
rst_n_i => rs_dec_result_s[89].ACLR
rst_n_i => rs_dec_result_s[90].ACLR
rst_n_i => rs_dec_result_s[91].ACLR
rst_n_i => rs_dec_result_s[92].ACLR
rst_n_i => rs_dec_result_s[93].ACLR
rst_n_i => rs_dec_result_s[94].ACLR
rst_n_i => rs_dec_result_s[95].ACLR
rst_n_i => rs_dec_result_s[96].ACLR
rst_n_i => rs_dec_result_s[97].ACLR
rst_n_i => rs_dec_result_s[98].ACLR
rst_n_i => rs_dec_result_s[99].ACLR
rst_n_i => rs_dec_result_s[100].ACLR
rst_n_i => rs_dec_result_s[101].ACLR
rst_n_i => rs_dec_result_s[102].ACLR
rst_n_i => rs_dec_result_s[103].ACLR
rst_n_i => rs_dec_result_s[104].ACLR
rst_n_i => rs_dec_result_s[105].ACLR
rst_n_i => rs_dec_result_s[106].ACLR
rst_n_i => rs_dec_result_s[107].ACLR
rst_n_i => rs_dec_result_s[108].ACLR
rst_n_i => rs_dec_result_s[109].ACLR
rst_n_i => rs_dec_result_s[110].ACLR
rst_n_i => rs_dec_result_s[111].ACLR
rst_n_i => rs_dec_result_s[112].ACLR
rst_n_i => rs_dec_result_s[113].ACLR
rst_n_i => rs_dec_result_s[114].ACLR
rst_n_i => rs_dec_result_s[115].ACLR
rst_n_i => rs_dec_result_s[116].ACLR
rst_n_i => rs_dec_result_s[117].ACLR
rst_n_i => rs_dec_result_s[118].ACLR
rst_n_i => rs_dec_result_s[119].ACLR
rst_n_i => rs_dec_result_s[120].ACLR
rst_n_i => rs_dec_result_s[121].ACLR
rst_n_i => rs_dec_result_s[122].ACLR
rst_n_i => rs_dec_result_s[123].ACLR
rst_n_i => rs_dec_result_s[124].ACLR
rst_n_i => rs_dec_result_s[125].ACLR
rst_n_i => rs_dec_result_s[126].ACLR
rst_n_i => rs_dec_result_s[127].ACLR
rst_n_i => dec_byte_count_s[0].ACLR
rst_n_i => dec_byte_count_s[1].ACLR
rst_n_i => dec_byte_count_s[2].ACLR
rst_n_i => dec_byte_count_s[3].ACLR
rst_n_i => dec_byte_count_s[4].ACLR
rst_n_i => crt_state_s~3.DATAIN
ram_data_o[0] <= ram_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[1] <= ram_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[2] <= ram_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[3] <= ram_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[4] <= ram_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[5] <= ram_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[6] <= ram_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[7] <= ram_data_s[7].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[8] <= ram_data_s[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[9] <= ram_data_s[9].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[10] <= ram_data_s[10].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[11] <= ram_data_s[11].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[12] <= ram_data_s[12].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[13] <= ram_data_s[13].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[14] <= ram_data_s[14].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[15] <= ram_data_s[15].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[16] <= ram_data_s[16].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[17] <= ram_data_s[17].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[18] <= ram_data_s[18].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[19] <= ram_data_s[19].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[20] <= ram_data_s[20].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[21] <= ram_data_s[21].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[22] <= ram_data_s[22].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[23] <= ram_data_s[23].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[24] <= ram_data_s[24].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[25] <= ram_data_s[25].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[26] <= ram_data_s[26].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[27] <= ram_data_s[27].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[28] <= ram_data_s[28].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[29] <= ram_data_s[29].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[30] <= ram_data_s[30].DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[31] <= ram_data_s[31].DB_MAX_OUTPUT_PORT_TYPE
ram_data_i[0] => Mux31.IN0
ram_data_i[0] => Mux63.IN0
ram_data_i[0] => Mux95.IN0
ram_data_i[0] => rs_data_original_s.DATAA
ram_data_i[1] => Mux30.IN0
ram_data_i[1] => Mux62.IN0
ram_data_i[1] => Mux94.IN0
ram_data_i[1] => rs_data_original_s.DATAA
ram_data_i[2] => Mux29.IN0
ram_data_i[2] => Mux61.IN0
ram_data_i[2] => Mux93.IN0
ram_data_i[2] => rs_data_original_s.DATAA
ram_data_i[3] => Mux28.IN0
ram_data_i[3] => Mux60.IN0
ram_data_i[3] => Mux92.IN0
ram_data_i[3] => rs_data_original_s.DATAA
ram_data_i[4] => Mux27.IN0
ram_data_i[4] => Mux59.IN0
ram_data_i[4] => Mux91.IN0
ram_data_i[4] => rs_data_original_s.DATAA
ram_data_i[5] => Mux26.IN0
ram_data_i[5] => Mux58.IN0
ram_data_i[5] => Mux90.IN0
ram_data_i[5] => rs_data_original_s.DATAA
ram_data_i[6] => Mux25.IN0
ram_data_i[6] => Mux57.IN0
ram_data_i[6] => Mux89.IN0
ram_data_i[6] => rs_data_original_s.DATAA
ram_data_i[7] => Mux24.IN0
ram_data_i[7] => Mux56.IN0
ram_data_i[7] => Mux88.IN0
ram_data_i[7] => rs_data_original_s.DATAA
ram_data_i[8] => Mux23.IN0
ram_data_i[8] => Mux55.IN0
ram_data_i[8] => Mux87.IN0
ram_data_i[8] => rs_data_original_s.DATAA
ram_data_i[9] => Mux22.IN0
ram_data_i[9] => Mux54.IN0
ram_data_i[9] => Mux86.IN0
ram_data_i[9] => rs_data_original_s.DATAA
ram_data_i[10] => Mux21.IN0
ram_data_i[10] => Mux53.IN0
ram_data_i[10] => Mux85.IN0
ram_data_i[10] => rs_data_original_s.DATAA
ram_data_i[11] => Mux20.IN0
ram_data_i[11] => Mux52.IN0
ram_data_i[11] => Mux84.IN0
ram_data_i[11] => rs_data_original_s.DATAA
ram_data_i[12] => Mux19.IN0
ram_data_i[12] => Mux51.IN0
ram_data_i[12] => Mux83.IN0
ram_data_i[12] => rs_data_original_s.DATAA
ram_data_i[13] => Mux18.IN0
ram_data_i[13] => Mux50.IN0
ram_data_i[13] => Mux82.IN0
ram_data_i[13] => rs_data_original_s.DATAA
ram_data_i[14] => Mux17.IN0
ram_data_i[14] => Mux49.IN0
ram_data_i[14] => Mux81.IN0
ram_data_i[14] => rs_data_original_s.DATAA
ram_data_i[15] => Mux16.IN0
ram_data_i[15] => Mux48.IN0
ram_data_i[15] => Mux80.IN0
ram_data_i[15] => rs_data_original_s.DATAA
ram_data_i[16] => Mux15.IN0
ram_data_i[16] => Mux47.IN0
ram_data_i[16] => Mux79.IN0
ram_data_i[16] => rs_data_original_s.DATAA
ram_data_i[17] => Mux14.IN0
ram_data_i[17] => Mux46.IN0
ram_data_i[17] => Mux78.IN0
ram_data_i[17] => rs_data_original_s.DATAA
ram_data_i[18] => Mux13.IN0
ram_data_i[18] => Mux45.IN0
ram_data_i[18] => Mux77.IN0
ram_data_i[18] => rs_data_original_s.DATAA
ram_data_i[19] => Mux12.IN0
ram_data_i[19] => Mux44.IN0
ram_data_i[19] => Mux76.IN0
ram_data_i[19] => rs_data_original_s.DATAA
ram_data_i[20] => Mux11.IN0
ram_data_i[20] => Mux43.IN0
ram_data_i[20] => Mux75.IN0
ram_data_i[20] => rs_data_original_s.DATAA
ram_data_i[21] => Mux10.IN0
ram_data_i[21] => Mux42.IN0
ram_data_i[21] => Mux74.IN0
ram_data_i[21] => rs_data_original_s.DATAA
ram_data_i[22] => Mux9.IN0
ram_data_i[22] => Mux41.IN0
ram_data_i[22] => Mux73.IN0
ram_data_i[22] => rs_data_original_s.DATAA
ram_data_i[23] => Mux8.IN0
ram_data_i[23] => Mux40.IN0
ram_data_i[23] => Mux72.IN0
ram_data_i[23] => rs_data_original_s.DATAA
ram_data_i[24] => Mux7.IN0
ram_data_i[24] => Mux39.IN0
ram_data_i[24] => Mux71.IN0
ram_data_i[24] => rs_data_original_s.DATAA
ram_data_i[25] => Mux6.IN0
ram_data_i[25] => Mux38.IN0
ram_data_i[25] => Mux70.IN0
ram_data_i[25] => rs_data_original_s.DATAA
ram_data_i[26] => Mux5.IN0
ram_data_i[26] => Mux37.IN0
ram_data_i[26] => Mux69.IN0
ram_data_i[26] => rs_data_original_s.DATAA
ram_data_i[27] => Mux4.IN0
ram_data_i[27] => Mux36.IN0
ram_data_i[27] => Mux68.IN0
ram_data_i[27] => rs_data_original_s.DATAA
ram_data_i[28] => Mux3.IN0
ram_data_i[28] => Mux35.IN0
ram_data_i[28] => Mux67.IN0
ram_data_i[28] => rs_data_original_s.DATAA
ram_data_i[29] => Mux2.IN0
ram_data_i[29] => Mux34.IN0
ram_data_i[29] => Mux66.IN0
ram_data_i[29] => rs_data_original_s.DATAA
ram_data_i[30] => Mux1.IN0
ram_data_i[30] => Mux33.IN0
ram_data_i[30] => Mux65.IN0
ram_data_i[30] => rs_data_original_s.DATAA
ram_data_i[31] => Mux0.IN0
ram_data_i[31] => Mux32.IN0
ram_data_i[31] => Mux64.IN0
ram_data_i[31] => rs_data_original_s.DATAA
ram_wr_en_o <= ram_wr_en_s.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_en_o <= ram_rd_en_s.DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[0] <= ram_address_s[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[1] <= ram_address_s[1].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[2] <= ram_address_s[2].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[3] <= ram_address_s[3].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[4] <= ram_address_s[4].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[5] <= ram_address_s[5].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[6] <= ram_address_s[6].DB_MAX_OUTPUT_PORT_TYPE
ram_address_o[7] <= ram_address_s[7].DB_MAX_OUTPUT_PORT_TYPE
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_data_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_address_s.OUTPUTSELECT
start_encode_i => ram_wr_en_s.OUTPUTSELECT
start_encode_i => ram_rd_en_s.OUTPUTSELECT
start_encode_i => crt_state_s.OUTPUTSELECT
start_encode_i => crt_state_s.OUTPUTSELECT
start_encode_i => crt_state_s.DATAA
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_data_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_address_s.OUTPUTSELECT
start_decode_i => ram_wr_en_s.OUTPUTSELECT
start_decode_i => ram_rd_en_s.OUTPUTSELECT
start_decode_i => crt_state_s.OUTPUTSELECT
start_decode_i => crt_state_s.OUTPUTSELECT
start_decode_i => crt_state_s.OUTPUTSELECT
start_decode_i => Selector46.IN3
encode_done_o <= enc_finish_delay_s.DB_MAX_OUTPUT_PORT_TYPE
decode_done_o <= dec_finish_delay_s.DB_MAX_OUTPUT_PORT_TYPE
dec_cerr_o <= rs_16_14_decoder:i_rs_decoder.cerr_o
dec_ncerr_o <= rs_16_14_decoder:i_rs_decoder.ncerr_o
hps_mem_stb_i => PROC_MAIN_RS_CONTROL_P.IN0
hps_mem_stb_i => PROC_MAIN_RS_CONTROL_P.IN0
hps_mem_write_i => PROC_MAIN_RS_CONTROL_P.IN1
hps_mem_write_i => PROC_MAIN_RS_CONTROL_P.IN1
hps_mem_wdata_i[0] => ram_data_s.DATAB
hps_mem_wdata_i[1] => ram_data_s.DATAB
hps_mem_wdata_i[2] => ram_data_s.DATAB
hps_mem_wdata_i[3] => ram_data_s.DATAB
hps_mem_wdata_i[4] => ram_data_s.DATAB
hps_mem_wdata_i[5] => ram_data_s.DATAB
hps_mem_wdata_i[6] => ram_data_s.DATAB
hps_mem_wdata_i[7] => ram_data_s.DATAB
hps_mem_wdata_i[8] => ram_data_s.DATAB
hps_mem_wdata_i[9] => ram_data_s.DATAB
hps_mem_wdata_i[10] => ram_data_s.DATAB
hps_mem_wdata_i[11] => ram_data_s.DATAB
hps_mem_wdata_i[12] => ram_data_s.DATAB
hps_mem_wdata_i[13] => ram_data_s.DATAB
hps_mem_wdata_i[14] => ram_data_s.DATAB
hps_mem_wdata_i[15] => ram_data_s.DATAB
hps_mem_wdata_i[16] => ram_data_s.DATAB
hps_mem_wdata_i[17] => ram_data_s.DATAB
hps_mem_wdata_i[18] => ram_data_s.DATAB
hps_mem_wdata_i[19] => ram_data_s.DATAB
hps_mem_wdata_i[20] => ram_data_s.DATAB
hps_mem_wdata_i[21] => ram_data_s.DATAB
hps_mem_wdata_i[22] => ram_data_s.DATAB
hps_mem_wdata_i[23] => ram_data_s.DATAB
hps_mem_wdata_i[24] => ram_data_s.DATAB
hps_mem_wdata_i[25] => ram_data_s.DATAB
hps_mem_wdata_i[26] => ram_data_s.DATAB
hps_mem_wdata_i[27] => ram_data_s.DATAB
hps_mem_wdata_i[28] => ram_data_s.DATAB
hps_mem_wdata_i[29] => ram_data_s.DATAB
hps_mem_wdata_i[30] => ram_data_s.DATAB
hps_mem_wdata_i[31] => ram_data_s.DATAB
hps_mem_addr_i[0] => ram_address_s.DATAB
hps_mem_addr_i[0] => ram_address_s.DATAB
hps_mem_addr_i[1] => ram_address_s.DATAB
hps_mem_addr_i[1] => ram_address_s.DATAB
hps_mem_addr_i[2] => ram_address_s.DATAB
hps_mem_addr_i[2] => ram_address_s.DATAB
hps_mem_addr_i[3] => ram_address_s.DATAB
hps_mem_addr_i[3] => ram_address_s.DATAB
hps_mem_addr_i[4] => ram_address_s.DATAB
hps_mem_addr_i[4] => ram_address_s.DATAB
hps_mem_addr_i[5] => ram_address_s.DATAB
hps_mem_addr_i[5] => ram_address_s.DATAB
hps_mem_addr_i[6] => ram_address_s.DATAB
hps_mem_addr_i[6] => ram_address_s.DATAB
hps_mem_addr_i[7] => ram_address_s.DATAB
hps_mem_addr_i[7] => ram_address_s.DATAB
hps_mem_rdata_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[1] <= hps_mem_rdata_o[1].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[2] <= hps_mem_rdata_o[2].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[3] <= hps_mem_rdata_o[3].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[4] <= hps_mem_rdata_o[4].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[5] <= hps_mem_rdata_o[5].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[6] <= hps_mem_rdata_o[6].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[7] <= hps_mem_rdata_o[7].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[8] <= hps_mem_rdata_o[8].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[9] <= hps_mem_rdata_o[9].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[10] <= hps_mem_rdata_o[10].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[11] <= hps_mem_rdata_o[11].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[12] <= hps_mem_rdata_o[12].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[13] <= hps_mem_rdata_o[13].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[14] <= hps_mem_rdata_o[14].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[15] <= hps_mem_rdata_o[15].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[16] <= hps_mem_rdata_o[16].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[17] <= hps_mem_rdata_o[17].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[18] <= hps_mem_rdata_o[18].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[19] <= hps_mem_rdata_o[19].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[20] <= hps_mem_rdata_o[20].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[21] <= hps_mem_rdata_o[21].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[22] <= hps_mem_rdata_o[22].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[23] <= hps_mem_rdata_o[23].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[24] <= hps_mem_rdata_o[24].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[25] <= hps_mem_rdata_o[25].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[26] <= hps_mem_rdata_o[26].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[27] <= hps_mem_rdata_o[27].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[28] <= hps_mem_rdata_o[28].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[29] <= hps_mem_rdata_o[29].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[30] <= hps_mem_rdata_o[30].DB_MAX_OUTPUT_PORT_TYPE
hps_mem_rdata_o[31] <= hps_mem_rdata_o[31].DB_MAX_OUTPUT_PORT_TYPE
hps_rs_exec_i => ~NO_FANOUT~
hps_rs_en_decn_i => ~NO_FANOUT~
hps_rs_addr_i[0] => ram_address_s.DATAB
hps_rs_addr_i[0] => ram_address_s.DATAB
hps_rs_addr_i[0] => Selector39.IN8
hps_rs_addr_i[1] => ram_address_s.DATAB
hps_rs_addr_i[1] => ram_address_s.DATAB
hps_rs_addr_i[1] => Selector38.IN8
hps_rs_addr_i[2] => ram_address_s.DATAB
hps_rs_addr_i[2] => ram_address_s.DATAB
hps_rs_addr_i[2] => Selector37.IN8
hps_rs_addr_i[3] => ram_address_s.DATAB
hps_rs_addr_i[3] => ram_address_s.DATAB
hps_rs_addr_i[3] => Selector36.IN8
hps_rs_addr_i[4] => ram_address_s.DATAB
hps_rs_addr_i[4] => ram_address_s.DATAB
hps_rs_addr_i[4] => Selector35.IN8
hps_rs_addr_i[5] => ram_address_s.DATAB
hps_rs_addr_i[5] => ram_address_s.DATAB
hps_rs_addr_i[5] => Selector34.IN8
hps_rs_addr_i[6] => ram_address_s.DATAB
hps_rs_addr_i[6] => ram_address_s.DATAB
hps_rs_addr_i[6] => Selector33.IN8
hps_rs_addr_i[7] => ram_address_s.DATAB
hps_rs_addr_i[7] => ram_address_s.DATAB
hps_rs_addr_i[7] => Selector32.IN8
debug_o[0] <= debug_o.DB_MAX_OUTPUT_PORT_TYPE
debug_o[1] <= debug_o.DB_MAX_OUTPUT_PORT_TYPE
debug_o[2] <= debug_o[2].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_encoder_16_14:i_rs_encoder
clk => ready_int.CLK
clk => valid_int.CLK
clk => rs_registers[1][0].CLK
clk => rs_registers[1][1].CLK
clk => rs_registers[1][2].CLK
clk => rs_registers[1][3].CLK
clk => rs_registers[1][4].CLK
clk => rs_registers[1][5].CLK
clk => rs_registers[1][6].CLK
clk => rs_registers[1][7].CLK
clk => rs_registers[0][0].CLK
clk => rs_registers[0][1].CLK
clk => rs_registers[0][2].CLK
clk => rs_registers[0][3].CLK
clk => rs_registers[0][4].CLK
clk => rs_registers[0][5].CLK
clk => rs_registers[0][6].CLK
clk => rs_registers[0][7].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => crt_rs_offset[0].CLK
clk => crt_rs_offset[1].CLK
clk => crt_rs_offset[2].CLK
clk => crt_rs_offset[3].CLK
rst_n => ready_int.ACLR
rst_n => valid_int.ACLR
rst_n => rs_registers[1][0].ACLR
rst_n => rs_registers[1][1].ACLR
rst_n => rs_registers[1][2].ACLR
rst_n => rs_registers[1][3].ACLR
rst_n => rs_registers[1][4].ACLR
rst_n => rs_registers[1][5].ACLR
rst_n => rs_registers[1][6].ACLR
rst_n => rs_registers[1][7].ACLR
rst_n => rs_registers[0][0].ACLR
rst_n => rs_registers[0][1].ACLR
rst_n => rs_registers[0][2].ACLR
rst_n => rs_registers[0][3].ACLR
rst_n => rs_registers[0][4].ACLR
rst_n => rs_registers[0][5].ACLR
rst_n => rs_registers[0][6].ACLR
rst_n => rs_registers[0][7].ACLR
rst_n => data_int[0].ACLR
rst_n => data_int[1].ACLR
rst_n => data_int[2].ACLR
rst_n => data_int[3].ACLR
rst_n => data_int[4].ACLR
rst_n => data_int[5].ACLR
rst_n => data_int[6].ACLR
rst_n => data_int[7].ACLR
rst_n => crt_rs_offset[0].ACLR
rst_n => crt_rs_offset[1].ACLR
rst_n => crt_rs_offset[2].ACLR
rst_n => crt_rs_offset[3].ACLR
data_i[0] => rs_registers.IN1
data_i[0] => data_int.DATAB
data_i[1] => rs_registers.IN1
data_i[1] => data_int.DATAB
data_i[2] => rs_registers.IN1
data_i[2] => data_int.DATAB
data_i[3] => rs_registers.IN1
data_i[3] => data_int.DATAB
data_i[4] => rs_registers.IN1
data_i[4] => data_int.DATAB
data_i[5] => rs_registers.IN1
data_i[5] => data_int.DATAB
data_i[6] => rs_registers.IN1
data_i[6] => data_int.DATAB
data_i[7] => rs_registers.IN1
data_i[7] => data_int.DATAB
valid_i => RS_16_14_ENCODER_PROC.IN1
ready_o <= ready_int.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_int[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_int[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_int[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_int[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_int[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_int[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_int[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_int[7].DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_int.DB_MAX_OUTPUT_PORT_TYPE
debug_o[0] <= <GND>
debug_o[1] <= <GND>
debug_o[2] <= <GND>
debug_o[3] <= <GND>


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_16_14_decoder:i_rs_decoder
clk => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.clk
clk => crt_err_value[0].CLK
clk => crt_err_value[1].CLK
clk => crt_err_value[2].CLK
clk => crt_err_value[3].CLK
clk => crt_err_value[4].CLK
clk => crt_err_value[5].CLK
clk => crt_err_value[6].CLK
clk => crt_err_value[7].CLK
clk => valid_int.CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => crt_rs_offset[0].CLK
clk => crt_rs_offset[1].CLK
clk => crt_rs_offset[2].CLK
clk => crt_rs_offset[3].CLK
clk => crt_rs[13][0].CLK
clk => crt_rs[13][1].CLK
clk => crt_rs[13][2].CLK
clk => crt_rs[13][3].CLK
clk => crt_rs[13][4].CLK
clk => crt_rs[13][5].CLK
clk => crt_rs[13][6].CLK
clk => crt_rs[13][7].CLK
clk => crt_rs[12][0].CLK
clk => crt_rs[12][1].CLK
clk => crt_rs[12][2].CLK
clk => crt_rs[12][3].CLK
clk => crt_rs[12][4].CLK
clk => crt_rs[12][5].CLK
clk => crt_rs[12][6].CLK
clk => crt_rs[12][7].CLK
clk => crt_rs[11][0].CLK
clk => crt_rs[11][1].CLK
clk => crt_rs[11][2].CLK
clk => crt_rs[11][3].CLK
clk => crt_rs[11][4].CLK
clk => crt_rs[11][5].CLK
clk => crt_rs[11][6].CLK
clk => crt_rs[11][7].CLK
clk => crt_rs[10][0].CLK
clk => crt_rs[10][1].CLK
clk => crt_rs[10][2].CLK
clk => crt_rs[10][3].CLK
clk => crt_rs[10][4].CLK
clk => crt_rs[10][5].CLK
clk => crt_rs[10][6].CLK
clk => crt_rs[10][7].CLK
clk => crt_rs[9][0].CLK
clk => crt_rs[9][1].CLK
clk => crt_rs[9][2].CLK
clk => crt_rs[9][3].CLK
clk => crt_rs[9][4].CLK
clk => crt_rs[9][5].CLK
clk => crt_rs[9][6].CLK
clk => crt_rs[9][7].CLK
clk => crt_rs[8][0].CLK
clk => crt_rs[8][1].CLK
clk => crt_rs[8][2].CLK
clk => crt_rs[8][3].CLK
clk => crt_rs[8][4].CLK
clk => crt_rs[8][5].CLK
clk => crt_rs[8][6].CLK
clk => crt_rs[8][7].CLK
clk => crt_rs[7][0].CLK
clk => crt_rs[7][1].CLK
clk => crt_rs[7][2].CLK
clk => crt_rs[7][3].CLK
clk => crt_rs[7][4].CLK
clk => crt_rs[7][5].CLK
clk => crt_rs[7][6].CLK
clk => crt_rs[7][7].CLK
clk => crt_rs[6][0].CLK
clk => crt_rs[6][1].CLK
clk => crt_rs[6][2].CLK
clk => crt_rs[6][3].CLK
clk => crt_rs[6][4].CLK
clk => crt_rs[6][5].CLK
clk => crt_rs[6][6].CLK
clk => crt_rs[6][7].CLK
clk => crt_rs[5][0].CLK
clk => crt_rs[5][1].CLK
clk => crt_rs[5][2].CLK
clk => crt_rs[5][3].CLK
clk => crt_rs[5][4].CLK
clk => crt_rs[5][5].CLK
clk => crt_rs[5][6].CLK
clk => crt_rs[5][7].CLK
clk => crt_rs[4][0].CLK
clk => crt_rs[4][1].CLK
clk => crt_rs[4][2].CLK
clk => crt_rs[4][3].CLK
clk => crt_rs[4][4].CLK
clk => crt_rs[4][5].CLK
clk => crt_rs[4][6].CLK
clk => crt_rs[4][7].CLK
clk => crt_rs[3][0].CLK
clk => crt_rs[3][1].CLK
clk => crt_rs[3][2].CLK
clk => crt_rs[3][3].CLK
clk => crt_rs[3][4].CLK
clk => crt_rs[3][5].CLK
clk => crt_rs[3][6].CLK
clk => crt_rs[3][7].CLK
clk => crt_rs[2][0].CLK
clk => crt_rs[2][1].CLK
clk => crt_rs[2][2].CLK
clk => crt_rs[2][3].CLK
clk => crt_rs[2][4].CLK
clk => crt_rs[2][5].CLK
clk => crt_rs[2][6].CLK
clk => crt_rs[2][7].CLK
clk => crt_rs[1][0].CLK
clk => crt_rs[1][1].CLK
clk => crt_rs[1][2].CLK
clk => crt_rs[1][3].CLK
clk => crt_rs[1][4].CLK
clk => crt_rs[1][5].CLK
clk => crt_rs[1][6].CLK
clk => crt_rs[1][7].CLK
clk => crt_rs[0][0].CLK
clk => crt_rs[0][1].CLK
clk => crt_rs[0][2].CLK
clk => crt_rs[0][3].CLK
clk => crt_rs[0][4].CLK
clk => crt_rs[0][5].CLK
clk => crt_rs[0][6].CLK
clk => crt_rs[0][7].CLK
clk => rs_berlekamps_16_14:RS_BERLEKAMPS_16_14_INST.clk
clk => rs_chien_search_16_14:RS_CHIEN_SEARCH_16_14_INST.clk
clk => CRT_STATE~6.DATAIN
rst_n => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.rst_n
rst_n => rs_berlekamps_16_14:RS_BERLEKAMPS_16_14_INST.rst_n
rst_n => rs_chien_search_16_14:RS_CHIEN_SEARCH_16_14_INST.rst_n
rst_n => crt_err_value[0].ACLR
rst_n => crt_err_value[1].ACLR
rst_n => crt_err_value[2].ACLR
rst_n => crt_err_value[3].ACLR
rst_n => crt_err_value[4].ACLR
rst_n => crt_err_value[5].ACLR
rst_n => crt_err_value[6].ACLR
rst_n => crt_err_value[7].ACLR
rst_n => valid_int.ACLR
rst_n => data_int[0].ACLR
rst_n => data_int[1].ACLR
rst_n => data_int[2].ACLR
rst_n => data_int[3].ACLR
rst_n => data_int[4].ACLR
rst_n => data_int[5].ACLR
rst_n => data_int[6].ACLR
rst_n => data_int[7].ACLR
rst_n => crt_rs_offset[0].ACLR
rst_n => crt_rs_offset[1].ACLR
rst_n => crt_rs_offset[2].ACLR
rst_n => crt_rs_offset[3].ACLR
rst_n => crt_rs[13][0].ACLR
rst_n => crt_rs[13][1].ACLR
rst_n => crt_rs[13][2].ACLR
rst_n => crt_rs[13][3].ACLR
rst_n => crt_rs[13][4].ACLR
rst_n => crt_rs[13][5].ACLR
rst_n => crt_rs[13][6].ACLR
rst_n => crt_rs[13][7].ACLR
rst_n => crt_rs[12][0].ACLR
rst_n => crt_rs[12][1].ACLR
rst_n => crt_rs[12][2].ACLR
rst_n => crt_rs[12][3].ACLR
rst_n => crt_rs[12][4].ACLR
rst_n => crt_rs[12][5].ACLR
rst_n => crt_rs[12][6].ACLR
rst_n => crt_rs[12][7].ACLR
rst_n => crt_rs[11][0].ACLR
rst_n => crt_rs[11][1].ACLR
rst_n => crt_rs[11][2].ACLR
rst_n => crt_rs[11][3].ACLR
rst_n => crt_rs[11][4].ACLR
rst_n => crt_rs[11][5].ACLR
rst_n => crt_rs[11][6].ACLR
rst_n => crt_rs[11][7].ACLR
rst_n => crt_rs[10][0].ACLR
rst_n => crt_rs[10][1].ACLR
rst_n => crt_rs[10][2].ACLR
rst_n => crt_rs[10][3].ACLR
rst_n => crt_rs[10][4].ACLR
rst_n => crt_rs[10][5].ACLR
rst_n => crt_rs[10][6].ACLR
rst_n => crt_rs[10][7].ACLR
rst_n => crt_rs[9][0].ACLR
rst_n => crt_rs[9][1].ACLR
rst_n => crt_rs[9][2].ACLR
rst_n => crt_rs[9][3].ACLR
rst_n => crt_rs[9][4].ACLR
rst_n => crt_rs[9][5].ACLR
rst_n => crt_rs[9][6].ACLR
rst_n => crt_rs[9][7].ACLR
rst_n => crt_rs[8][0].ACLR
rst_n => crt_rs[8][1].ACLR
rst_n => crt_rs[8][2].ACLR
rst_n => crt_rs[8][3].ACLR
rst_n => crt_rs[8][4].ACLR
rst_n => crt_rs[8][5].ACLR
rst_n => crt_rs[8][6].ACLR
rst_n => crt_rs[8][7].ACLR
rst_n => crt_rs[7][0].ACLR
rst_n => crt_rs[7][1].ACLR
rst_n => crt_rs[7][2].ACLR
rst_n => crt_rs[7][3].ACLR
rst_n => crt_rs[7][4].ACLR
rst_n => crt_rs[7][5].ACLR
rst_n => crt_rs[7][6].ACLR
rst_n => crt_rs[7][7].ACLR
rst_n => crt_rs[6][0].ACLR
rst_n => crt_rs[6][1].ACLR
rst_n => crt_rs[6][2].ACLR
rst_n => crt_rs[6][3].ACLR
rst_n => crt_rs[6][4].ACLR
rst_n => crt_rs[6][5].ACLR
rst_n => crt_rs[6][6].ACLR
rst_n => crt_rs[6][7].ACLR
rst_n => crt_rs[5][0].ACLR
rst_n => crt_rs[5][1].ACLR
rst_n => crt_rs[5][2].ACLR
rst_n => crt_rs[5][3].ACLR
rst_n => crt_rs[5][4].ACLR
rst_n => crt_rs[5][5].ACLR
rst_n => crt_rs[5][6].ACLR
rst_n => crt_rs[5][7].ACLR
rst_n => crt_rs[4][0].ACLR
rst_n => crt_rs[4][1].ACLR
rst_n => crt_rs[4][2].ACLR
rst_n => crt_rs[4][3].ACLR
rst_n => crt_rs[4][4].ACLR
rst_n => crt_rs[4][5].ACLR
rst_n => crt_rs[4][6].ACLR
rst_n => crt_rs[4][7].ACLR
rst_n => crt_rs[3][0].ACLR
rst_n => crt_rs[3][1].ACLR
rst_n => crt_rs[3][2].ACLR
rst_n => crt_rs[3][3].ACLR
rst_n => crt_rs[3][4].ACLR
rst_n => crt_rs[3][5].ACLR
rst_n => crt_rs[3][6].ACLR
rst_n => crt_rs[3][7].ACLR
rst_n => crt_rs[2][0].ACLR
rst_n => crt_rs[2][1].ACLR
rst_n => crt_rs[2][2].ACLR
rst_n => crt_rs[2][3].ACLR
rst_n => crt_rs[2][4].ACLR
rst_n => crt_rs[2][5].ACLR
rst_n => crt_rs[2][6].ACLR
rst_n => crt_rs[2][7].ACLR
rst_n => crt_rs[1][0].ACLR
rst_n => crt_rs[1][1].ACLR
rst_n => crt_rs[1][2].ACLR
rst_n => crt_rs[1][3].ACLR
rst_n => crt_rs[1][4].ACLR
rst_n => crt_rs[1][5].ACLR
rst_n => crt_rs[1][6].ACLR
rst_n => crt_rs[1][7].ACLR
rst_n => crt_rs[0][0].ACLR
rst_n => crt_rs[0][1].ACLR
rst_n => crt_rs[0][2].ACLR
rst_n => crt_rs[0][3].ACLR
rst_n => crt_rs[0][4].ACLR
rst_n => crt_rs[0][5].ACLR
rst_n => crt_rs[0][6].ACLR
rst_n => crt_rs[0][7].ACLR
rst_n => CRT_STATE~8.DATAIN
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => crt_rs.DATAB
data_i[0] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[0]
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => crt_rs.DATAB
data_i[1] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[1]
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => crt_rs.DATAB
data_i[2] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[2]
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => crt_rs.DATAB
data_i[3] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[3]
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => crt_rs.DATAB
data_i[4] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[4]
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => crt_rs.DATAB
data_i[5] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[5]
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => crt_rs.DATAB
data_i[6] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[6]
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => crt_rs.DATAB
data_i[7] => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.data_i[7]
valid_i => process_0.IN1
valid_i => process_0.IN1
valid_i => rs_syndromes_16_14:RS_SYNDROMES_16_14_INST.valid_i
ready_o <= <VCC>
data_o[0] <= data_int[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_int[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_int[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_int[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_int[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_int[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_int[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_int[7].DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_int.DB_MAX_OUTPUT_PORT_TYPE
cerr_o <= rs_chien_search_16_14:RS_CHIEN_SEARCH_16_14_INST.valid_o
ncerr_o <= rs_chien_search_16_14:RS_CHIEN_SEARCH_16_14_INST.decoder_failure_o
debug_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug_o[1] <= debug_o[1].DB_MAX_OUTPUT_PORT_TYPE
debug_o[2] <= debug_o[2].DB_MAX_OUTPUT_PORT_TYPE
debug_o[3] <= debug_o[3].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_16_14_decoder:i_rs_decoder|rs_syndromes_16_14:RS_SYNDROMES_16_14_INST
clk => crt_rs_offset[0].CLK
clk => crt_rs_offset[1].CLK
clk => crt_rs_offset[2].CLK
clk => crt_rs_offset[3].CLK
clk => crt_rs_offset[4].CLK
clk => rs_syndrome1_int[0].CLK
clk => rs_syndrome1_int[1].CLK
clk => rs_syndrome1_int[2].CLK
clk => rs_syndrome1_int[3].CLK
clk => rs_syndrome1_int[4].CLK
clk => rs_syndrome1_int[5].CLK
clk => rs_syndrome1_int[6].CLK
clk => rs_syndrome1_int[7].CLK
clk => rs_syndrome0_int[0].CLK
clk => rs_syndrome0_int[1].CLK
clk => rs_syndrome0_int[2].CLK
clk => rs_syndrome0_int[3].CLK
clk => rs_syndrome0_int[4].CLK
clk => rs_syndrome0_int[5].CLK
clk => rs_syndrome0_int[6].CLK
clk => rs_syndrome0_int[7].CLK
rst_n => crt_rs_offset[0].ACLR
rst_n => crt_rs_offset[1].ACLR
rst_n => crt_rs_offset[2].ACLR
rst_n => crt_rs_offset[3].ACLR
rst_n => crt_rs_offset[4].ACLR
rst_n => rs_syndrome1_int[0].ACLR
rst_n => rs_syndrome1_int[1].ACLR
rst_n => rs_syndrome1_int[2].ACLR
rst_n => rs_syndrome1_int[3].ACLR
rst_n => rs_syndrome1_int[4].ACLR
rst_n => rs_syndrome1_int[5].ACLR
rst_n => rs_syndrome1_int[6].ACLR
rst_n => rs_syndrome1_int[7].ACLR
rst_n => rs_syndrome0_int[0].ACLR
rst_n => rs_syndrome0_int[1].ACLR
rst_n => rs_syndrome0_int[2].ACLR
rst_n => rs_syndrome0_int[3].ACLR
rst_n => rs_syndrome0_int[4].ACLR
rst_n => rs_syndrome0_int[5].ACLR
rst_n => rs_syndrome0_int[6].ACLR
rst_n => rs_syndrome0_int[7].ACLR
data_i[0] => rs_syndrome0_int.IN1
data_i[0] => rs_syndrome1_int.IN1
data_i[1] => rs_syndrome0_int.IN1
data_i[1] => rs_syndrome1_int.IN1
data_i[2] => rs_syndrome0_int.IN1
data_i[2] => rs_syndrome1_int.IN1
data_i[3] => rs_syndrome0_int.IN1
data_i[3] => rs_syndrome1_int.IN1
data_i[4] => rs_syndrome0_int.IN1
data_i[4] => rs_syndrome1_int.IN1
data_i[5] => rs_syndrome0_int.IN1
data_i[5] => rs_syndrome1_int.IN1
data_i[6] => rs_syndrome0_int.IN1
data_i[6] => rs_syndrome1_int.IN1
data_i[7] => rs_syndrome0_int.IN1
data_i[7] => rs_syndrome1_int.IN1
valid_i => process_0.IN1
rs_syndrome0_o[0] <= rs_syndrome0_int[0].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[1] <= rs_syndrome0_int[1].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[2] <= rs_syndrome0_int[2].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[3] <= rs_syndrome0_int[3].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[4] <= rs_syndrome0_int[4].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[5] <= rs_syndrome0_int[5].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[6] <= rs_syndrome0_int[6].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome0_o[7] <= rs_syndrome0_int[7].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[0] <= rs_syndrome1_int[0].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[1] <= rs_syndrome1_int[1].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[2] <= rs_syndrome1_int[2].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[3] <= rs_syndrome1_int[3].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[4] <= rs_syndrome1_int[4].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[5] <= rs_syndrome1_int[5].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[6] <= rs_syndrome1_int[6].DB_MAX_OUTPUT_PORT_TYPE
rs_syndrome1_o[7] <= rs_syndrome1_int[7].DB_MAX_OUTPUT_PORT_TYPE
valid_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
debug_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug_o[1] <= debug_o[1].DB_MAX_OUTPUT_PORT_TYPE
debug_o[2] <= debug_o[2].DB_MAX_OUTPUT_PORT_TYPE
debug_o[3] <= debug_o[3].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_16_14_decoder:i_rs_decoder|rs_berlekamps_16_14:RS_BERLEKAMPS_16_14_INST
clk => compute_berlekamps.CLK
clk => valid_int.CLK
clk => rs_syndrome1_int[0].CLK
clk => rs_syndrome1_int[1].CLK
clk => rs_syndrome1_int[2].CLK
clk => rs_syndrome1_int[3].CLK
clk => rs_syndrome1_int[4].CLK
clk => rs_syndrome1_int[5].CLK
clk => rs_syndrome1_int[6].CLK
clk => rs_syndrome1_int[7].CLK
clk => rs_syndrome0_int[0].CLK
clk => rs_syndrome0_int[1].CLK
clk => rs_syndrome0_int[2].CLK
clk => rs_syndrome0_int[3].CLK
clk => rs_syndrome0_int[4].CLK
clk => rs_syndrome0_int[5].CLK
clk => rs_syndrome0_int[6].CLK
clk => rs_syndrome0_int[7].CLK
clk => C1_int[0].CLK
clk => C1_int[1].CLK
clk => C1_int[2].CLK
clk => C1_int[3].CLK
clk => C1_int[4].CLK
clk => C1_int[5].CLK
clk => C1_int[6].CLK
clk => C1_int[7].CLK
clk => Lambda1_int[0].CLK
clk => Lambda1_int[1].CLK
clk => Lambda1_int[2].CLK
clk => Lambda1_int[3].CLK
clk => Lambda1_int[4].CLK
clk => Lambda1_int[5].CLK
clk => Lambda1_int[6].CLK
clk => Lambda1_int[7].CLK
clk => k[0].CLK
clk => k[1].CLK
rst_n => compute_berlekamps.ACLR
rst_n => valid_int.ACLR
rst_n => rs_syndrome1_int[0].ACLR
rst_n => rs_syndrome1_int[1].ACLR
rst_n => rs_syndrome1_int[2].ACLR
rst_n => rs_syndrome1_int[3].ACLR
rst_n => rs_syndrome1_int[4].ACLR
rst_n => rs_syndrome1_int[5].ACLR
rst_n => rs_syndrome1_int[6].ACLR
rst_n => rs_syndrome1_int[7].ACLR
rst_n => rs_syndrome0_int[0].ACLR
rst_n => rs_syndrome0_int[1].ACLR
rst_n => rs_syndrome0_int[2].ACLR
rst_n => rs_syndrome0_int[3].ACLR
rst_n => rs_syndrome0_int[4].ACLR
rst_n => rs_syndrome0_int[5].ACLR
rst_n => rs_syndrome0_int[6].ACLR
rst_n => rs_syndrome0_int[7].ACLR
rst_n => C1_int[0].PRESET
rst_n => C1_int[1].ACLR
rst_n => C1_int[2].ACLR
rst_n => C1_int[3].ACLR
rst_n => C1_int[4].ACLR
rst_n => C1_int[5].ACLR
rst_n => C1_int[6].ACLR
rst_n => C1_int[7].ACLR
rst_n => Lambda1_int[0].ACLR
rst_n => Lambda1_int[1].ACLR
rst_n => Lambda1_int[2].ACLR
rst_n => Lambda1_int[3].ACLR
rst_n => Lambda1_int[4].ACLR
rst_n => Lambda1_int[5].ACLR
rst_n => Lambda1_int[6].ACLR
rst_n => Lambda1_int[7].ACLR
rst_n => k[0].PRESET
rst_n => k[1].ACLR
rs_syndrome0_i[0] => rs_syndrome0_int.DATAB
rs_syndrome0_i[0] => Equal0.IN7
rs_syndrome0_i[1] => rs_syndrome0_int.DATAB
rs_syndrome0_i[1] => Equal0.IN6
rs_syndrome0_i[2] => rs_syndrome0_int.DATAB
rs_syndrome0_i[2] => Equal0.IN5
rs_syndrome0_i[3] => rs_syndrome0_int.DATAB
rs_syndrome0_i[3] => Equal0.IN4
rs_syndrome0_i[4] => rs_syndrome0_int.DATAB
rs_syndrome0_i[4] => Equal0.IN3
rs_syndrome0_i[5] => rs_syndrome0_int.DATAB
rs_syndrome0_i[5] => Equal0.IN2
rs_syndrome0_i[6] => rs_syndrome0_int.DATAB
rs_syndrome0_i[6] => Equal0.IN1
rs_syndrome0_i[7] => rs_syndrome0_int.DATAB
rs_syndrome0_i[7] => Equal0.IN0
rs_syndrome1_i[0] => rs_syndrome1_int.DATAB
rs_syndrome1_i[1] => rs_syndrome1_int.DATAB
rs_syndrome1_i[2] => rs_syndrome1_int.DATAB
rs_syndrome1_i[3] => rs_syndrome1_int.DATAB
rs_syndrome1_i[4] => rs_syndrome1_int.DATAB
rs_syndrome1_i[5] => rs_syndrome1_int.DATAB
rs_syndrome1_i[6] => rs_syndrome1_int.DATAB
rs_syndrome1_i[7] => rs_syndrome1_int.DATAB
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome0_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => rs_syndrome1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => Lambda1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => C1_int.OUTPUTSELECT
valid_i => k.OUTPUTSELECT
valid_i => k.OUTPUTSELECT
valid_i => compute_berlekamps.OUTPUTSELECT
valid_i => valid_int.ENA
Lambda0_o[0] <= <VCC>
Lambda0_o[1] <= <GND>
Lambda0_o[2] <= <GND>
Lambda0_o[3] <= <GND>
Lambda0_o[4] <= <GND>
Lambda0_o[5] <= <GND>
Lambda0_o[6] <= <GND>
Lambda0_o[7] <= <GND>
Lambda1_o[0] <= Lambda1_int[0].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[1] <= Lambda1_int[1].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[2] <= Lambda1_int[2].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[3] <= Lambda1_int[3].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[4] <= Lambda1_int[4].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[5] <= Lambda1_int[5].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[6] <= Lambda1_int[6].DB_MAX_OUTPUT_PORT_TYPE
Lambda1_o[7] <= Lambda1_int[7].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[0] <= rs_syndrome0_int[0].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[1] <= rs_syndrome0_int[1].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[2] <= rs_syndrome0_int[2].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[3] <= rs_syndrome0_int[3].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[4] <= rs_syndrome0_int[4].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[5] <= rs_syndrome0_int[5].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[6] <= rs_syndrome0_int[6].DB_MAX_OUTPUT_PORT_TYPE
omega0_o[7] <= rs_syndrome0_int[7].DB_MAX_OUTPUT_PORT_TYPE
omega1_o[0] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[1] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[2] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[3] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[4] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[5] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[6] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
omega1_o[7] <= omega1_int.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_int.DB_MAX_OUTPUT_PORT_TYPE
debug_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug_o[1] <= debug_o[1].DB_MAX_OUTPUT_PORT_TYPE
debug_o[2] <= debug_o[2].DB_MAX_OUTPUT_PORT_TYPE
debug_o[3] <= debug_o[3].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_16_14_decoder:i_rs_decoder|rs_chien_search_16_14:RS_CHIEN_SEARCH_16_14_INST
clk => Lambda0_int[0].CLK
clk => Lambda0_int[1].CLK
clk => Lambda0_int[2].CLK
clk => Lambda0_int[3].CLK
clk => Lambda0_int[4].CLK
clk => Lambda0_int[5].CLK
clk => Lambda0_int[6].CLK
clk => Lambda0_int[7].CLK
clk => error_found.CLK
clk => result[0].CLK
clk => result[1].CLK
clk => result[2].CLK
clk => result[3].CLK
clk => result[4].CLK
clk => result[5].CLK
clk => result[6].CLK
clk => result[7].CLK
clk => chien_compute.CLK
clk => valid_int.CLK
clk => error_location_int[0].CLK
clk => error_location_int[1].CLK
clk => error_location_int[2].CLK
clk => error_location_int[3].CLK
clk => error_location_int[4].CLK
clk => error_location_int[5].CLK
clk => error_location_int[6].CLK
clk => error_location_int[7].CLK
clk => crt_gf256_offset[0].CLK
clk => crt_gf256_offset[1].CLK
clk => crt_gf256_offset[2].CLK
clk => crt_gf256_offset[3].CLK
clk => crt_gf256_offset[4].CLK
clk => crt_gf256_offset[5].CLK
clk => crt_gf256_offset[6].CLK
clk => crt_gf256_offset[7].CLK
clk => \CHIEN_SEARCH_PROC:value1[0].CLK
clk => \CHIEN_SEARCH_PROC:value1[1].CLK
clk => \CHIEN_SEARCH_PROC:value1[2].CLK
clk => \CHIEN_SEARCH_PROC:value1[3].CLK
clk => \CHIEN_SEARCH_PROC:value1[4].CLK
clk => \CHIEN_SEARCH_PROC:value1[5].CLK
clk => \CHIEN_SEARCH_PROC:value1[6].CLK
clk => \CHIEN_SEARCH_PROC:value1[7].CLK
rst_n => error_found.ACLR
rst_n => result[0].ACLR
rst_n => result[1].ACLR
rst_n => result[2].ACLR
rst_n => result[3].ACLR
rst_n => result[4].ACLR
rst_n => result[5].ACLR
rst_n => result[6].ACLR
rst_n => result[7].ACLR
rst_n => chien_compute.ACLR
rst_n => valid_int.ACLR
rst_n => error_location_int[0].ACLR
rst_n => error_location_int[1].ACLR
rst_n => error_location_int[2].ACLR
rst_n => error_location_int[3].ACLR
rst_n => error_location_int[4].ACLR
rst_n => error_location_int[5].ACLR
rst_n => error_location_int[6].ACLR
rst_n => error_location_int[7].ACLR
rst_n => crt_gf256_offset[0].ACLR
rst_n => crt_gf256_offset[1].ACLR
rst_n => crt_gf256_offset[2].ACLR
rst_n => crt_gf256_offset[3].ACLR
rst_n => crt_gf256_offset[4].ACLR
rst_n => crt_gf256_offset[5].ACLR
rst_n => crt_gf256_offset[6].ACLR
rst_n => crt_gf256_offset[7].ACLR
rst_n => Lambda0_int[0].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[7].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[6].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[5].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[4].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[3].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[2].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[1].ENA
rst_n => \CHIEN_SEARCH_PROC:value1[0].ENA
rst_n => Lambda0_int[7].ENA
rst_n => Lambda0_int[6].ENA
rst_n => Lambda0_int[5].ENA
rst_n => Lambda0_int[4].ENA
rst_n => Lambda0_int[3].ENA
rst_n => Lambda0_int[2].ENA
rst_n => Lambda0_int[1].ENA
Lambda0_i[0] => result.IN1
Lambda0_i[0] => Lambda0_int.DATAB
Lambda0_i[1] => result.IN1
Lambda0_i[1] => Lambda0_int.DATAB
Lambda0_i[2] => result.IN1
Lambda0_i[2] => Lambda0_int.DATAB
Lambda0_i[3] => result.IN1
Lambda0_i[3] => Lambda0_int.DATAB
Lambda0_i[4] => result.IN1
Lambda0_i[4] => Lambda0_int.DATAB
Lambda0_i[5] => result.IN1
Lambda0_i[5] => Lambda0_int.DATAB
Lambda0_i[6] => result.IN1
Lambda0_i[6] => Lambda0_int.DATAB
Lambda0_i[7] => result.IN1
Lambda0_i[7] => Lambda0_int.DATAB
Lambda1_i[0] => F.IN0
Lambda1_i[0] => F.IN1
Lambda1_i[0] => F.IN1
Lambda1_i[0] => F.IN1
Lambda1_i[0] => res.IN0
Lambda1_i[1] => F.IN0
Lambda1_i[1] => F.IN1
Lambda1_i[1] => F.IN1
Lambda1_i[1] => F.IN1
Lambda1_i[1] => res.IN1
Lambda1_i[2] => F.IN1
Lambda1_i[2] => F.IN0
Lambda1_i[2] => F.IN1
Lambda1_i[2] => F.IN1
Lambda1_i[2] => F.IN1
Lambda1_i[3] => F.IN1
Lambda1_i[3] => F.IN0
Lambda1_i[3] => F.IN1
Lambda1_i[3] => F.IN1
Lambda1_i[3] => F.IN1
Lambda1_i[4] => F.IN1
Lambda1_i[4] => F.IN0
Lambda1_i[4] => F.IN1
Lambda1_i[4] => F.IN1
Lambda1_i[5] => F.IN1
Lambda1_i[5] => F.IN0
Lambda1_i[5] => F.IN0
Lambda1_i[6] => F.IN1
Lambda1_i[6] => F.IN1
Lambda1_i[6] => F.IN0
Lambda1_i[7] => F.IN1
Lambda1_i[7] => F.IN1
Lambda1_i[7] => res.IN1
Lambda1_i[7] => res.IN1
Lambda1_i[7] => res.IN1
Lambda1_i[7] => res.IN1
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => Lambda0_int.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => value1.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => result.OUTPUTSELECT
valid_i => valid_int.OUTPUTSELECT
valid_i => chien_compute.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => crt_gf256_offset.OUTPUTSELECT
valid_i => error_found.OUTPUTSELECT
error_location_o[0] <= error_location_int[0].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[1] <= error_location_int[1].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[2] <= error_location_int[2].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[3] <= error_location_int[3].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[4] <= error_location_int[4].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[5] <= error_location_int[5].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[6] <= error_location_int[6].DB_MAX_OUTPUT_PORT_TYPE
error_location_o[7] <= error_location_int[7].DB_MAX_OUTPUT_PORT_TYPE
decoder_failure_o <= decoder_failure_o.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_int.DB_MAX_OUTPUT_PORT_TYPE
debug_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug_o[1] <= debug_o[1].DB_MAX_OUTPUT_PORT_TYPE
debug_o[2] <= debug_o[2].DB_MAX_OUTPUT_PORT_TYPE
debug_o[3] <= debug_o[3].DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|rs_16_14_control:rs_control_inst|rs_16_14_decoder:i_rs_decoder|rs_forney_16_14:RS_FORNEY_16_14_INST
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[0] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[1] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[2] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[3] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[4] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[5] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[6] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
omega0_i[7] => F.IN1
Lambda1_i[0] => Mux0.IN263
Lambda1_i[0] => Mux1.IN263
Lambda1_i[0] => Mux2.IN263
Lambda1_i[0] => Mux3.IN263
Lambda1_i[0] => Mux4.IN263
Lambda1_i[0] => Mux5.IN263
Lambda1_i[0] => Mux6.IN263
Lambda1_i[0] => Mux7.IN263
Lambda1_i[1] => Mux0.IN262
Lambda1_i[1] => Mux1.IN262
Lambda1_i[1] => Mux2.IN262
Lambda1_i[1] => Mux3.IN262
Lambda1_i[1] => Mux4.IN262
Lambda1_i[1] => Mux5.IN262
Lambda1_i[1] => Mux6.IN262
Lambda1_i[1] => Mux7.IN262
Lambda1_i[2] => Mux0.IN261
Lambda1_i[2] => Mux1.IN261
Lambda1_i[2] => Mux2.IN261
Lambda1_i[2] => Mux3.IN261
Lambda1_i[2] => Mux4.IN261
Lambda1_i[2] => Mux5.IN261
Lambda1_i[2] => Mux6.IN261
Lambda1_i[2] => Mux7.IN261
Lambda1_i[3] => Mux0.IN260
Lambda1_i[3] => Mux1.IN260
Lambda1_i[3] => Mux2.IN260
Lambda1_i[3] => Mux3.IN260
Lambda1_i[3] => Mux4.IN260
Lambda1_i[3] => Mux5.IN260
Lambda1_i[3] => Mux6.IN260
Lambda1_i[3] => Mux7.IN260
Lambda1_i[4] => Mux0.IN259
Lambda1_i[4] => Mux1.IN259
Lambda1_i[4] => Mux2.IN259
Lambda1_i[4] => Mux3.IN259
Lambda1_i[4] => Mux4.IN259
Lambda1_i[4] => Mux5.IN259
Lambda1_i[4] => Mux6.IN259
Lambda1_i[4] => Mux7.IN259
Lambda1_i[5] => Mux0.IN258
Lambda1_i[5] => Mux1.IN258
Lambda1_i[5] => Mux2.IN258
Lambda1_i[5] => Mux3.IN258
Lambda1_i[5] => Mux4.IN258
Lambda1_i[5] => Mux5.IN258
Lambda1_i[5] => Mux6.IN258
Lambda1_i[5] => Mux7.IN258
Lambda1_i[6] => Mux0.IN257
Lambda1_i[6] => Mux1.IN257
Lambda1_i[6] => Mux2.IN257
Lambda1_i[6] => Mux3.IN257
Lambda1_i[6] => Mux4.IN257
Lambda1_i[6] => Mux5.IN257
Lambda1_i[6] => Mux6.IN257
Lambda1_i[6] => Mux7.IN257
Lambda1_i[7] => Mux0.IN256
Lambda1_i[7] => Mux1.IN256
Lambda1_i[7] => Mux2.IN256
Lambda1_i[7] => Mux3.IN256
Lambda1_i[7] => Mux4.IN256
Lambda1_i[7] => Mux5.IN256
Lambda1_i[7] => Mux6.IN256
Lambda1_i[7] => Mux7.IN256
valid_i => valid_o.DATAIN
error_value_o[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
error_value_o[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_i.DB_MAX_OUTPUT_PORT_TYPE


|reed_solomon_top|pll_rs:pll_inst
refclk => pll_rs_0002:pll_rs_inst.refclk
rst => pll_rs_0002:pll_rs_inst.rst
outclk_0 <= pll_rs_0002:pll_rs_inst.outclk_0


|reed_solomon_top|pll_rs:pll_inst|pll_rs_0002:pll_rs_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|reed_solomon_top|pll_rs:pll_inst|pll_rs_0002:pll_rs_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|reed_solomon_top|hps_rs_control_bridge:hps_bridge_inst
rst_n_i => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
hps_mem_stb_o <= <GND>
hps_mem_write_o <= <GND>
hps_mem_wdata_o[0] <= <GND>
hps_mem_wdata_o[1] <= <GND>
hps_mem_wdata_o[2] <= <GND>
hps_mem_wdata_o[3] <= <GND>
hps_mem_wdata_o[4] <= <GND>
hps_mem_wdata_o[5] <= <GND>
hps_mem_wdata_o[6] <= <GND>
hps_mem_wdata_o[7] <= <GND>
hps_mem_wdata_o[8] <= <GND>
hps_mem_wdata_o[9] <= <GND>
hps_mem_wdata_o[10] <= <GND>
hps_mem_wdata_o[11] <= <GND>
hps_mem_wdata_o[12] <= <GND>
hps_mem_wdata_o[13] <= <GND>
hps_mem_wdata_o[14] <= <GND>
hps_mem_wdata_o[15] <= <GND>
hps_mem_wdata_o[16] <= <GND>
hps_mem_wdata_o[17] <= <GND>
hps_mem_wdata_o[18] <= <GND>
hps_mem_wdata_o[19] <= <GND>
hps_mem_wdata_o[20] <= <GND>
hps_mem_wdata_o[21] <= <GND>
hps_mem_wdata_o[22] <= <GND>
hps_mem_wdata_o[23] <= <GND>
hps_mem_wdata_o[24] <= <GND>
hps_mem_wdata_o[25] <= <GND>
hps_mem_wdata_o[26] <= <GND>
hps_mem_wdata_o[27] <= <GND>
hps_mem_wdata_o[28] <= <GND>
hps_mem_wdata_o[29] <= <GND>
hps_mem_wdata_o[30] <= <GND>
hps_mem_wdata_o[31] <= <GND>
hps_mem_addr_o[0] <= <GND>
hps_mem_addr_o[1] <= <GND>
hps_mem_addr_o[2] <= <GND>
hps_mem_addr_o[3] <= <GND>
hps_mem_addr_o[4] <= <GND>
hps_mem_addr_o[5] <= <GND>
hps_mem_addr_o[6] <= <GND>
hps_mem_addr_o[7] <= <GND>
hps_mem_rdata_i[0] => ~NO_FANOUT~
hps_mem_rdata_i[1] => ~NO_FANOUT~
hps_mem_rdata_i[2] => ~NO_FANOUT~
hps_mem_rdata_i[3] => ~NO_FANOUT~
hps_mem_rdata_i[4] => ~NO_FANOUT~
hps_mem_rdata_i[5] => ~NO_FANOUT~
hps_mem_rdata_i[6] => ~NO_FANOUT~
hps_mem_rdata_i[7] => ~NO_FANOUT~
hps_mem_rdata_i[8] => ~NO_FANOUT~
hps_mem_rdata_i[9] => ~NO_FANOUT~
hps_mem_rdata_i[10] => ~NO_FANOUT~
hps_mem_rdata_i[11] => ~NO_FANOUT~
hps_mem_rdata_i[12] => ~NO_FANOUT~
hps_mem_rdata_i[13] => ~NO_FANOUT~
hps_mem_rdata_i[14] => ~NO_FANOUT~
hps_mem_rdata_i[15] => ~NO_FANOUT~
hps_mem_rdata_i[16] => ~NO_FANOUT~
hps_mem_rdata_i[17] => ~NO_FANOUT~
hps_mem_rdata_i[18] => ~NO_FANOUT~
hps_mem_rdata_i[19] => ~NO_FANOUT~
hps_mem_rdata_i[20] => ~NO_FANOUT~
hps_mem_rdata_i[21] => ~NO_FANOUT~
hps_mem_rdata_i[22] => ~NO_FANOUT~
hps_mem_rdata_i[23] => ~NO_FANOUT~
hps_mem_rdata_i[24] => ~NO_FANOUT~
hps_mem_rdata_i[25] => ~NO_FANOUT~
hps_mem_rdata_i[26] => ~NO_FANOUT~
hps_mem_rdata_i[27] => ~NO_FANOUT~
hps_mem_rdata_i[28] => ~NO_FANOUT~
hps_mem_rdata_i[29] => ~NO_FANOUT~
hps_mem_rdata_i[30] => ~NO_FANOUT~
hps_mem_rdata_i[31] => ~NO_FANOUT~
hps_rs_exec_o <= <GND>
hps_rs_en_decn_o <= <GND>
hps_rs_addr_o[0] <= <GND>
hps_rs_addr_o[1] <= <GND>
hps_rs_addr_o[2] <= <GND>
hps_rs_addr_o[3] <= <GND>
hps_rs_addr_o[4] <= <GND>
hps_rs_addr_o[5] <= <GND>
hps_rs_addr_o[6] <= <GND>
hps_rs_addr_o[7] <= <GND>


|reed_solomon_top|ram32w:ram_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|reed_solomon_top|ram32w:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_h404:auto_generated.wren_a
rden_a => altsyncram_h404:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h404:auto_generated.data_a[0]
data_a[1] => altsyncram_h404:auto_generated.data_a[1]
data_a[2] => altsyncram_h404:auto_generated.data_a[2]
data_a[3] => altsyncram_h404:auto_generated.data_a[3]
data_a[4] => altsyncram_h404:auto_generated.data_a[4]
data_a[5] => altsyncram_h404:auto_generated.data_a[5]
data_a[6] => altsyncram_h404:auto_generated.data_a[6]
data_a[7] => altsyncram_h404:auto_generated.data_a[7]
data_a[8] => altsyncram_h404:auto_generated.data_a[8]
data_a[9] => altsyncram_h404:auto_generated.data_a[9]
data_a[10] => altsyncram_h404:auto_generated.data_a[10]
data_a[11] => altsyncram_h404:auto_generated.data_a[11]
data_a[12] => altsyncram_h404:auto_generated.data_a[12]
data_a[13] => altsyncram_h404:auto_generated.data_a[13]
data_a[14] => altsyncram_h404:auto_generated.data_a[14]
data_a[15] => altsyncram_h404:auto_generated.data_a[15]
data_a[16] => altsyncram_h404:auto_generated.data_a[16]
data_a[17] => altsyncram_h404:auto_generated.data_a[17]
data_a[18] => altsyncram_h404:auto_generated.data_a[18]
data_a[19] => altsyncram_h404:auto_generated.data_a[19]
data_a[20] => altsyncram_h404:auto_generated.data_a[20]
data_a[21] => altsyncram_h404:auto_generated.data_a[21]
data_a[22] => altsyncram_h404:auto_generated.data_a[22]
data_a[23] => altsyncram_h404:auto_generated.data_a[23]
data_a[24] => altsyncram_h404:auto_generated.data_a[24]
data_a[25] => altsyncram_h404:auto_generated.data_a[25]
data_a[26] => altsyncram_h404:auto_generated.data_a[26]
data_a[27] => altsyncram_h404:auto_generated.data_a[27]
data_a[28] => altsyncram_h404:auto_generated.data_a[28]
data_a[29] => altsyncram_h404:auto_generated.data_a[29]
data_a[30] => altsyncram_h404:auto_generated.data_a[30]
data_a[31] => altsyncram_h404:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h404:auto_generated.address_a[0]
address_a[1] => altsyncram_h404:auto_generated.address_a[1]
address_a[2] => altsyncram_h404:auto_generated.address_a[2]
address_a[3] => altsyncram_h404:auto_generated.address_a[3]
address_a[4] => altsyncram_h404:auto_generated.address_a[4]
address_a[5] => altsyncram_h404:auto_generated.address_a[5]
address_a[6] => altsyncram_h404:auto_generated.address_a[6]
address_a[7] => altsyncram_h404:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h404:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h404:auto_generated.q_a[0]
q_a[1] <= altsyncram_h404:auto_generated.q_a[1]
q_a[2] <= altsyncram_h404:auto_generated.q_a[2]
q_a[3] <= altsyncram_h404:auto_generated.q_a[3]
q_a[4] <= altsyncram_h404:auto_generated.q_a[4]
q_a[5] <= altsyncram_h404:auto_generated.q_a[5]
q_a[6] <= altsyncram_h404:auto_generated.q_a[6]
q_a[7] <= altsyncram_h404:auto_generated.q_a[7]
q_a[8] <= altsyncram_h404:auto_generated.q_a[8]
q_a[9] <= altsyncram_h404:auto_generated.q_a[9]
q_a[10] <= altsyncram_h404:auto_generated.q_a[10]
q_a[11] <= altsyncram_h404:auto_generated.q_a[11]
q_a[12] <= altsyncram_h404:auto_generated.q_a[12]
q_a[13] <= altsyncram_h404:auto_generated.q_a[13]
q_a[14] <= altsyncram_h404:auto_generated.q_a[14]
q_a[15] <= altsyncram_h404:auto_generated.q_a[15]
q_a[16] <= altsyncram_h404:auto_generated.q_a[16]
q_a[17] <= altsyncram_h404:auto_generated.q_a[17]
q_a[18] <= altsyncram_h404:auto_generated.q_a[18]
q_a[19] <= altsyncram_h404:auto_generated.q_a[19]
q_a[20] <= altsyncram_h404:auto_generated.q_a[20]
q_a[21] <= altsyncram_h404:auto_generated.q_a[21]
q_a[22] <= altsyncram_h404:auto_generated.q_a[22]
q_a[23] <= altsyncram_h404:auto_generated.q_a[23]
q_a[24] <= altsyncram_h404:auto_generated.q_a[24]
q_a[25] <= altsyncram_h404:auto_generated.q_a[25]
q_a[26] <= altsyncram_h404:auto_generated.q_a[26]
q_a[27] <= altsyncram_h404:auto_generated.q_a[27]
q_a[28] <= altsyncram_h404:auto_generated.q_a[28]
q_a[29] <= altsyncram_h404:auto_generated.q_a[29]
q_a[30] <= altsyncram_h404:auto_generated.q_a[30]
q_a[31] <= altsyncram_h404:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|reed_solomon_top|ram32w:ram_inst|altsyncram:altsyncram_component|altsyncram_h404:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|reed_solomon_top|clk_divider:clk_div_inst
rst_n_i => clk_s.ACLR
rst_n_i => cnt_s[0].ACLR
rst_n_i => cnt_s[1].ACLR
rst_n_i => cnt_s[2].ACLR
rst_n_i => cnt_s[3].ACLR
rst_n_i => cnt_s[4].ACLR
rst_n_i => cnt_s[5].ACLR
rst_n_i => cnt_s[6].ACLR
rst_n_i => cnt_s[7].ACLR
rst_n_i => cnt_s[8].ACLR
rst_n_i => cnt_s[9].ACLR
rst_n_i => cnt_s[10].ACLR
rst_n_i => cnt_s[11].ACLR
rst_n_i => cnt_s[12].ACLR
rst_n_i => cnt_s[13].ACLR
rst_n_i => cnt_s[14].ACLR
rst_n_i => cnt_s[15].ACLR
rst_n_i => cnt_s[16].ACLR
rst_n_i => cnt_s[17].ACLR
rst_n_i => cnt_s[18].ACLR
rst_n_i => cnt_s[19].ACLR
rst_n_i => cnt_s[20].ACLR
rst_n_i => cnt_s[21].ACLR
rst_n_i => cnt_s[22].ACLR
rst_n_i => cnt_s[23].ACLR
rst_n_i => cnt_s[24].ACLR
rst_n_i => cnt_s[25].ACLR
rst_n_i => cnt_s[26].ACLR
rst_n_i => cnt_s[27].ACLR
rst_n_i => cnt_s[28].ACLR
rst_n_i => cnt_s[29].ACLR
rst_n_i => cnt_s[30].ACLR
rst_n_i => cnt_s[31].ACLR
clk_i => clk_s.CLK
clk_i => cnt_s[0].CLK
clk_i => cnt_s[1].CLK
clk_i => cnt_s[2].CLK
clk_i => cnt_s[3].CLK
clk_i => cnt_s[4].CLK
clk_i => cnt_s[5].CLK
clk_i => cnt_s[6].CLK
clk_i => cnt_s[7].CLK
clk_i => cnt_s[8].CLK
clk_i => cnt_s[9].CLK
clk_i => cnt_s[10].CLK
clk_i => cnt_s[11].CLK
clk_i => cnt_s[12].CLK
clk_i => cnt_s[13].CLK
clk_i => cnt_s[14].CLK
clk_i => cnt_s[15].CLK
clk_i => cnt_s[16].CLK
clk_i => cnt_s[17].CLK
clk_i => cnt_s[18].CLK
clk_i => cnt_s[19].CLK
clk_i => cnt_s[20].CLK
clk_i => cnt_s[21].CLK
clk_i => cnt_s[22].CLK
clk_i => cnt_s[23].CLK
clk_i => cnt_s[24].CLK
clk_i => cnt_s[25].CLK
clk_i => cnt_s[26].CLK
clk_i => cnt_s[27].CLK
clk_i => cnt_s[28].CLK
clk_i => cnt_s[29].CLK
clk_i => cnt_s[30].CLK
clk_i => cnt_s[31].CLK
clk_o <= clk_s.DB_MAX_OUTPUT_PORT_TYPE


