  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector 
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=radiation_injector.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=radiation_injector' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang++"
   Compiling apatb_radiation_injector.cpp
   Compiling radiation_injector.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_radiation_injector_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

--- CSIM START (radiation_injector) ---
[EVENT] iter=0 idx=11068 old=0xAA55AA55 new=0xAE55AA55
[EVENT] iter=1 idx=5534 old=0xAA55AA55 new=0xAA558A55
[EVENT] iter=2 idx=2767 old=0xAA55AA55 new=0xAA55AA15
[EVENT] iter=3 idx=1383 old=0xAA55AA55 new=0xAA55AA5D
[EVENT] iter=4 idx=8883 old=0xAA55AA55 new=0xAA57AA55
[EVENT] iter=5 idx=4441 old=0xAA55AA55 new=0xAA55AB55
[EVENT] iter=6 idx=10412 old=0xAA55AA55 new=0xAA55AA45
[EVENT] iter=7 idx=13398 old=0xAA55AA55 new=0xAA51AA55
[EVENT] iter=8 idx=6699 old=0xAA55AA55 new=0xAA55A855
[EVENT] iter=9 idx=3349 old=0xAA55AA55 new=0xAA55AA45
Total flips: 10
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
pdir_merged readwrite
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\radiation_injector\hls\sim\verilog>set PATH= 

E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\radiation_injector\hls\sim\verilog>call D:/AMDDesignTools/2025.2/Vivado/bin/xelab xil_defaultlib.apatb_radiation_injector_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj radiation_injector.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./radiation_injector_subsystem  -s radiation_injector  
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_radiation_injector_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj radiation_injector.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./radiation_injector_subsystem -s radiation_injector 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/AESL_autobram_weight_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_weight_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_radiation_injector_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radiation_injector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radiation_injector_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector_urem_32ns_11ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radiation_injector_urem_32ns_11ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module radiation_injector_urem_32ns_11ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector_urem_32ns_15ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radiation_injector_urem_32ns_15ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module radiation_injector_urem_32ns_15ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/radiation_injector_subsystem/radiation_injector_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.radiation_injector_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.radiation_injector_control_s_axi
Compiling module xil_defaultlib.radiation_injector_urem_32ns_11n...
Compiling module xil_defaultlib.radiation_injector_urem_32ns_11n...
Compiling module xil_defaultlib.radiation_injector_urem_32ns_15n...
Compiling module xil_defaultlib.radiation_injector_urem_32ns_15n...
Compiling module xil_defaultlib.radiation_injector
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_autobram_weight_mem
WARNING: [XSIM 43-3373] "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/AESL_autobram_weight_mem.v" Line 97. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/AESL_autobram_weight_mem.v" Line 102. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/sim/verilog/AESL_autobram_weight_mem.v" Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_radiation_injector_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot radiation_injector

****** xsim v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sat Feb 28 03:46:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/radiation_injector/xsim_script.tcl
# xsim {radiation_injector} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=radiation_injector_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {radiation_injector.tcl}
Time resolution is 1 ps
source radiation_injector.tcl
## run all
UVM_INFO D:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO D:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO D:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------------------------------
Name                                Type                                  Size  Value          
-----------------------------------------------------------------------------------------------
uvm_test_top                        radiation_injector_test_lib           -     @364           
  top_env                           radiation_injector_env                -     @375           
    axi_lite_control                uvm_env                               -     @396           
      item_rtr_port                 uvm_analysis_port                     -     @415           
      item_wtr_port                 uvm_analysis_port                     -     @405           
      master                        uvm_agent                             -     @788           
        ardrv                       uvm_driver #(REQ,RSP)                 -     @1463          
          item_read_imp             uvm_analysis_port                     -     @1492          
          rsp_port                  uvm_analysis_port                     -     @1482          
          seq_item_port             uvm_seq_item_pull_port                -     @1472          
          m_num_sent                integral                              32    'h0            
        arsqr                       axi_sequencer                         -     @1502          
          rsp_export                uvm_analysis_export                   -     @1511          
          seq_item_export           uvm_seq_item_pull_imp                 -     @1629          
          arbitration_queue         array                                 0     -              
          lock_queue                array                                 0     -              
          num_last_reqs             integral                              32    'd1            
          num_last_rsps             integral                              32    'd1            
        awdrv                       uvm_driver #(REQ,RSP)                 -     @935           
          item_read_imp             uvm_analysis_port                     -     @964           
          rsp_port                  uvm_analysis_port                     -     @954           
          seq_item_port             uvm_seq_item_pull_port                -     @944           
          m_num_sent                integral                              32    'h0            
        awsqr                       axi_sequencer                         -     @974           
          rsp_export                uvm_analysis_export                   -     @983           
          seq_item_export           uvm_seq_item_pull_imp                 -     @1101          
          arbitration_queue         array                                 0     -              
          lock_queue                array                                 0     -              
          num_last_reqs             integral                              32    'd1            
          num_last_rsps             integral                              32    'd1            
        bdrv                        uvm_driver #(REQ,RSP)                 -     @1287          
          item_read_imp             uvm_analysis_port                     -     @1316          
          rsp_port                  uvm_analysis_port                     -     @1306          
          seq_item_port             uvm_seq_item_pull_port                -     @1296          
          m_num_sent                integral                              32    'h0            
        bsqr                        axi_sequencer                         -     @1326          
          rsp_export                uvm_analysis_export                   -     @1335          
          seq_item_export           uvm_seq_item_pull_imp                 -     @1453          
          arbitration_queue         array                                 0     -              
          lock_queue                array                                 0     -              
          num_last_reqs             integral                              32    'd1            
          num_last_rsps             integral                              32    'd1            
        rdrv                        uvm_driver #(REQ,RSP)                 -     @1639          
          item_read_imp             uvm_analysis_port                     -     @1668          
          rsp_port                  uvm_analysis_port                     -     @1658          
          seq_item_port             uvm_seq_item_pull_port                -     @1648          
          m_num_sent                integral                              32    'h0            
        rsqr                        axi_sequencer                         -     @1678          
          rsp_export                uvm_analysis_export                   -     @1687          
          seq_item_export           uvm_seq_item_pull_imp                 -     @1805          
          arbitration_queue         array                                 0     -              
          lock_queue                array                                 0     -              
          num_last_reqs             integral                              32    'd1            
          num_last_rsps             integral                              32    'd1            
        wdrv                        uvm_driver #(REQ,RSP)                 -     @1111          
          item_read_imp             uvm_analysis_port                     -     @1140          
          rsp_port                  uvm_analysis_port                     -     @1130          
          seq_item_port             uvm_seq_item_pull_port                -     @1120          
          m_num_sent                integral                              32    'h0            
        wsqr                        axi_sequencer                         -     @1150          
          rsp_export                uvm_analysis_export                   -     @1159          
          seq_item_export           uvm_seq_item_pull_imp                 -     @1277          
          arbitration_queue         array                                 0     -              
          lock_queue                array                                 0     -              
          num_last_reqs             integral                              32    'd1            
          num_last_rsps             integral                              32    'd1            
      monitor                       uvm_monitor                           -     @610           
        item_ar2r_port              uvm_analysis_port                     -     @679           
        item_ar_port                uvm_analysis_port                     -     @649           
        item_aw2b_port              uvm_analysis_port                     -     @669           
        item_aw_port                uvm_analysis_port                     -     @619           
        item_b_port                 uvm_analysis_port                     -     @639           
        item_r_port                 uvm_analysis_port                     -     @659           
        item_w_port                 uvm_analysis_port                     -     @629           
        checks_enable               integral                              1     'h1            
        coverage_enable             integral                              1     'h1            
      state                         axi_state                             -     @689           
        ar2r_imp                    uvm_analysis_imp_ar2r                 -     @758           
        ar_imp                      uvm_analysis_imp_ar                   -     @728           
        aw2b_imp                    uvm_analysis_imp_aw2b                 -     @748           
        aw_imp                      uvm_analysis_imp_aw                   -     @698           
        b_imp                       uvm_analysis_imp_b                    -     @718           
        item_rtr_port               uvm_analysis_port                     -     @778           
        item_wtr_port               uvm_analysis_port                     -     @768           
        r_imp                       uvm_analysis_imp_r                    -     @738           
        w_imp                       uvm_analysis_imp_w                    -     @708           
        avg_rate                    integral                              32    'h0            
        exp_rate                    integral                              32    'h0            
        win_size                    integral                              32    'h0            
        bqnum_for_slaseq            integral                              32    'h0            
        rq_from_model_num           integral                              32    'h0            
      vsqr                          axi_virtual_sequencer                 -     @797           
        rsp_export                  uvm_analysis_export                   -     @806           
        seq_item_export             uvm_seq_item_pull_imp                 -     @924           
        arbitration_queue           array                                 0     -              
        lock_queue                  array                                 0     -              
        num_last_reqs               integral                              32    'd1            
        num_last_rsps               integral                              32    'd1            
      cfg                           axi_cfg                               -     @390           
        has_checker                 integral                              1     'h1            
        has_coverage                integral                              1     'h1            
        id_num                      integral                              32    'h1            
        reset_level                 reset_level_enum                      32    RESET_LEVEL_LOW
        drv_type                    drv_type_enum                         32    MASTER         
        write_latency_mode          latency_mode_enum                     32    CHANNEL_FIRST  
        read_latency_mode           latency_mode_enum                     32    CHANNEL_FIRST  
        clatency                    axi_latency                           -     @391           
          wr_latency                integral                              32    'h0            
          rd_latency                integral                              32    'h0            
    radiation_injector_virtual_sqr  radiation_injector_virtual_sequencer  -     @467           
      rsp_export                    uvm_analysis_export                   -     @476           
      seq_item_export               uvm_seq_item_pull_imp                 -     @594           
      arbitration_queue             array                                 0     -              
      lock_queue                    array                                 0     -              
      num_last_reqs                 integral                              32    'd1            
      num_last_rsps                 integral                              32    'd1            
    refm                            radiation_injector_reference_model    -     @425           
      trans_num_idx                 integral                              32    'h0            
    subsys_mon                      radiation_injector_subsystem_monitor  -     @438           
      control_rtr_imp               uvm_analysis_imp_axi_rtr_control      -     @457           
      control_wtr_imp               uvm_analysis_imp_axi_wtr_control      -     @447           
      scbd                          radiation_injector_scoreboard         -     @1892          
        refm                        radiation_injector_reference_model    -     @425           
          trans_num_idx             integral                              32    'h0            
    refm                            radiation_injector_reference_model    -     @425           
    radiation_injector_virtual_sqr  radiation_injector_virtual_sequencer  -     @467           
    radiation_injector_cfg          radiation_injector_config             -     @389           
      control_cfg                   axi_cfg                               -     @390           
        has_checker                 integral                              1     'h1            
        has_coverage                integral                              1     'h1            
        id_num                      integral                              32    'h1            
        reset_level                 reset_level_enum                      32    RESET_LEVEL_LOW
        drv_type                    drv_type_enum                         32    MASTER         
        write_latency_mode          latency_mode_enum                     32    CHANNEL_FIRST  
        read_latency_mode           latency_mode_enum                     32    CHANNEL_FIRST  
        clatency                    axi_latency                           -     @391           
          wr_latency                integral                              32    'h0            
          rd_latency                integral                              32    'h0            
      check_ena                     integral                              32    'h0            
      cover_ena                     integral                              32    'h0            
-----------------------------------------------------------------------------------------------

UVM_INFO D:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [100.00%] @ "1005000"
// RTL Simulation : 2 / 10 [100.00%] @ "1785000"
// RTL Simulation : 3 / 10 [100.00%] @ "2565000"
// RTL Simulation : 4 / 10 [100.00%] @ "3345000"
// RTL Simulation : 5 / 10 [100.00%] @ "4125000"
// RTL Simulation : 6 / 10 [100.00%] @ "4905000"
// RTL Simulation : 7 / 10 [100.00%] @ "5685000"
// RTL Simulation : 8 / 10 [100.00%] @ "6465000"
// RTL Simulation : 9 / 10 [100.00%] @ "7245000"
// RTL Simulation : 10 / 10 [100.00%] @ "8025000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8095 ns : File "D:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sat Feb 28 03:46:33 2026...
INFO: [COSIM 212-316] Starting C post checking ...

--- CSIM START (radiation_injector) ---
[EVENT] iter=0 idx=11068 old=0xAA55AA55 new=0xAE55AA55
[EVENT] iter=1 idx=5534 old=0xAA55AA55 new=0xAA558A55
[EVENT] iter=2 idx=2767 old=0xAA55AA55 new=0xAA55AA15
[EVENT] iter=3 idx=1383 old=0xAA55AA55 new=0xAA55AA5D
[EVENT] iter=4 idx=8883 old=0xAA55AA55 new=0xAA57AA55
[EVENT] iter=5 idx=4441 old=0xAA55AA55 new=0xAA55AB55
[EVENT] iter=6 idx=10412 old=0xAA55AA55 new=0xAA55AA45
[EVENT] iter=7 idx=13398 old=0xAA55AA55 new=0xAA51AA55
[EVENT] iter=8 idx=6699 old=0xAA55AA55 new=0xAA55A855
[EVENT] iter=9 idx=3349 old=0xAA55AA55 new=0xAA55AA45
Total flips: 10
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.077 seconds; peak allocated memory: 202.371 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 36s
