
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/utils_1/imports/synth_1/vga_control.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/utils_1/imports/synth_1/vga_control.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/clockDiv.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/hexTo7Segment.v:28]
INFO: [Synth 8-11241] undeclared symbol 'reset', assumed default net type 'wire' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/top.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.746 ; gain = 409.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockGenerator' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/clockGenerator.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockGenerator' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/clockGenerator.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'inputControl' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/inputControl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/inputControl.v:37]
INFO: [Synth 8-6155] done synthesizing module 'inputControl' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/inputControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'binary2DIG' [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/binary2DIG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary2DIG' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/binary2DIG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-7129] Port reset in module inputControl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.766 ; gain = 502.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.766 ; gain = 502.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.766 ; gain = 502.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1285.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1392.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1392.887 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 18    
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALU_Result0, operation Mode is: A*B.
DSP Report: operator ALU_Result0 is absorbed into DSP ALU_Result0.
WARNING: [Synth 8-7129] Port reset in module inputControl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A'*B'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   199|
|3     |DSP48E1 |     1|
|4     |LUT1    |   110|
|5     |LUT2    |   110|
|6     |LUT3    |   278|
|7     |LUT4    |    36|
|8     |LUT5    |    95|
|9     |LUT6    |   144|
|10    |FDRE    |   126|
|11    |IBUF    |     2|
|12    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1392.887 ; gain = 502.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.887 ; gain = 609.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1395.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1398.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ac4780a4
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1398.863 ; gain = 994.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/6/workspace/vivado/HwSynLabFinal/FinalProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 00:48:27 2022...
