#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 11 20:54:36 2023
# Process ID: 12936
# Current directory: E:/Arm/item/robei/item/step_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18452 E:\Arm\item\robei\item\step_top\step_top.xpr
# Log file: E:/Arm/item/robei/item/step_top/vivado.log
# Journal file: E:/Arm/item/robei/item/step_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Arm/item/robei/item/step_top/step_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 903.242 ; gain = 168.953
update_compile_order -fileset sources_1
close [ open E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_AB_control.v w ]
add_files E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_AB_control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu May 11 22:02:29 2023] Launched synth_1...
Run output will be captured here: E:/Arm/item/robei/item/step_top/step_top.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: step_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1204.191 ; gain = 109.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter UP_MOVE bound to: 3'b001 
	Parameter RIGHT_MOVE bound to: 3'b010 
	Parameter DOWN_MOVE bound to: 3'b011 
	Parameter RST_MOVE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'key' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
WARNING: [Synth 8-6014] Unused sequential element key_flag_reg_reg was removed.  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:92]
INFO: [Synth 8-6155] done synthesizing module 'key' (1#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
INFO: [Synth 8-6157] synthesizing module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-5788] Register step_cnt_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:54]
WARNING: [Synth 8-5788] Register step_now_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:115]
INFO: [Synth 8-6155] done synthesizing module 'step_control' (2#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
ERROR: [Synth 8-448] named port connection 'key_en' does not exist for instance 'A_step_control' of module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [Synth 8-344] instance 'B_step_control' has duplicate port connection for port 'stepper_dir' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:167]
ERROR: [Synth 8-6156] failed synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1244.797 ; gain = 149.941
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: step_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1244.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter UP_MOVE bound to: 3'b001 
	Parameter RIGHT_MOVE bound to: 3'b010 
	Parameter DOWN_MOVE bound to: 3'b011 
	Parameter RST_MOVE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'key' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
WARNING: [Synth 8-6014] Unused sequential element key_flag_reg_reg was removed.  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:92]
INFO: [Synth 8-6155] done synthesizing module 'key' (1#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
INFO: [Synth 8-6157] synthesizing module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-5788] Register step_cnt_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:54]
WARNING: [Synth 8-5788] Register step_now_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:115]
INFO: [Synth 8-6155] done synthesizing module 'step_control' (2#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
ERROR: [Synth 8-448] named port connection 'key_en' does not exist for instance 'A_step_control' of module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [Synth 8-6156] failed synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1249.793 ; gain = 4.996
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: step_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1249.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter UP_MOVE bound to: 3'b001 
	Parameter RIGHT_MOVE bound to: 3'b010 
	Parameter DOWN_MOVE bound to: 3'b011 
	Parameter RST_MOVE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'key' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
WARNING: [Synth 8-6014] Unused sequential element key_flag_reg_reg was removed.  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:92]
INFO: [Synth 8-6155] done synthesizing module 'key' (1#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
INFO: [Synth 8-6157] synthesizing module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-5788] Register step_cnt_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:54]
WARNING: [Synth 8-5788] Register step_now_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:115]
INFO: [Synth 8-6155] done synthesizing module 'step_control' (2#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-3848] Net led in module/entity step_top does not have driver. [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:44]
INFO: [Synth 8-6155] done synthesizing module 'step_top' (3#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
WARNING: [Synth 8-3331] design step_top has unconnected port led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1254.750 ; gain = 4.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1254.750 ; gain = 4.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1254.750 ; gain = 4.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc]
Finished Parsing XDC File [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1602.074 ; gain = 352.281
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1602.074 ; gain = 352.281
set_property top step_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
ERROR: [VRFC 10-1532] use of undefined macro clk_period [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:69]
ERROR: [VRFC 10-1412] syntax error near * [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:69]
ERROR: [VRFC 10-1412] syntax error near * [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:70]
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:51]
ERROR: [VRFC 10-2787] module step_tb ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_en on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:41]
ERROR: [VRFC 10-426] cannot find port step_pul on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:40]
ERROR: [VRFC 10-426] cannot find port step_dir on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:39]
ERROR: [VRFC 10-2063] Module <key> not found while processing module instance <u_key> [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:59]
ERROR: [VRFC 10-2063] Module <step_control> not found while processing module instance <A_step_control> [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1233] port step_dir_A is already connected [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:45]
ERROR: [VRFC 10-1233] port step_pul_A is already connected [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:46]
ERROR: [VRFC 10-1233] port step_en_A is already connected [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xsim.dir/step_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 22:11:59 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.668 ; gain = 6.293
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_AB_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_AB_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1613.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/step_tb/u_step_top/u_key/key_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.727 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/step_tb/u_step_top/u_key/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
ERROR: [VRFC 10-1532] use of undefined macro myrand [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:66]
ERROR: [VRFC 10-1412] syntax error near * [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:66]
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:57]
ERROR: [VRFC 10-2787] module step_tb ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
ERROR: [VRFC 10-1412] syntax error near * [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:66]
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:57]
ERROR: [VRFC 10-2787] module step_tb ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.055 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.301 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/step_tb/u_step_top/status}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/step_tb/u_step_top/step_end_flag}} 
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/step_tb/u_step_top/key_value}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
ERROR: [VRFC 10-1412] syntax error near ( [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:150]
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
ERROR: [VRFC 10-2787] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net step_end_A is not permitted [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [VRFC 10-529] concurrent assignment to a non-net step_end_B is not permitted [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:183]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register step_end_B is not permitted, left-hand side should be reg/integer/time/genvar [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [VRFC 10-2787] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register step_end_B is not permitted, left-hand side should be reg/integer/time/genvar [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [VRFC 10-2787] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register step_end_B is not permitted, left-hand side should be reg/integer/time/genvar [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [VRFC 10-2787] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register step_end_B is not permitted, left-hand side should be reg/integer/time/genvar [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
ERROR: [VRFC 10-2787] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:32]
ERROR: [Synth 8-2576] procedural assignment to a non-register step_end_B is not permitted [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:154]
INFO: [Synth 8-2350] module step_top ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
Failed to read verilog 'E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/status}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/key_value}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/step_end_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/step_end}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.324 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/step_move_en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1642.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.355 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/stpe_next}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/step_now}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.355 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1642.355 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1642.355 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/step_cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1642.355 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/A_step_control/step_cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1642.355 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1642.355 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.355 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/step_tb/u_step_top/u_key/sys_clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 23:30:11 2023...
