#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\SERGIO\DOCUME~1\DIGITA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\SERGIO\DOCUME~1\DIGITA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\SERGIO\DOCUME~1\DIGITA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\SERGIO\DOCUME~1\DIGITA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\SERGIO\DOCUME~1\DIGITA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022443c9f850 .scope module, "testbench" "testbench" 2 33;
 .timescale -9 -12;
v0000022443d165d0_0 .net "anode", 3 0, v0000022443d15c70_0;  1 drivers
v0000022443d15950_0 .var "clk", 0 0;
v0000022443d15b30_0 .var "opcode", 1 0;
v0000022443d15e50_0 .var "portA", 2 0;
v0000022443d15f90_0 .var "portB", 2 0;
v0000022443d16f30_0 .var "rst", 0 0;
v0000022443d15ef0_0 .net "sevenseg", 0 6, v0000022443d15a90_0;  1 drivers
S_0000022443c9f9e0 .scope module, "uut" "alu" 2 47, 3 4 0, S_0000022443c9f850;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "portA";
    .port_info 1 /INPUT 3 "portB";
    .port_info 2 /INPUT 2 "opcode";
    .port_info 3 /OUTPUT 7 "sevenseg";
    .port_info 4 /OUTPUT 4 "anode";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
L_0000022443dd0088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022443d16ad0_0 .net *"_ivl_11", 4 0, L_0000022443dd0088;  1 drivers
v0000022443d16170_0 .net "anode", 3 0, v0000022443d15c70_0;  alias, 1 drivers
v0000022443d16030_0 .net "clk", 0 0, v0000022443d15950_0;  1 drivers
v0000022443d16990_0 .var "init", 3 0;
v0000022443d162b0_0 .net "init_div", 0 0, L_0000022443d151d0;  1 drivers
v0000022443d16210_0 .net "init_isZero", 0 0, L_0000022443d160d0;  1 drivers
v0000022443d16e90_0 .net "init_sh_l", 0 0, L_0000022443d16350;  1 drivers
v0000022443d15450_0 .net "init_sh_r", 0 0, L_0000022443d16b70;  1 drivers
v0000022443d168f0_0 .var "int_bcd", 15 0;
v0000022443d153b0_0 .net "opcode", 1 0, v0000022443d15b30_0;  1 drivers
v0000022443d158b0_0 .net "portA", 2 0, v0000022443d15e50_0;  1 drivers
v0000022443d16710_0 .net "portB", 2 0, v0000022443d15f90_0;  1 drivers
v0000022443d15db0_0 .net "rst", 0 0, v0000022443d16f30_0;  1 drivers
o0000022443cbc888 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000022443d16670_0 .net "sal_div", 3 0, o0000022443cbc888;  0 drivers
v0000022443d15bd0_0 .net "sal_isZero", 5 0, L_0000022443d167b0;  1 drivers
v0000022443d16df0_0 .net "sal_sh_l", 3 0, L_0000022443c8dc20;  1 drivers
v0000022443d15130_0 .net "sal_sh_r", 3 0, L_0000022443c8d9f0;  1 drivers
v0000022443d16a30_0 .net "sevenseg", 0 6, v0000022443d15a90_0;  alias, 1 drivers
E_0000022443cba9b0/0 .event anyedge, v0000022443d153b0_0, v0000022443c903b0_0, v0000022443c8fe10_0, v0000022443d15bd0_0;
E_0000022443cba9b0/1 .event anyedge, v0000022443d16670_0;
E_0000022443cba9b0 .event/or E_0000022443cba9b0/0, E_0000022443cba9b0/1;
E_0000022443cba030 .event anyedge, v0000022443d153b0_0;
L_0000022443d16b70 .part v0000022443d16990_0, 0, 1;
L_0000022443d16350 .part v0000022443d16990_0, 1, 1;
L_0000022443d160d0 .part v0000022443d16990_0, 2, 1;
L_0000022443d151d0 .part v0000022443d16990_0, 3, 1;
L_0000022443d167b0 .concat [ 1 5 0 0], v0000022443c90130_0, L_0000022443dd0088;
S_0000022443c9fb70 .scope module, "Cero" "zero" 3 68, 4 2 0, S_0000022443c9f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "portA";
    .port_info 1 /INPUT 1 "init_isZero";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "comp";
L_0000022443c8dad0 .functor AND 1, v0000022443d15950_0, L_0000022443d160d0, C4<1>, C4<1>;
v0000022443c90090_0 .var "A", 2 0;
v0000022443c8fcd0_0 .net *"_ivl_4", 0 0, L_0000022443c8dad0;  1 drivers
v0000022443c90630_0 .net "clk", 0 0, v0000022443d15950_0;  alias, 1 drivers
v0000022443c8f7d0_0 .net "comp", 0 0, v0000022443c90130_0;  1 drivers
v0000022443c8f870_0 .net "init_isZero", 0 0, L_0000022443d160d0;  alias, 1 drivers
v0000022443c8f910_0 .net "portA", 2 0, v0000022443d15e50_0;  alias, 1 drivers
v0000022443c90130_0 .var "z", 0 0;
E_0000022443cba6b0 .event posedge, L_0000022443c8dad0;
S_0000022443cb0660 .scope module, "CorrerDer" "sh_r" 3 67, 5 2 0, S_0000022443c9f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "portA";
    .port_info 1 /INPUT 1 "init_sh_r";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 4 "sal_sh_r";
L_0000022443c8d9f0 .functor BUFZ 4, v0000022443c901d0_0, C4<0000>, C4<0000>, C4<0000>;
v0000022443c901d0_0 .var "A", 3 0;
v0000022443c8fa50_0 .net "clk", 0 0, v0000022443d15950_0;  alias, 1 drivers
v0000022443c90310_0 .net "init_sh_r", 0 0, L_0000022443d16b70;  alias, 1 drivers
v0000022443c8fb90_0 .net "portA", 2 0, v0000022443d15e50_0;  alias, 1 drivers
v0000022443c90590_0 .net "rst", 0 0, v0000022443d16f30_0;  alias, 1 drivers
v0000022443c903b0_0 .net "sal_sh_r", 3 0, L_0000022443c8d9f0;  alias, 1 drivers
E_0000022443cba070 .event posedge, v0000022443c90630_0;
S_0000022443cb07f0 .scope module, "CorrerIzq" "sh_l" 3 66, 6 2 0, S_0000022443c9f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "portA";
    .port_info 1 /INPUT 1 "init_sh_l";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 4 "sal_sh_l";
L_0000022443c8dc20 .functor BUFZ 4, v0000022443c90450_0, C4<0000>, C4<0000>, C4<0000>;
v0000022443c90450_0 .var "A", 3 0;
v0000022443c904f0_0 .net "clk", 0 0, v0000022443d15950_0;  alias, 1 drivers
v0000022443c8f9b0_0 .net "init_sh_l", 0 0, L_0000022443d16350;  alias, 1 drivers
v0000022443c8fc30_0 .net "portA", 2 0, v0000022443d15e50_0;  alias, 1 drivers
v0000022443c8fd70_0 .net "rst", 0 0, v0000022443d16f30_0;  alias, 1 drivers
v0000022443c8fe10_0 .net "sal_sh_l", 3 0, L_0000022443c8dc20;  alias, 1 drivers
S_0000022443cb0980 .scope module, "dp" "display" 3 72, 7 23 0, S_0000022443c9f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "num";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 7 "sseg";
    .port_info 3 /OUTPUT 4 "an";
    .port_info 4 /INPUT 1 "rst";
v0000022443d15c70_0 .var "an", 3 0;
v0000022443d15d10_0 .var "bcd", 3 0;
v0000022443d159f0_0 .var "cfreq", 28 0;
v0000022443d15810_0 .net "clk", 0 0, v0000022443d15950_0;  alias, 1 drivers
v0000022443d15310_0 .var "count", 1 0;
v0000022443d156d0_0 .net "enable", 0 0, L_0000022443d16850;  1 drivers
v0000022443d163f0_0 .net "num", 15 0, v0000022443d168f0_0;  1 drivers
v0000022443d15090_0 .net "rst", 0 0, v0000022443d16f30_0;  alias, 1 drivers
v0000022443d15770_0 .net "sseg", 0 6, v0000022443d15a90_0;  alias, 1 drivers
E_0000022443cba130 .event posedge, v0000022443d156d0_0;
L_0000022443d16850 .part v0000022443d159f0_0, 16, 1;
S_0000022443c9de10 .scope module, "bcdtosseg" "BCDtoSSeg" 7 34, 8 23 0, S_0000022443cb0980;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /OUTPUT 7 "SSeg";
v0000022443c8ff50_0 .net "BCD", 3 0, v0000022443d15d10_0;  1 drivers
v0000022443d15a90_0 .var "SSeg", 6 0;
E_0000022443cba270 .event anyedge, v0000022443c8ff50_0;
    .scope S_0000022443cb07f0;
T_0 ;
    %wait E_0000022443cba070;
    %load/vec4 v0000022443c8fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022443c8fc30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022443c90450_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022443c8f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000022443c90450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022443c90450_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022443cb0660;
T_1 ;
    %wait E_0000022443cba070;
    %load/vec4 v0000022443c90590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022443c8fb90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022443c901d0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022443c90310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000022443c901d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000022443c901d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022443c9fb70;
T_2 ;
    %wait E_0000022443cba6b0;
    %load/vec4 v0000022443c8f910_0;
    %store/vec4 v0000022443c90090_0, 0, 3;
    %load/vec4 v0000022443c90090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022443c90130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022443c90130_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022443c9de10;
T_3 ;
    %wait E_0000022443cba270;
    %load/vec4 v0000022443c8ff50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 39, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0000022443d15a90_0, 0, 7;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022443cb0980;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022443d15d10_0, 0, 4;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0000022443d159f0_0, 0, 29;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022443d15310_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0000022443cb0980;
T_5 ;
    %wait E_0000022443cba070;
    %load/vec4 v0000022443d15090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0000022443d159f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022443d159f0_0;
    %addi 1, 0, 29;
    %assign/vec4 v0000022443d159f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022443cb0980;
T_6 ;
    %wait E_0000022443cba130;
    %load/vec4 v0000022443d15090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022443d15310_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000022443d15c70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022443d15310_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000022443d15310_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000022443d15c70_0, 0;
    %load/vec4 v0000022443d15310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000022443d163f0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000022443d15d10_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000022443d15c70_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000022443d163f0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0000022443d15d10_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000022443d15c70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000022443d163f0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0000022443d15d10_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000022443d15c70_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022443c9f9e0;
T_7 ;
    %wait E_0000022443cba030;
    %load/vec4 v0000022443d153b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022443d16990_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022443d16990_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022443d16990_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022443d16990_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022443d16990_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022443c9f9e0;
T_8 ;
    %wait E_0000022443cba9b0;
    %load/vec4 v0000022443d153b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022443d168f0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000022443d15130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v0000022443d168f0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000022443d16df0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v0000022443d168f0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000022443d15bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v0000022443d168f0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000022443d16670_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v0000022443d168f0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000022443c9f850;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022443d15b30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022443d15950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000022443d15e50_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022443d15f90_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022443d15b30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022443d15b30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022443d16f30_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022443d15b30_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0000022443c9f850;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v0000022443d15950_0;
    %inv;
    %store/vec4 v0000022443d15950_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022443c9f850;
T_11 ;
    %vpi_call 2 91 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022443c9f850 {0 0 0};
    %delay 2100000000, 0;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./zero.v";
    "./sh_r.v";
    "./sh_l.v";
    "./display.v";
    "./BCDtoSseg.v";
