
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream plus stride based prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 14563405 heartbeat IPC: 1.04566 cumulative IPC: 0.601443 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 30970989 heartbeat IPC: 0.609474 cumulative IPC: 0.606774 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 47241489 heartbeat IPC: 0.614609 cumulative IPC: 0.609884 (Simulation time: 0 hr 1 min 13 sec) 
Finished CPU 0 instructions: 25000004 cycles: 40991414 cumulative IPC: 0.609884 (Simulation time: 0 hr 1 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.609884 instructions: 25000004 cycles: 40991414
cpu0_DTLB TOTAL     ACCESS:    4749315  HIT:    4741189  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3939725  HIT:    3931602  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.083 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.174 cycles
cpu0_L1D TOTAL     ACCESS:    5551078  HIT:    4948382  MISS:     602696
cpu0_L1D LOAD      ACCESS:    3385722  HIT:    2783943  MISS:     601779
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.2098 cycles
cpu0_L2C TOTAL     ACCESS:    1033315  HIT:     557849  MISS:     475466
cpu0_L2C LOAD      ACCESS:     601779  HIT:     555300  MISS:      46479
cpu0_L2C RFO       ACCESS:        172  HIT:          1  MISS:        171
cpu0_L2C PREFETCH  ACCESS:     429055  HIT:        374  MISS:     428681
cpu0_L2C WRITEBACK ACCESS:       1564  HIT:       1564  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        610  MISS:        135
cpu0_L2C PREFETCH  REQUESTED:     434282  ISSUED:     434282  USEFUL:     403567  USELESS:      30313
cpu0_L2C AVERAGE MISS LATENCY: 103.501 cycles
LLC TOTAL     ACCESS:     476084  HIT:       1404  MISS:     474680
LLC LOAD      ACCESS:      41278  HIT:        655  MISS:      40623
LLC RFO       ACCESS:        171  HIT:          0  MISS:        171
LLC PREFETCH  ACCESS:     433882  HIT:         67  MISS:     433815
LLC WRITEBACK ACCESS:        618  HIT:        618  MISS:          0
LLC TRANSLATION ACCESS:        135  HIT:         64  MISS:         71
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 84.6145 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     388571  ROW_BUFFER_MISS:      86109
 DBUS AVG_CONGESTED_CYCLE:    3.99426
 WQ ROW_BUFFER_HIT:        334  ROW_BUFFER_MISS:        280  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4556
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

