
sd-card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048fc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004acc  08004acc  00014acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c44  08004c44  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004c44  08004c44  00014c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c4c  08004c4c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c4c  08004c4c  00014c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c50  08004c50  00014c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004c54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000070  08004cc4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08004cc4  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9cb  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cac  00000000  00000000  0002ba6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002d718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  0002e0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022580  00000000  00000000  0002e9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccef  00000000  00000000  00050f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbe5b  00000000  00000000  0005dc1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00129a7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ef0  00000000  00000000  00129acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004ab4 	.word	0x08004ab4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004ab4 	.word	0x08004ab4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005bc:	f000 fc24 	bl	8000e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c0:	f000 f90c 	bl	80007dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c4:	f000 f9d8 	bl	8000978 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c8:	f000 f9ac 	bl	8000924 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80005cc:	f000 f974 	bl	80008b8 <MX_SPI2_Init>
//  MX_FATFS_Init();
  /* USER CODE BEGIN 2 */

  printf("\r\n-------------\r\n-------------\r\n  Starting...\r\n-------------\r\n-------------\r\n\r\n\r\n");
 80005d0:	487a      	ldr	r0, [pc, #488]	; (80007bc <main+0x208>)
 80005d2:	f003 faf1 	bl	8003bb8 <puts>
//  sd_init();


  uint8_t buff[1024] = {0};
 80005d6:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80005da:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	3304      	adds	r3, #4
 80005e4:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 fa56 	bl	8003a9c <memset>
  uint8_t buff2[1024] = {0};
 80005f0:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80005f4:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	3304      	adds	r3, #4
 80005fe:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f003 fa49 	bl	8003a9c <memset>
  DSTATUS status = USER_initialize(0);
 800060a:	2000      	movs	r0, #0
 800060c:	f002 fe80 	bl	8003310 <USER_initialize>
 8000610:	4603      	mov	r3, r0
 8000612:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("init status: %u\r\n",status);
 8000616:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 800061a:	4619      	mov	r1, r3
 800061c:	4868      	ldr	r0, [pc, #416]	; (80007c0 <main+0x20c>)
 800061e:	f003 fa45 	bl	8003aac <iprintf>


  for(int ii=0; ii<1024; ii++){
 8000622:	2300      	movs	r3, #0
 8000624:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 8000628:	e00d      	b.n	8000646 <main+0x92>
//	  buff2[ii] = ii&0xFF;
	  buff2[ii] = 0xAA;
 800062a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800062e:	f5a3 6201 	sub.w	r2, r3, #2064	; 0x810
 8000632:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8000636:	4413      	add	r3, r2
 8000638:	22aa      	movs	r2, #170	; 0xaa
 800063a:	701a      	strb	r2, [r3, #0]
  for(int ii=0; ii<1024; ii++){
 800063c:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8000640:	3301      	adds	r3, #1
 8000642:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 8000646:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800064a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800064e:	dbec      	blt.n	800062a <main+0x76>
  }
  status = USER_write(0,buff2,0,1);
 8000650:	f107 0108 	add.w	r1, r7, #8
 8000654:	2301      	movs	r3, #1
 8000656:	2200      	movs	r2, #0
 8000658:	2000      	movs	r0, #0
 800065a:	f002 fff5 	bl	8003648 <USER_write>
 800065e:	4603      	mov	r3, r0
 8000660:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f

  printf("write status: %u\r\n",status);
 8000664:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000668:	4619      	mov	r1, r3
 800066a:	4856      	ldr	r0, [pc, #344]	; (80007c4 <main+0x210>)
 800066c:	f003 fa1e 	bl	8003aac <iprintf>

  status = USER_read(0,buff,0,2);
 8000670:	f507 6181 	add.w	r1, r7, #1032	; 0x408
 8000674:	2302      	movs	r3, #2
 8000676:	2200      	movs	r2, #0
 8000678:	2000      	movs	r0, #0
 800067a:	f002 fef9 	bl	8003470 <USER_read>
 800067e:	4603      	mov	r3, r0
 8000680:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("read status: %u\r\n",status);
 8000684:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000688:	4619      	mov	r1, r3
 800068a:	484f      	ldr	r0, [pc, #316]	; (80007c8 <main+0x214>)
 800068c:	f003 fa0e 	bl	8003aac <iprintf>

//  read_block(0x0,buff);
//  read_block(0x1,buff);

  //Debug - print out block
  for(int ii=0; ii<1024; ii++){
 8000690:	2300      	movs	r3, #0
 8000692:	f8c7 3810 	str.w	r3, [r7, #2064]	; 0x810
 8000696:	e012      	b.n	80006be <main+0x10a>
	  printf("(%i,%i)\r\n",ii,buff[ii]);
 8000698:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800069c:	f5a3 6282 	sub.w	r2, r3, #1040	; 0x410
 80006a0:	f8d7 3810 	ldr.w	r3, [r7, #2064]	; 0x810
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	f8d7 1810 	ldr.w	r1, [r7, #2064]	; 0x810
 80006ae:	4847      	ldr	r0, [pc, #284]	; (80007cc <main+0x218>)
 80006b0:	f003 f9fc 	bl	8003aac <iprintf>
  for(int ii=0; ii<1024; ii++){
 80006b4:	f8d7 3810 	ldr.w	r3, [r7, #2064]	; 0x810
 80006b8:	3301      	adds	r3, #1
 80006ba:	f8c7 3810 	str.w	r3, [r7, #2064]	; 0x810
 80006be:	f8d7 3810 	ldr.w	r3, [r7, #2064]	; 0x810
 80006c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80006c6:	dbe7      	blt.n	8000698 <main+0xe4>

  //Debug - print out block
  //for(int ii=0; ii<512; ii++){
//	  printf("(%i,%i)\r\n",ii,buff[ii]);
//  }
  int cbuff = 0;
 80006c8:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80006cc:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
  status = USER_ioctl(0,CTRL_SYNC,NULL);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2100      	movs	r1, #0
 80006d8:	2000      	movs	r0, #0
 80006da:	f003 f8ff 	bl	80038dc <USER_ioctl>
 80006de:	4603      	mov	r3, r0
 80006e0:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("status:%u \r\n",status);
 80006e4:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 80006e8:	4619      	mov	r1, r3
 80006ea:	4839      	ldr	r0, [pc, #228]	; (80007d0 <main+0x21c>)
 80006ec:	f003 f9de 	bl	8003aac <iprintf>
  //USER_ioctl(0,GET_SECTOR_COUNT,NULL);
  status = USER_ioctl(0,GET_BLOCK_SIZE, &cbuff);
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	461a      	mov	r2, r3
 80006f4:	2103      	movs	r1, #3
 80006f6:	2000      	movs	r0, #0
 80006f8:	f003 f8f0 	bl	80038dc <USER_ioctl>
 80006fc:	4603      	mov	r3, r0
 80006fe:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("status:%u \r\n",status);
 8000702:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000706:	4619      	mov	r1, r3
 8000708:	4831      	ldr	r0, [pc, #196]	; (80007d0 <main+0x21c>)
 800070a:	f003 f9cf 	bl	8003aac <iprintf>
  printf("\tbuffer:%u \r\n",cbuff);
 800070e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8000712:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4619      	mov	r1, r3
 800071a:	482e      	ldr	r0, [pc, #184]	; (80007d4 <main+0x220>)
 800071c:	f003 f9c6 	bl	8003aac <iprintf>


  status = USER_ioctl(0,GET_SECTOR_SIZE, &cbuff);
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	461a      	mov	r2, r3
 8000724:	2102      	movs	r1, #2
 8000726:	2000      	movs	r0, #0
 8000728:	f003 f8d8 	bl	80038dc <USER_ioctl>
 800072c:	4603      	mov	r3, r0
 800072e:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("status:%u \r\n",status);
 8000732:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000736:	4619      	mov	r1, r3
 8000738:	4825      	ldr	r0, [pc, #148]	; (80007d0 <main+0x21c>)
 800073a:	f003 f9b7 	bl	8003aac <iprintf>
  printf("\tbuffer:%u \r\n",cbuff);
 800073e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8000742:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4619      	mov	r1, r3
 800074a:	4822      	ldr	r0, [pc, #136]	; (80007d4 <main+0x220>)
 800074c:	f003 f9ae 	bl	8003aac <iprintf>

  status = USER_ioctl(0,GET_SECTOR_COUNT, &cbuff);
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	461a      	mov	r2, r3
 8000754:	2101      	movs	r1, #1
 8000756:	2000      	movs	r0, #0
 8000758:	f003 f8c0 	bl	80038dc <USER_ioctl>
 800075c:	4603      	mov	r3, r0
 800075e:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("status:%u \r\n",status);
 8000762:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000766:	4619      	mov	r1, r3
 8000768:	4819      	ldr	r0, [pc, #100]	; (80007d0 <main+0x21c>)
 800076a:	f003 f99f 	bl	8003aac <iprintf>
  printf("\tbuffer:%u \r\n",cbuff);
 800076e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8000772:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4619      	mov	r1, r3
 800077a:	4816      	ldr	r0, [pc, #88]	; (80007d4 <main+0x220>)
 800077c:	f003 f996 	bl	8003aac <iprintf>

  status = USER_ioctl(0,CTRL_TRIM, NULL);
 8000780:	2200      	movs	r2, #0
 8000782:	2104      	movs	r1, #4
 8000784:	2000      	movs	r0, #0
 8000786:	f003 f8a9 	bl	80038dc <USER_ioctl>
 800078a:	4603      	mov	r3, r0
 800078c:	f887 380f 	strb.w	r3, [r7, #2063]	; 0x80f
  printf("status:%u \r\n",status);
 8000790:	f897 380f 	ldrb.w	r3, [r7, #2063]	; 0x80f
 8000794:	4619      	mov	r1, r3
 8000796:	480e      	ldr	r0, [pc, #56]	; (80007d0 <main+0x21c>)
 8000798:	f003 f988 	bl	8003aac <iprintf>

  while (1)
  {
    /* USER CODE END WHILE */

	  int x = HAL_GetTick();
 800079c:	f000 fb9a 	bl	8000ed4 <HAL_GetTick>
 80007a0:	4603      	mov	r3, r0
 80007a2:	f8c7 3808 	str.w	r3, [r7, #2056]	; 0x808
	  printf("Tick:%i\r\n",x);
 80007a6:	f8d7 1808 	ldr.w	r1, [r7, #2056]	; 0x808
 80007aa:	480b      	ldr	r0, [pc, #44]	; (80007d8 <main+0x224>)
 80007ac:	f003 f97e 	bl	8003aac <iprintf>
	  HAL_Delay(50000);
 80007b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80007b4:	f000 fb9a 	bl	8000eec <HAL_Delay>
  {
 80007b8:	e7f0      	b.n	800079c <main+0x1e8>
 80007ba:	bf00      	nop
 80007bc:	08004acc 	.word	0x08004acc
 80007c0:	08004b20 	.word	0x08004b20
 80007c4:	08004b34 	.word	0x08004b34
 80007c8:	08004b48 	.word	0x08004b48
 80007cc:	08004b5c 	.word	0x08004b5c
 80007d0:	08004b68 	.word	0x08004b68
 80007d4:	08004b78 	.word	0x08004b78
 80007d8:	08004b88 	.word	0x08004b88

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b094      	sub	sp, #80	; 0x50
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	2234      	movs	r2, #52	; 0x34
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f003 f956 	bl	8003a9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f0:	f107 0308 	add.w	r3, r7, #8
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4b2a      	ldr	r3, [pc, #168]	; (80008b0 <SystemClock_Config+0xd4>)
 8000806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000808:	4a29      	ldr	r2, [pc, #164]	; (80008b0 <SystemClock_Config+0xd4>)
 800080a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080e:	6413      	str	r3, [r2, #64]	; 0x40
 8000810:	4b27      	ldr	r3, [pc, #156]	; (80008b0 <SystemClock_Config+0xd4>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800081c:	2300      	movs	r3, #0
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	4b24      	ldr	r3, [pc, #144]	; (80008b4 <SystemClock_Config+0xd8>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000828:	4a22      	ldr	r2, [pc, #136]	; (80008b4 <SystemClock_Config+0xd8>)
 800082a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <SystemClock_Config+0xd8>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800083c:	2302      	movs	r3, #2
 800083e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000840:	2301      	movs	r3, #1
 8000842:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000844:	2310      	movs	r3, #16
 8000846:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000848:	2302      	movs	r3, #2
 800084a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800084c:	2300      	movs	r3, #0
 800084e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000850:	2310      	movs	r3, #16
 8000852:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000854:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000858:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800085a:	2304      	movs	r3, #4
 800085c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800085e:	2302      	movs	r3, #2
 8000860:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000862:	2302      	movs	r3, #2
 8000864:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 031c 	add.w	r3, r7, #28
 800086a:	4618      	mov	r0, r3
 800086c:	f001 f940 	bl	8001af0 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000876:	f000 f8ff 	bl	8000a78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	230f      	movs	r3, #15
 800087c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2302      	movs	r3, #2
 8000880:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800088a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	2102      	movs	r1, #2
 8000896:	4618      	mov	r0, r3
 8000898:	f000 fde0 	bl	800145c <HAL_RCC_ClockConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008a2:	f000 f8e9 	bl	8000a78 <Error_Handler>
  }
}
 80008a6:	bf00      	nop
 80008a8:	3750      	adds	r7, #80	; 0x50
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40007000 	.word	0x40007000

080008b8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008bc:	4b17      	ldr	r3, [pc, #92]	; (800091c <MX_SPI2_Init+0x64>)
 80008be:	4a18      	ldr	r2, [pc, #96]	; (8000920 <MX_SPI2_Init+0x68>)
 80008c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008c2:	4b16      	ldr	r3, [pc, #88]	; (800091c <MX_SPI2_Init+0x64>)
 80008c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <MX_SPI2_Init+0x64>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <MX_SPI2_Init+0x64>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_SPI2_Init+0x64>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_SPI2_Init+0x64>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_SPI2_Init+0x64>)
 80008e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008e8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_SPI2_Init+0x64>)
 80008ec:	2230      	movs	r2, #48	; 0x30
 80008ee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f0:	4b0a      	ldr	r3, [pc, #40]	; (800091c <MX_SPI2_Init+0x64>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_SPI2_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <MX_SPI2_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <MX_SPI2_Init+0x64>)
 8000904:	220a      	movs	r2, #10
 8000906:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000908:	4804      	ldr	r0, [pc, #16]	; (800091c <MX_SPI2_Init+0x64>)
 800090a:	f001 fb8f 	bl	800202c <HAL_SPI_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000914:	f000 f8b0 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000008c 	.word	0x2000008c
 8000920:	40003800 	.word	0x40003800

08000924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 800092a:	4a12      	ldr	r2, [pc, #72]	; (8000974 <MX_USART2_UART_Init+0x50>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 8000930:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800095a:	4805      	ldr	r0, [pc, #20]	; (8000970 <MX_USART2_UART_Init+0x4c>)
 800095c:	f001 ff98 	bl	8002890 <HAL_UART_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000966:	f000 f887 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000e4 	.word	0x200000e4
 8000974:	40004400 	.word	0x40004400

08000978 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08a      	sub	sp, #40	; 0x28
 800097c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	4b2d      	ldr	r3, [pc, #180]	; (8000a48 <MX_GPIO_Init+0xd0>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a2c      	ldr	r2, [pc, #176]	; (8000a48 <MX_GPIO_Init+0xd0>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b2a      	ldr	r3, [pc, #168]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0304 	and.w	r3, r3, #4
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b26      	ldr	r3, [pc, #152]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a25      	ldr	r2, [pc, #148]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	4b1f      	ldr	r3, [pc, #124]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a1e      	ldr	r2, [pc, #120]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a17      	ldr	r2, [pc, #92]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_GPIO_Init+0xd0>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2102      	movs	r1, #2
 8000a02:	4812      	ldr	r0, [pc, #72]	; (8000a4c <MX_GPIO_Init+0xd4>)
 8000a04:	f000 fd10 	bl	8001428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a0e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	480c      	ldr	r0, [pc, #48]	; (8000a50 <MX_GPIO_Init+0xd8>)
 8000a20:	f000 fb6e 	bl	8001100 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000a24:	2302      	movs	r3, #2
 8000a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4804      	ldr	r0, [pc, #16]	; (8000a4c <MX_GPIO_Init+0xd4>)
 8000a3c:	f000 fb60 	bl	8001100 <HAL_GPIO_Init>

}
 8000a40:	bf00      	nop
 8000a42:	3728      	adds	r7, #40	; 0x28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020400 	.word	0x40020400
 8000a50:	40020800 	.word	0x40020800

08000a54 <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000a5c:	1d39      	adds	r1, r7, #4
 8000a5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a62:	2201      	movs	r2, #1
 8000a64:	4803      	ldr	r0, [pc, #12]	; (8000a74 <__io_putchar+0x20>)
 8000a66:	f001 ff60 	bl	800292a <HAL_UART_Transmit>

  return ch;
 8000a6a:	687b      	ldr	r3, [r7, #4]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200000e4 	.word	0x200000e4

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <Error_Handler+0x8>
	...

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	4a0f      	ldr	r2, [pc, #60]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a98:	6453      	str	r3, [r2, #68]	; 0x44
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	4a08      	ldr	r2, [pc, #32]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ac2:	2007      	movs	r0, #7
 8000ac4:	f000 fae8 	bl	8001098 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	; 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a19      	ldr	r2, [pc, #100]	; (8000b58 <HAL_SPI_MspInit+0x84>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d12c      	bne.n	8000b50 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	4a17      	ldr	r2, [pc, #92]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b04:	6413      	str	r3, [r2, #64]	; 0x40
 8000b06:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	4a10      	ldr	r2, [pc, #64]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b1c:	f043 0302 	orr.w	r3, r3, #2
 8000b20:	6313      	str	r3, [r2, #48]	; 0x30
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b2e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b40:	2305      	movs	r3, #5
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4805      	ldr	r0, [pc, #20]	; (8000b60 <HAL_SPI_MspInit+0x8c>)
 8000b4c:	f000 fad8 	bl	8001100 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000b50:	bf00      	nop
 8000b52:	3728      	adds	r7, #40	; 0x28
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40003800 	.word	0x40003800
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020400 	.word	0x40020400

08000b64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	; 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a19      	ldr	r2, [pc, #100]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d12b      	bne.n	8000bde <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8e:	4a17      	ldr	r2, [pc, #92]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b94:	6413      	str	r3, [r2, #64]	; 0x40
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a10      	ldr	r2, [pc, #64]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <HAL_UART_MspInit+0x88>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bbe:	230c      	movs	r3, #12
 8000bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bce:	2307      	movs	r3, #7
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <HAL_UART_MspInit+0x8c>)
 8000bda:	f000 fa91 	bl	8001100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	; 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40004400 	.word	0x40004400
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020000 	.word	0x40020000

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf8:	e7fe      	b.n	8000bf8 <NMI_Handler+0x4>

08000bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfe:	e7fe      	b.n	8000bfe <HardFault_Handler+0x4>

08000c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <MemManage_Handler+0x4>

08000c06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <BusFault_Handler+0x4>

08000c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <UsageFault_Handler+0x4>

08000c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c40:	f000 f934 	bl	8000eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	e00a      	b.n	8000c70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5a:	f3af 8000 	nop.w
 8000c5e:	4601      	mov	r1, r0
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	60ba      	str	r2, [r7, #8]
 8000c66:	b2ca      	uxtb	r2, r1
 8000c68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	617b      	str	r3, [r7, #20]
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	dbf0      	blt.n	8000c5a <_read+0x12>
  }

  return len;
 8000c78:	687b      	ldr	r3, [r7, #4]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3718      	adds	r7, #24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b086      	sub	sp, #24
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	e009      	b.n	8000ca8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	1c5a      	adds	r2, r3, #1
 8000c98:	60ba      	str	r2, [r7, #8]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fed9 	bl	8000a54 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	697a      	ldr	r2, [r7, #20]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	dbf1      	blt.n	8000c94 <_write+0x12>
  }
  return len;
 8000cb0:	687b      	ldr	r3, [r7, #4]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <_close>:

int _close(int file)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	b083      	sub	sp, #12
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
 8000cda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ce2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <_isatty>:

int _isatty(int file)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfa:	2301      	movs	r3, #1
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
	...

08000d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d2c:	4a14      	ldr	r2, [pc, #80]	; (8000d80 <_sbrk+0x5c>)
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <_sbrk+0x60>)
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d38:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <_sbrk+0x64>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d40:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <_sbrk+0x64>)
 8000d42:	4a12      	ldr	r2, [pc, #72]	; (8000d8c <_sbrk+0x68>)
 8000d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d207      	bcs.n	8000d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d54:	f002 fe78 	bl	8003a48 <__errno>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d62:	e009      	b.n	8000d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <_sbrk+0x64>)
 8000d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3718      	adds	r7, #24
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20020000 	.word	0x20020000
 8000d84:	00000400 	.word	0x00000400
 8000d88:	20000128 	.word	0x20000128
 8000d8c:	20000240 	.word	0x20000240

08000d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <SystemInit+0x20>)
 8000d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d9a:	4a05      	ldr	r2, [pc, #20]	; (8000db0 <SystemInit+0x20>)
 8000d9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000da0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000db8:	480d      	ldr	r0, [pc, #52]	; (8000df0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dba:	490e      	ldr	r1, [pc, #56]	; (8000df4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dbc:	4a0e      	ldr	r2, [pc, #56]	; (8000df8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dc0:	e002      	b.n	8000dc8 <LoopCopyDataInit>

08000dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc6:	3304      	adds	r3, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dcc:	d3f9      	bcc.n	8000dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dce:	4a0b      	ldr	r2, [pc, #44]	; (8000dfc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dd0:	4c0b      	ldr	r4, [pc, #44]	; (8000e00 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd4:	e001      	b.n	8000dda <LoopFillZerobss>

08000dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd8:	3204      	adds	r2, #4

08000dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ddc:	d3fb      	bcc.n	8000dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dde:	f7ff ffd7 	bl	8000d90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000de2:	f002 fe37 	bl	8003a54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000de6:	f7ff fbe5 	bl	80005b4 <main>
  bx  lr    
 8000dea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000df4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000df8:	08004c54 	.word	0x08004c54
  ldr r2, =_sbss
 8000dfc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e00:	20000240 	.word	0x20000240

08000e04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e04:	e7fe      	b.n	8000e04 <ADC_IRQHandler>
	...

08000e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a0d      	ldr	r2, [pc, #52]	; (8000e48 <HAL_Init+0x40>)
 8000e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e18:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <HAL_Init+0x40>)
 8000e1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <HAL_Init+0x40>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <HAL_Init+0x40>)
 8000e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e30:	2003      	movs	r0, #3
 8000e32:	f000 f931 	bl	8001098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f000 f808 	bl	8000e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e3c:	f7ff fe22 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40023c00 	.word	0x40023c00

08000e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_InitTick+0x54>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_InitTick+0x58>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f93b 	bl	80010e6 <HAL_SYSTICK_Config>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e00e      	b.n	8000e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b0f      	cmp	r3, #15
 8000e7e:	d80a      	bhi.n	8000e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e80:	2200      	movs	r2, #0
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e88:	f000 f911 	bl	80010ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e8c:	4a06      	ldr	r2, [pc, #24]	; (8000ea8 <HAL_InitTick+0x5c>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e000      	b.n	8000e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000000 	.word	0x20000000
 8000ea4:	20000008 	.word	0x20000008
 8000ea8:	20000004 	.word	0x20000004

08000eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x20>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_IncTick+0x24>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_IncTick+0x24>)
 8000ebe:	6013      	str	r3, [r2, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	2000012c 	.word	0x2000012c

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <HAL_GetTick+0x14>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	2000012c 	.word	0x2000012c

08000eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef4:	f7ff ffee 	bl	8000ed4 <HAL_GetTick>
 8000ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f04:	d005      	beq.n	8000f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f06:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <HAL_Delay+0x44>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4413      	add	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f12:	bf00      	nop
 8000f14:	f7ff ffde 	bl	8000ed4 <HAL_GetTick>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d8f7      	bhi.n	8000f14 <HAL_Delay+0x28>
  {
  }
}
 8000f24:	bf00      	nop
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008

08000f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f50:	4013      	ands	r3, r2
 8000f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f66:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	60d3      	str	r3, [r2, #12]
}
 8000f6c:	bf00      	nop
 8000f6e:	3714      	adds	r7, #20
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <__NVIC_GetPriorityGrouping+0x18>)
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	0a1b      	lsrs	r3, r3, #8
 8000f86:	f003 0307 	and.w	r3, r3, #7
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	6039      	str	r1, [r7, #0]
 8000fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	db0a      	blt.n	8000fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	490c      	ldr	r1, [pc, #48]	; (8000fe4 <__NVIC_SetPriority+0x4c>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	0112      	lsls	r2, r2, #4
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	440b      	add	r3, r1
 8000fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc0:	e00a      	b.n	8000fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <__NVIC_SetPriority+0x50>)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	f003 030f 	and.w	r3, r3, #15
 8000fce:	3b04      	subs	r3, #4
 8000fd0:	0112      	lsls	r2, r2, #4
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	761a      	strb	r2, [r3, #24]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000e100 	.word	0xe000e100
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b089      	sub	sp, #36	; 0x24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f1c3 0307 	rsb	r3, r3, #7
 8001006:	2b04      	cmp	r3, #4
 8001008:	bf28      	it	cs
 800100a:	2304      	movcs	r3, #4
 800100c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3304      	adds	r3, #4
 8001012:	2b06      	cmp	r3, #6
 8001014:	d902      	bls.n	800101c <NVIC_EncodePriority+0x30>
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	3b03      	subs	r3, #3
 800101a:	e000      	b.n	800101e <NVIC_EncodePriority+0x32>
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43da      	mvns	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	401a      	ands	r2, r3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001034:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	43d9      	mvns	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	4313      	orrs	r3, r2
         );
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001064:	d301      	bcc.n	800106a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001066:	2301      	movs	r3, #1
 8001068:	e00f      	b.n	800108a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106a:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <SysTick_Config+0x40>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001072:	210f      	movs	r1, #15
 8001074:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001078:	f7ff ff8e 	bl	8000f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x40>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x40>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ff47 	bl	8000f34 <__NVIC_SetPriorityGrouping>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c0:	f7ff ff5c 	bl	8000f7c <__NVIC_GetPriorityGrouping>
 80010c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	6978      	ldr	r0, [r7, #20]
 80010cc:	f7ff ff8e 	bl	8000fec <NVIC_EncodePriority>
 80010d0:	4602      	mov	r2, r0
 80010d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff5d 	bl	8000f98 <__NVIC_SetPriority>
}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ffb0 	bl	8001054 <SysTick_Config>
 80010f4:	4603      	mov	r3, r0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	; 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001112:	2300      	movs	r3, #0
 8001114:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	e165      	b.n	80013e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800111c:	2201      	movs	r2, #1
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	429a      	cmp	r2, r3
 8001136:	f040 8154 	bne.w	80013e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	2b01      	cmp	r3, #1
 8001144:	d005      	beq.n	8001152 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800114e:	2b02      	cmp	r3, #2
 8001150:	d130      	bne.n	80011b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	2203      	movs	r2, #3
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4013      	ands	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	68da      	ldr	r2, [r3, #12]
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001188:	2201      	movs	r2, #1
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	091b      	lsrs	r3, r3, #4
 800119e:	f003 0201 	and.w	r2, r3, #1
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 0303 	and.w	r3, r3, #3
 80011bc:	2b03      	cmp	r3, #3
 80011be:	d017      	beq.n	80011f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d123      	bne.n	8001244 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	08da      	lsrs	r2, r3, #3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3208      	adds	r2, #8
 8001204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	220f      	movs	r2, #15
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	691a      	ldr	r2, [r3, #16]
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	08da      	lsrs	r2, r3, #3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3208      	adds	r2, #8
 800123e:	69b9      	ldr	r1, [r7, #24]
 8001240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 0203 	and.w	r2, r3, #3
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4313      	orrs	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 80ae 	beq.w	80013e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	4b5d      	ldr	r3, [pc, #372]	; (8001400 <HAL_GPIO_Init+0x300>)
 800128c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128e:	4a5c      	ldr	r2, [pc, #368]	; (8001400 <HAL_GPIO_Init+0x300>)
 8001290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001294:	6453      	str	r3, [r2, #68]	; 0x44
 8001296:	4b5a      	ldr	r3, [pc, #360]	; (8001400 <HAL_GPIO_Init+0x300>)
 8001298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012a2:	4a58      	ldr	r2, [pc, #352]	; (8001404 <HAL_GPIO_Init+0x304>)
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	089b      	lsrs	r3, r3, #2
 80012a8:	3302      	adds	r3, #2
 80012aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	220f      	movs	r2, #15
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43db      	mvns	r3, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4013      	ands	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4f      	ldr	r2, [pc, #316]	; (8001408 <HAL_GPIO_Init+0x308>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d025      	beq.n	800131a <HAL_GPIO_Init+0x21a>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4e      	ldr	r2, [pc, #312]	; (800140c <HAL_GPIO_Init+0x30c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d01f      	beq.n	8001316 <HAL_GPIO_Init+0x216>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a4d      	ldr	r2, [pc, #308]	; (8001410 <HAL_GPIO_Init+0x310>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d019      	beq.n	8001312 <HAL_GPIO_Init+0x212>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a4c      	ldr	r2, [pc, #304]	; (8001414 <HAL_GPIO_Init+0x314>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d013      	beq.n	800130e <HAL_GPIO_Init+0x20e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a4b      	ldr	r2, [pc, #300]	; (8001418 <HAL_GPIO_Init+0x318>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d00d      	beq.n	800130a <HAL_GPIO_Init+0x20a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a4a      	ldr	r2, [pc, #296]	; (800141c <HAL_GPIO_Init+0x31c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d007      	beq.n	8001306 <HAL_GPIO_Init+0x206>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a49      	ldr	r2, [pc, #292]	; (8001420 <HAL_GPIO_Init+0x320>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d101      	bne.n	8001302 <HAL_GPIO_Init+0x202>
 80012fe:	2306      	movs	r3, #6
 8001300:	e00c      	b.n	800131c <HAL_GPIO_Init+0x21c>
 8001302:	2307      	movs	r3, #7
 8001304:	e00a      	b.n	800131c <HAL_GPIO_Init+0x21c>
 8001306:	2305      	movs	r3, #5
 8001308:	e008      	b.n	800131c <HAL_GPIO_Init+0x21c>
 800130a:	2304      	movs	r3, #4
 800130c:	e006      	b.n	800131c <HAL_GPIO_Init+0x21c>
 800130e:	2303      	movs	r3, #3
 8001310:	e004      	b.n	800131c <HAL_GPIO_Init+0x21c>
 8001312:	2302      	movs	r3, #2
 8001314:	e002      	b.n	800131c <HAL_GPIO_Init+0x21c>
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <HAL_GPIO_Init+0x21c>
 800131a:	2300      	movs	r3, #0
 800131c:	69fa      	ldr	r2, [r7, #28]
 800131e:	f002 0203 	and.w	r2, r2, #3
 8001322:	0092      	lsls	r2, r2, #2
 8001324:	4093      	lsls	r3, r2
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800132c:	4935      	ldr	r1, [pc, #212]	; (8001404 <HAL_GPIO_Init+0x304>)
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	089b      	lsrs	r3, r3, #2
 8001332:	3302      	adds	r3, #2
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800133a:	4b3a      	ldr	r3, [pc, #232]	; (8001424 <HAL_GPIO_Init+0x324>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800135e:	4a31      	ldr	r2, [pc, #196]	; (8001424 <HAL_GPIO_Init+0x324>)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001364:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <HAL_GPIO_Init+0x324>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001388:	4a26      	ldr	r2, [pc, #152]	; (8001424 <HAL_GPIO_Init+0x324>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800138e:	4b25      	ldr	r3, [pc, #148]	; (8001424 <HAL_GPIO_Init+0x324>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013b2:	4a1c      	ldr	r2, [pc, #112]	; (8001424 <HAL_GPIO_Init+0x324>)
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013b8:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <HAL_GPIO_Init+0x324>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013dc:	4a11      	ldr	r2, [pc, #68]	; (8001424 <HAL_GPIO_Init+0x324>)
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3301      	adds	r3, #1
 80013e6:	61fb      	str	r3, [r7, #28]
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	2b0f      	cmp	r3, #15
 80013ec:	f67f ae96 	bls.w	800111c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013f0:	bf00      	nop
 80013f2:	bf00      	nop
 80013f4:	3724      	adds	r7, #36	; 0x24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800
 8001404:	40013800 	.word	0x40013800
 8001408:	40020000 	.word	0x40020000
 800140c:	40020400 	.word	0x40020400
 8001410:	40020800 	.word	0x40020800
 8001414:	40020c00 	.word	0x40020c00
 8001418:	40021000 	.word	0x40021000
 800141c:	40021400 	.word	0x40021400
 8001420:	40021800 	.word	0x40021800
 8001424:	40013c00 	.word	0x40013c00

08001428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
 8001434:	4613      	mov	r3, r2
 8001436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001438:	787b      	ldrb	r3, [r7, #1]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800143e:	887a      	ldrh	r2, [r7, #2]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001444:	e003      	b.n	800144e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001446:	887b      	ldrh	r3, [r7, #2]
 8001448:	041a      	lsls	r2, r3, #16
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	619a      	str	r2, [r3, #24]
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e0cc      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001470:	4b68      	ldr	r3, [pc, #416]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 030f 	and.w	r3, r3, #15
 8001478:	683a      	ldr	r2, [r7, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	d90c      	bls.n	8001498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147e:	4b65      	ldr	r3, [pc, #404]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001486:	4b63      	ldr	r3, [pc, #396]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 030f 	and.w	r3, r3, #15
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	429a      	cmp	r2, r3
 8001492:	d001      	beq.n	8001498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0b8      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d020      	beq.n	80014e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014b0:	4b59      	ldr	r3, [pc, #356]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	4a58      	ldr	r2, [pc, #352]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d005      	beq.n	80014d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014c8:	4b53      	ldr	r3, [pc, #332]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	4a52      	ldr	r2, [pc, #328]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014d4:	4b50      	ldr	r3, [pc, #320]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	494d      	ldr	r1, [pc, #308]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d044      	beq.n	800157c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d107      	bne.n	800150a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fa:	4b47      	ldr	r3, [pc, #284]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d119      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e07f      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	2b02      	cmp	r3, #2
 8001510:	d003      	beq.n	800151a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001516:	2b03      	cmp	r3, #3
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800151a:	4b3f      	ldr	r3, [pc, #252]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d109      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e06f      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152a:	4b3b      	ldr	r3, [pc, #236]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e067      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800153a:	4b37      	ldr	r3, [pc, #220]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f023 0203 	bic.w	r2, r3, #3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4934      	ldr	r1, [pc, #208]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800154c:	f7ff fcc2 	bl	8000ed4 <HAL_GetTick>
 8001550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001552:	e00a      	b.n	800156a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001554:	f7ff fcbe 	bl	8000ed4 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001562:	4293      	cmp	r3, r2
 8001564:	d901      	bls.n	800156a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e04f      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156a:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f003 020c 	and.w	r2, r3, #12
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	429a      	cmp	r2, r3
 800157a:	d1eb      	bne.n	8001554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800157c:	4b25      	ldr	r3, [pc, #148]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 030f 	and.w	r3, r3, #15
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d20c      	bcs.n	80015a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158a:	4b22      	ldr	r3, [pc, #136]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001592:	4b20      	ldr	r3, [pc, #128]	; (8001614 <HAL_RCC_ClockConfig+0x1b8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	429a      	cmp	r2, r3
 800159e:	d001      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e032      	b.n	800160a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d008      	beq.n	80015c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b0:	4b19      	ldr	r3, [pc, #100]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4916      	ldr	r1, [pc, #88]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0308 	and.w	r3, r3, #8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d009      	beq.n	80015e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ce:	4b12      	ldr	r3, [pc, #72]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	490e      	ldr	r1, [pc, #56]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015e2:	f000 f855 	bl	8001690 <HAL_RCC_GetSysClockFreq>
 80015e6:	4602      	mov	r2, r0
 80015e8:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	490a      	ldr	r1, [pc, #40]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 80015f4:	5ccb      	ldrb	r3, [r1, r3]
 80015f6:	fa22 f303 	lsr.w	r3, r2, r3
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <HAL_RCC_ClockConfig+0x1c8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fc22 	bl	8000e4c <HAL_InitTick>

  return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023c00 	.word	0x40023c00
 8001618:	40023800 	.word	0x40023800
 800161c:	08004b94 	.word	0x08004b94
 8001620:	20000000 	.word	0x20000000
 8001624:	20000004 	.word	0x20000004

08001628 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800162c:	4b03      	ldr	r3, [pc, #12]	; (800163c <HAL_RCC_GetHCLKFreq+0x14>)
 800162e:	681b      	ldr	r3, [r3, #0]
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000000 	.word	0x20000000

08001640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001644:	f7ff fff0 	bl	8001628 <HAL_RCC_GetHCLKFreq>
 8001648:	4602      	mov	r2, r0
 800164a:	4b05      	ldr	r3, [pc, #20]	; (8001660 <HAL_RCC_GetPCLK1Freq+0x20>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	0a9b      	lsrs	r3, r3, #10
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	4903      	ldr	r1, [pc, #12]	; (8001664 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001656:	5ccb      	ldrb	r3, [r1, r3]
 8001658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800165c:	4618      	mov	r0, r3
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40023800 	.word	0x40023800
 8001664:	08004ba4 	.word	0x08004ba4

08001668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800166c:	f7ff ffdc 	bl	8001628 <HAL_RCC_GetHCLKFreq>
 8001670:	4602      	mov	r2, r0
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	0b5b      	lsrs	r3, r3, #13
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	4903      	ldr	r1, [pc, #12]	; (800168c <HAL_RCC_GetPCLK2Freq+0x24>)
 800167e:	5ccb      	ldrb	r3, [r1, r3]
 8001680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001684:	4618      	mov	r0, r3
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40023800 	.word	0x40023800
 800168c:	08004ba4 	.word	0x08004ba4

08001690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001694:	b0ae      	sub	sp, #184	; 0xb8
 8001696:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016b6:	4bcb      	ldr	r3, [pc, #812]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b0c      	cmp	r3, #12
 80016c0:	f200 8206 	bhi.w	8001ad0 <HAL_RCC_GetSysClockFreq+0x440>
 80016c4:	a201      	add	r2, pc, #4	; (adr r2, 80016cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80016c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ca:	bf00      	nop
 80016cc:	08001701 	.word	0x08001701
 80016d0:	08001ad1 	.word	0x08001ad1
 80016d4:	08001ad1 	.word	0x08001ad1
 80016d8:	08001ad1 	.word	0x08001ad1
 80016dc:	08001709 	.word	0x08001709
 80016e0:	08001ad1 	.word	0x08001ad1
 80016e4:	08001ad1 	.word	0x08001ad1
 80016e8:	08001ad1 	.word	0x08001ad1
 80016ec:	08001711 	.word	0x08001711
 80016f0:	08001ad1 	.word	0x08001ad1
 80016f4:	08001ad1 	.word	0x08001ad1
 80016f8:	08001ad1 	.word	0x08001ad1
 80016fc:	08001901 	.word	0x08001901
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001700:	4bb9      	ldr	r3, [pc, #740]	; (80019e8 <HAL_RCC_GetSysClockFreq+0x358>)
 8001702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001706:	e1e7      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001708:	4bb8      	ldr	r3, [pc, #736]	; (80019ec <HAL_RCC_GetSysClockFreq+0x35c>)
 800170a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800170e:	e1e3      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001710:	4bb4      	ldr	r3, [pc, #720]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001718:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800171c:	4bb1      	ldr	r3, [pc, #708]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001724:	2b00      	cmp	r3, #0
 8001726:	d071      	beq.n	800180c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001728:	4bae      	ldr	r3, [pc, #696]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	099b      	lsrs	r3, r3, #6
 800172e:	2200      	movs	r2, #0
 8001730:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001734:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001738:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800173c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001740:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001744:	2300      	movs	r3, #0
 8001746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800174a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800174e:	4622      	mov	r2, r4
 8001750:	462b      	mov	r3, r5
 8001752:	f04f 0000 	mov.w	r0, #0
 8001756:	f04f 0100 	mov.w	r1, #0
 800175a:	0159      	lsls	r1, r3, #5
 800175c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001760:	0150      	lsls	r0, r2, #5
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4621      	mov	r1, r4
 8001768:	1a51      	subs	r1, r2, r1
 800176a:	6439      	str	r1, [r7, #64]	; 0x40
 800176c:	4629      	mov	r1, r5
 800176e:	eb63 0301 	sbc.w	r3, r3, r1
 8001772:	647b      	str	r3, [r7, #68]	; 0x44
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	f04f 0300 	mov.w	r3, #0
 800177c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001780:	4649      	mov	r1, r9
 8001782:	018b      	lsls	r3, r1, #6
 8001784:	4641      	mov	r1, r8
 8001786:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800178a:	4641      	mov	r1, r8
 800178c:	018a      	lsls	r2, r1, #6
 800178e:	4641      	mov	r1, r8
 8001790:	1a51      	subs	r1, r2, r1
 8001792:	63b9      	str	r1, [r7, #56]	; 0x38
 8001794:	4649      	mov	r1, r9
 8001796:	eb63 0301 	sbc.w	r3, r3, r1
 800179a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80017a8:	4649      	mov	r1, r9
 80017aa:	00cb      	lsls	r3, r1, #3
 80017ac:	4641      	mov	r1, r8
 80017ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017b2:	4641      	mov	r1, r8
 80017b4:	00ca      	lsls	r2, r1, #3
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	4603      	mov	r3, r0
 80017bc:	4622      	mov	r2, r4
 80017be:	189b      	adds	r3, r3, r2
 80017c0:	633b      	str	r3, [r7, #48]	; 0x30
 80017c2:	462b      	mov	r3, r5
 80017c4:	460a      	mov	r2, r1
 80017c6:	eb42 0303 	adc.w	r3, r2, r3
 80017ca:	637b      	str	r3, [r7, #52]	; 0x34
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80017d8:	4629      	mov	r1, r5
 80017da:	024b      	lsls	r3, r1, #9
 80017dc:	4621      	mov	r1, r4
 80017de:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017e2:	4621      	mov	r1, r4
 80017e4:	024a      	lsls	r2, r1, #9
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017ee:	2200      	movs	r2, #0
 80017f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80017f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80017fc:	f7fe fd58 	bl	80002b0 <__aeabi_uldivmod>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4613      	mov	r3, r2
 8001806:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800180a:	e067      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800180c:	4b75      	ldr	r3, [pc, #468]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	099b      	lsrs	r3, r3, #6
 8001812:	2200      	movs	r2, #0
 8001814:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001818:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800181c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001824:	67bb      	str	r3, [r7, #120]	; 0x78
 8001826:	2300      	movs	r3, #0
 8001828:	67fb      	str	r3, [r7, #124]	; 0x7c
 800182a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800182e:	4622      	mov	r2, r4
 8001830:	462b      	mov	r3, r5
 8001832:	f04f 0000 	mov.w	r0, #0
 8001836:	f04f 0100 	mov.w	r1, #0
 800183a:	0159      	lsls	r1, r3, #5
 800183c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001840:	0150      	lsls	r0, r2, #5
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4621      	mov	r1, r4
 8001848:	1a51      	subs	r1, r2, r1
 800184a:	62b9      	str	r1, [r7, #40]	; 0x28
 800184c:	4629      	mov	r1, r5
 800184e:	eb63 0301 	sbc.w	r3, r3, r1
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001860:	4649      	mov	r1, r9
 8001862:	018b      	lsls	r3, r1, #6
 8001864:	4641      	mov	r1, r8
 8001866:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800186a:	4641      	mov	r1, r8
 800186c:	018a      	lsls	r2, r1, #6
 800186e:	4641      	mov	r1, r8
 8001870:	ebb2 0a01 	subs.w	sl, r2, r1
 8001874:	4649      	mov	r1, r9
 8001876:	eb63 0b01 	sbc.w	fp, r3, r1
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001886:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800188a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800188e:	4692      	mov	sl, r2
 8001890:	469b      	mov	fp, r3
 8001892:	4623      	mov	r3, r4
 8001894:	eb1a 0303 	adds.w	r3, sl, r3
 8001898:	623b      	str	r3, [r7, #32]
 800189a:	462b      	mov	r3, r5
 800189c:	eb4b 0303 	adc.w	r3, fp, r3
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f04f 0300 	mov.w	r3, #0
 80018aa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018ae:	4629      	mov	r1, r5
 80018b0:	028b      	lsls	r3, r1, #10
 80018b2:	4621      	mov	r1, r4
 80018b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018b8:	4621      	mov	r1, r4
 80018ba:	028a      	lsls	r2, r1, #10
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018c4:	2200      	movs	r2, #0
 80018c6:	673b      	str	r3, [r7, #112]	; 0x70
 80018c8:	677a      	str	r2, [r7, #116]	; 0x74
 80018ca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80018ce:	f7fe fcef 	bl	80002b0 <__aeabi_uldivmod>
 80018d2:	4602      	mov	r2, r0
 80018d4:	460b      	mov	r3, r1
 80018d6:	4613      	mov	r3, r2
 80018d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018dc:	4b41      	ldr	r3, [pc, #260]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	3301      	adds	r3, #1
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80018ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80018f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80018fe:	e0eb      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001900:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001908:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800190c:	4b35      	ldr	r3, [pc, #212]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d06b      	beq.n	80019f0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001918:	4b32      	ldr	r3, [pc, #200]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	099b      	lsrs	r3, r3, #6
 800191e:	2200      	movs	r2, #0
 8001920:	66bb      	str	r3, [r7, #104]	; 0x68
 8001922:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001924:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800192a:	663b      	str	r3, [r7, #96]	; 0x60
 800192c:	2300      	movs	r3, #0
 800192e:	667b      	str	r3, [r7, #100]	; 0x64
 8001930:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001934:	4622      	mov	r2, r4
 8001936:	462b      	mov	r3, r5
 8001938:	f04f 0000 	mov.w	r0, #0
 800193c:	f04f 0100 	mov.w	r1, #0
 8001940:	0159      	lsls	r1, r3, #5
 8001942:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001946:	0150      	lsls	r0, r2, #5
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4621      	mov	r1, r4
 800194e:	1a51      	subs	r1, r2, r1
 8001950:	61b9      	str	r1, [r7, #24]
 8001952:	4629      	mov	r1, r5
 8001954:	eb63 0301 	sbc.w	r3, r3, r1
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001966:	4659      	mov	r1, fp
 8001968:	018b      	lsls	r3, r1, #6
 800196a:	4651      	mov	r1, sl
 800196c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001970:	4651      	mov	r1, sl
 8001972:	018a      	lsls	r2, r1, #6
 8001974:	4651      	mov	r1, sl
 8001976:	ebb2 0801 	subs.w	r8, r2, r1
 800197a:	4659      	mov	r1, fp
 800197c:	eb63 0901 	sbc.w	r9, r3, r1
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800198c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001990:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001994:	4690      	mov	r8, r2
 8001996:	4699      	mov	r9, r3
 8001998:	4623      	mov	r3, r4
 800199a:	eb18 0303 	adds.w	r3, r8, r3
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	462b      	mov	r3, r5
 80019a2:	eb49 0303 	adc.w	r3, r9, r3
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80019b4:	4629      	mov	r1, r5
 80019b6:	024b      	lsls	r3, r1, #9
 80019b8:	4621      	mov	r1, r4
 80019ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019be:	4621      	mov	r1, r4
 80019c0:	024a      	lsls	r2, r1, #9
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019ca:	2200      	movs	r2, #0
 80019cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80019ce:	65fa      	str	r2, [r7, #92]	; 0x5c
 80019d0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80019d4:	f7fe fc6c 	bl	80002b0 <__aeabi_uldivmod>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4613      	mov	r3, r2
 80019de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80019e2:	e065      	b.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x420>
 80019e4:	40023800 	.word	0x40023800
 80019e8:	00f42400 	.word	0x00f42400
 80019ec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f0:	4b3d      	ldr	r3, [pc, #244]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x458>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	099b      	lsrs	r3, r3, #6
 80019f6:	2200      	movs	r2, #0
 80019f8:	4618      	mov	r0, r3
 80019fa:	4611      	mov	r1, r2
 80019fc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a00:	653b      	str	r3, [r7, #80]	; 0x50
 8001a02:	2300      	movs	r3, #0
 8001a04:	657b      	str	r3, [r7, #84]	; 0x54
 8001a06:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001a0a:	4642      	mov	r2, r8
 8001a0c:	464b      	mov	r3, r9
 8001a0e:	f04f 0000 	mov.w	r0, #0
 8001a12:	f04f 0100 	mov.w	r1, #0
 8001a16:	0159      	lsls	r1, r3, #5
 8001a18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a1c:	0150      	lsls	r0, r2, #5
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4641      	mov	r1, r8
 8001a24:	1a51      	subs	r1, r2, r1
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	4649      	mov	r1, r9
 8001a2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	f04f 0300 	mov.w	r3, #0
 8001a38:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001a3c:	4659      	mov	r1, fp
 8001a3e:	018b      	lsls	r3, r1, #6
 8001a40:	4651      	mov	r1, sl
 8001a42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a46:	4651      	mov	r1, sl
 8001a48:	018a      	lsls	r2, r1, #6
 8001a4a:	4651      	mov	r1, sl
 8001a4c:	1a54      	subs	r4, r2, r1
 8001a4e:	4659      	mov	r1, fp
 8001a50:	eb63 0501 	sbc.w	r5, r3, r1
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	00eb      	lsls	r3, r5, #3
 8001a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a62:	00e2      	lsls	r2, r4, #3
 8001a64:	4614      	mov	r4, r2
 8001a66:	461d      	mov	r5, r3
 8001a68:	4643      	mov	r3, r8
 8001a6a:	18e3      	adds	r3, r4, r3
 8001a6c:	603b      	str	r3, [r7, #0]
 8001a6e:	464b      	mov	r3, r9
 8001a70:	eb45 0303 	adc.w	r3, r5, r3
 8001a74:	607b      	str	r3, [r7, #4]
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a82:	4629      	mov	r1, r5
 8001a84:	028b      	lsls	r3, r1, #10
 8001a86:	4621      	mov	r1, r4
 8001a88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	028a      	lsls	r2, r1, #10
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001a98:	2200      	movs	r2, #0
 8001a9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a9c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001a9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001aa2:	f7fe fc05 	bl	80002b0 <__aeabi_uldivmod>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4613      	mov	r3, r2
 8001aac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ab0:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	0f1b      	lsrs	r3, r3, #28
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001ace:	e003      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_RCC_GetSysClockFreq+0x45c>)
 8001ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001ad6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	37b8      	adds	r7, #184	; 0xb8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	00f42400 	.word	0x00f42400

08001af0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e28d      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 8083 	beq.w	8001c16 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b10:	4b94      	ldr	r3, [pc, #592]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d019      	beq.n	8001b50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b1c:	4b91      	ldr	r3, [pc, #580]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d106      	bne.n	8001b36 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b28:	4b8e      	ldr	r3, [pc, #568]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b34:	d00c      	beq.n	8001b50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b36:	4b8b      	ldr	r3, [pc, #556]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b3e:	2b0c      	cmp	r3, #12
 8001b40:	d112      	bne.n	8001b68 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b42:	4b88      	ldr	r3, [pc, #544]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b4e:	d10b      	bne.n	8001b68 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b50:	4b84      	ldr	r3, [pc, #528]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d05b      	beq.n	8001c14 <HAL_RCC_OscConfig+0x124>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d157      	bne.n	8001c14 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e25a      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b70:	d106      	bne.n	8001b80 <HAL_RCC_OscConfig+0x90>
 8001b72:	4b7c      	ldr	r3, [pc, #496]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a7b      	ldr	r2, [pc, #492]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e01d      	b.n	8001bbc <HAL_RCC_OscConfig+0xcc>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0xb4>
 8001b8a:	4b76      	ldr	r3, [pc, #472]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a75      	ldr	r2, [pc, #468]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b73      	ldr	r3, [pc, #460]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a72      	ldr	r2, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e00b      	b.n	8001bbc <HAL_RCC_OscConfig+0xcc>
 8001ba4:	4b6f      	ldr	r3, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a6e      	ldr	r2, [pc, #440]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b6c      	ldr	r3, [pc, #432]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a6b      	ldr	r2, [pc, #428]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d013      	beq.n	8001bec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc4:	f7ff f986 	bl	8000ed4 <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bcc:	f7ff f982 	bl	8000ed4 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b64      	cmp	r3, #100	; 0x64
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e21f      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bde:	4b61      	ldr	r3, [pc, #388]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0f0      	beq.n	8001bcc <HAL_RCC_OscConfig+0xdc>
 8001bea:	e014      	b.n	8001c16 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bec:	f7ff f972 	bl	8000ed4 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff f96e 	bl	8000ed4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	; 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e20b      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c06:	4b57      	ldr	r3, [pc, #348]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x104>
 8001c12:	e000      	b.n	8001c16 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d06f      	beq.n	8001d02 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c22:	4b50      	ldr	r3, [pc, #320]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d017      	beq.n	8001c5e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c2e:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c36:	2b08      	cmp	r3, #8
 8001c38:	d105      	bne.n	8001c46 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c3a:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d11c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c52:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x186>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d001      	beq.n	8001c76 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e1d3      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b3b      	ldr	r3, [pc, #236]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	4937      	ldr	r1, [pc, #220]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	e03a      	b.n	8001d02 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d020      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c94:	4b34      	ldr	r3, [pc, #208]	; (8001d68 <HAL_RCC_OscConfig+0x278>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7ff f91b 	bl	8000ed4 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff f917 	bl	8000ed4 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e1b4      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc0:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4925      	ldr	r1, [pc, #148]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e015      	b.n	8001d02 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd6:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_RCC_OscConfig+0x278>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f8fa 	bl	8000ed4 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff f8f6 	bl	8000ed4 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e193      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d036      	beq.n	8001d7c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_RCC_OscConfig+0x27c>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff f8da 	bl	8000ed4 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d24:	f7ff f8d6 	bl	8000ed4 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e173      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x234>
 8001d42:	e01b      	b.n	8001d7c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_RCC_OscConfig+0x27c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4a:	f7ff f8c3 	bl	8000ed4 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d50:	e00e      	b.n	8001d70 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d52:	f7ff f8bf 	bl	8000ed4 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d907      	bls.n	8001d70 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e15c      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
 8001d64:	40023800 	.word	0x40023800
 8001d68:	42470000 	.word	0x42470000
 8001d6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b8a      	ldr	r3, [pc, #552]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1ea      	bne.n	8001d52 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8097 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b83      	ldr	r3, [pc, #524]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10f      	bne.n	8001dba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b7f      	ldr	r3, [pc, #508]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a7e      	ldr	r2, [pc, #504]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b7c      	ldr	r3, [pc, #496]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db6:	2301      	movs	r3, #1
 8001db8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dba:	4b79      	ldr	r3, [pc, #484]	; (8001fa0 <HAL_RCC_OscConfig+0x4b0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc6:	4b76      	ldr	r3, [pc, #472]	; (8001fa0 <HAL_RCC_OscConfig+0x4b0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a75      	ldr	r2, [pc, #468]	; (8001fa0 <HAL_RCC_OscConfig+0x4b0>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff f87f 	bl	8000ed4 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7ff f87b 	bl	8000ed4 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e118      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	4b6c      	ldr	r3, [pc, #432]	; (8001fa0 <HAL_RCC_OscConfig+0x4b0>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d106      	bne.n	8001e0e <HAL_RCC_OscConfig+0x31e>
 8001e00:	4b66      	ldr	r3, [pc, #408]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e04:	4a65      	ldr	r2, [pc, #404]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0c:	e01c      	b.n	8001e48 <HAL_RCC_OscConfig+0x358>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x340>
 8001e16:	4b61      	ldr	r3, [pc, #388]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1a:	4a60      	ldr	r2, [pc, #384]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6713      	str	r3, [r2, #112]	; 0x70
 8001e22:	4b5e      	ldr	r3, [pc, #376]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e26:	4a5d      	ldr	r2, [pc, #372]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0x358>
 8001e30:	4b5a      	ldr	r3, [pc, #360]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e34:	4a59      	ldr	r2, [pc, #356]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e36:	f023 0301 	bic.w	r3, r3, #1
 8001e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e3c:	4b57      	ldr	r3, [pc, #348]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e40:	4a56      	ldr	r2, [pc, #344]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e42:	f023 0304 	bic.w	r3, r3, #4
 8001e46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d015      	beq.n	8001e7c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e50:	f7ff f840 	bl	8000ed4 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f7ff f83c 	bl	8000ed4 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e0d7      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6e:	4b4b      	ldr	r3, [pc, #300]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0ee      	beq.n	8001e58 <HAL_RCC_OscConfig+0x368>
 8001e7a:	e014      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7c:	f7ff f82a 	bl	8000ed4 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e84:	f7ff f826 	bl	8000ed4 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e0c1      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e9a:	4b40      	ldr	r3, [pc, #256]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1ee      	bne.n	8001e84 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b3b      	ldr	r3, [pc, #236]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	4a3a      	ldr	r2, [pc, #232]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 80ad 	beq.w	800201c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ec2:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d060      	beq.n	8001f90 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d145      	bne.n	8001f62 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <HAL_RCC_OscConfig+0x4b4>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001edc:	f7fe fffa 	bl	8000ed4 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7fe fff6 	bl	8000ed4 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e093      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	4b29      	ldr	r3, [pc, #164]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69da      	ldr	r2, [r3, #28]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	019b      	lsls	r3, r3, #6
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f18:	085b      	lsrs	r3, r3, #1
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	041b      	lsls	r3, r3, #16
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f24:	061b      	lsls	r3, r3, #24
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	071b      	lsls	r3, r3, #28
 8001f2e:	491b      	ldr	r1, [pc, #108]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f34:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <HAL_RCC_OscConfig+0x4b4>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3a:	f7fe ffcb 	bl	8000ed4 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f42:	f7fe ffc7 	bl	8000ed4 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e064      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f54:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x452>
 8001f60:	e05c      	b.n	800201c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f62:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <HAL_RCC_OscConfig+0x4b4>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7fe ffb4 	bl	8000ed4 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f70:	f7fe ffb0 	bl	8000ed4 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e04d      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_RCC_OscConfig+0x4ac>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x480>
 8001f8e:	e045      	b.n	800201c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d107      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e040      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_RCC_OscConfig+0x538>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d030      	beq.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d129      	bne.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d122      	bne.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fd8:	4013      	ands	r3, r2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d119      	bne.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	085b      	lsrs	r3, r3, #1
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d10f      	bne.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002004:	429a      	cmp	r2, r3
 8002006:	d107      	bne.n	8002018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d001      	beq.n	800201c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800

0800202c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e07b      	b.n	8002136 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	2b00      	cmp	r3, #0
 8002044:	d108      	bne.n	8002058 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800204e:	d009      	beq.n	8002064 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	61da      	str	r2, [r3, #28]
 8002056:	e005      	b.n	8002064 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d106      	bne.n	8002084 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7fe fd28 	bl	8000ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2202      	movs	r2, #2
 8002088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800209a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020e8:	ea42 0103 	orr.w	r1, r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	0c1b      	lsrs	r3, r3, #16
 8002102:	f003 0104 	and.w	r1, r3, #4
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210a:	f003 0210 	and.w	r2, r3, #16
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	69da      	ldr	r2, [r3, #28]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002124:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b088      	sub	sp, #32
 8002142:	af00      	add	r7, sp, #0
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	603b      	str	r3, [r7, #0]
 800214a:	4613      	mov	r3, r2
 800214c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002158:	2b01      	cmp	r3, #1
 800215a:	d101      	bne.n	8002160 <HAL_SPI_Transmit+0x22>
 800215c:	2302      	movs	r3, #2
 800215e:	e126      	b.n	80023ae <HAL_SPI_Transmit+0x270>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002168:	f7fe feb4 	bl	8000ed4 <HAL_GetTick>
 800216c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800216e:	88fb      	ldrh	r3, [r7, #6]
 8002170:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d002      	beq.n	8002184 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800217e:	2302      	movs	r3, #2
 8002180:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002182:	e10b      	b.n	800239c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <HAL_SPI_Transmit+0x52>
 800218a:	88fb      	ldrh	r3, [r7, #6]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d102      	bne.n	8002196 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002194:	e102      	b.n	800239c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2203      	movs	r2, #3
 800219a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	88fa      	ldrh	r2, [r7, #6]
 80021ae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	88fa      	ldrh	r2, [r7, #6]
 80021b4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2200      	movs	r2, #0
 80021c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021dc:	d10f      	bne.n	80021fe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002208:	2b40      	cmp	r3, #64	; 0x40
 800220a:	d007      	beq.n	800221c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800221a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002224:	d14b      	bne.n	80022be <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <HAL_SPI_Transmit+0xf6>
 800222e:	8afb      	ldrh	r3, [r7, #22]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d13e      	bne.n	80022b2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002238:	881a      	ldrh	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	1c9a      	adds	r2, r3, #2
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800224e:	b29b      	uxth	r3, r3
 8002250:	3b01      	subs	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002258:	e02b      	b.n	80022b2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b02      	cmp	r3, #2
 8002266:	d112      	bne.n	800228e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	881a      	ldrh	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	1c9a      	adds	r2, r3, #2
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002282:	b29b      	uxth	r3, r3
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	86da      	strh	r2, [r3, #54]	; 0x36
 800228c:	e011      	b.n	80022b2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800228e:	f7fe fe21 	bl	8000ed4 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d803      	bhi.n	80022a6 <HAL_SPI_Transmit+0x168>
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022a4:	d102      	bne.n	80022ac <HAL_SPI_Transmit+0x16e>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d102      	bne.n	80022b2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80022b0:	e074      	b.n	800239c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1ce      	bne.n	800225a <HAL_SPI_Transmit+0x11c>
 80022bc:	e04c      	b.n	8002358 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d002      	beq.n	80022cc <HAL_SPI_Transmit+0x18e>
 80022c6:	8afb      	ldrh	r3, [r7, #22]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d140      	bne.n	800234e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	330c      	adds	r3, #12
 80022d6:	7812      	ldrb	r2, [r2, #0]
 80022d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80022f2:	e02c      	b.n	800234e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d113      	bne.n	800232a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	330c      	adds	r3, #12
 800230c:	7812      	ldrb	r2, [r2, #0]
 800230e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	86da      	strh	r2, [r3, #54]	; 0x36
 8002328:	e011      	b.n	800234e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800232a:	f7fe fdd3 	bl	8000ed4 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d803      	bhi.n	8002342 <HAL_SPI_Transmit+0x204>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002340:	d102      	bne.n	8002348 <HAL_SPI_Transmit+0x20a>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d102      	bne.n	800234e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800234c:	e026      	b.n	800239c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002352:	b29b      	uxth	r3, r3
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1cd      	bne.n	80022f4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	6839      	ldr	r1, [r7, #0]
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 fa55 	bl	800280c <SPI_EndRxTxTransaction>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2220      	movs	r2, #32
 800236c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10a      	bne.n	800238c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	77fb      	strb	r3, [r7, #31]
 8002398:	e000      	b.n	800239c <HAL_SPI_Transmit+0x25e>
  }

error:
 800239a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3720      	adds	r7, #32
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b08c      	sub	sp, #48	; 0x30
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80023c4:	2301      	movs	r3, #1
 80023c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d101      	bne.n	80023dc <HAL_SPI_TransmitReceive+0x26>
 80023d8:	2302      	movs	r3, #2
 80023da:	e18a      	b.n	80026f2 <HAL_SPI_TransmitReceive+0x33c>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023e4:	f7fe fd76 	bl	8000ed4 <HAL_GetTick>
 80023e8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80023fa:	887b      	ldrh	r3, [r7, #2]
 80023fc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80023fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002402:	2b01      	cmp	r3, #1
 8002404:	d00f      	beq.n	8002426 <HAL_SPI_TransmitReceive+0x70>
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800240c:	d107      	bne.n	800241e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d103      	bne.n	800241e <HAL_SPI_TransmitReceive+0x68>
 8002416:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800241a:	2b04      	cmp	r3, #4
 800241c:	d003      	beq.n	8002426 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800241e:	2302      	movs	r3, #2
 8002420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002424:	e15b      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d005      	beq.n	8002438 <HAL_SPI_TransmitReceive+0x82>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d002      	beq.n	8002438 <HAL_SPI_TransmitReceive+0x82>
 8002432:	887b      	ldrh	r3, [r7, #2]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d103      	bne.n	8002440 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800243e:	e14e      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2b04      	cmp	r3, #4
 800244a:	d003      	beq.n	8002454 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2205      	movs	r2, #5
 8002450:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	887a      	ldrh	r2, [r7, #2]
 800246a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	68ba      	ldr	r2, [r7, #8]
 8002470:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	887a      	ldrh	r2, [r7, #2]
 8002476:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	887a      	ldrh	r2, [r7, #2]
 800247c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002494:	2b40      	cmp	r3, #64	; 0x40
 8002496:	d007      	beq.n	80024a8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024b0:	d178      	bne.n	80025a4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <HAL_SPI_TransmitReceive+0x10a>
 80024ba:	8b7b      	ldrh	r3, [r7, #26]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d166      	bne.n	800258e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c4:	881a      	ldrh	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d0:	1c9a      	adds	r2, r3, #2
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024e4:	e053      	b.n	800258e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d11b      	bne.n	800252c <HAL_SPI_TransmitReceive+0x176>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d016      	beq.n	800252c <HAL_SPI_TransmitReceive+0x176>
 80024fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002500:	2b01      	cmp	r3, #1
 8002502:	d113      	bne.n	800252c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002508:	881a      	ldrh	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002514:	1c9a      	adds	r2, r3, #2
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800251e:	b29b      	uxth	r3, r3
 8002520:	3b01      	subs	r3, #1
 8002522:	b29a      	uxth	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b01      	cmp	r3, #1
 8002538:	d119      	bne.n	800256e <HAL_SPI_TransmitReceive+0x1b8>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800253e:	b29b      	uxth	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	d014      	beq.n	800256e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800254e:	b292      	uxth	r2, r2
 8002550:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002556:	1c9a      	adds	r2, r3, #2
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b01      	subs	r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800256a:	2301      	movs	r3, #1
 800256c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800256e:	f7fe fcb1 	bl	8000ed4 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800257a:	429a      	cmp	r2, r3
 800257c:	d807      	bhi.n	800258e <HAL_SPI_TransmitReceive+0x1d8>
 800257e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002580:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002584:	d003      	beq.n	800258e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800258c:	e0a7      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1a6      	bne.n	80024e6 <HAL_SPI_TransmitReceive+0x130>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800259c:	b29b      	uxth	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1a1      	bne.n	80024e6 <HAL_SPI_TransmitReceive+0x130>
 80025a2:	e07c      	b.n	800269e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_SPI_TransmitReceive+0x1fc>
 80025ac:	8b7b      	ldrh	r3, [r7, #26]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d16b      	bne.n	800268a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	330c      	adds	r3, #12
 80025bc:	7812      	ldrb	r2, [r2, #0]
 80025be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025d8:	e057      	b.n	800268a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d11c      	bne.n	8002622 <HAL_SPI_TransmitReceive+0x26c>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d017      	beq.n	8002622 <HAL_SPI_TransmitReceive+0x26c>
 80025f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d114      	bne.n	8002622 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	330c      	adds	r3, #12
 8002602:	7812      	ldrb	r2, [r2, #0]
 8002604:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	1c5a      	adds	r2, r3, #1
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002614:	b29b      	uxth	r3, r3
 8002616:	3b01      	subs	r3, #1
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800261e:	2300      	movs	r3, #0
 8002620:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b01      	cmp	r3, #1
 800262e:	d119      	bne.n	8002664 <HAL_SPI_TransmitReceive+0x2ae>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d014      	beq.n	8002664 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002660:	2301      	movs	r3, #1
 8002662:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002664:	f7fe fc36 	bl	8000ed4 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002670:	429a      	cmp	r2, r3
 8002672:	d803      	bhi.n	800267c <HAL_SPI_TransmitReceive+0x2c6>
 8002674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800267a:	d102      	bne.n	8002682 <HAL_SPI_TransmitReceive+0x2cc>
 800267c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267e:	2b00      	cmp	r3, #0
 8002680:	d103      	bne.n	800268a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002688:	e029      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800268e:	b29b      	uxth	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1a2      	bne.n	80025da <HAL_SPI_TransmitReceive+0x224>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d19d      	bne.n	80025da <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800269e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f8b2 	bl	800280c <SPI_EndRxTxTransaction>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d006      	beq.n	80026bc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80026ba:	e010      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10b      	bne.n	80026dc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	e000      	b.n	80026de <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80026dc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80026ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3730      	adds	r7, #48	; 0x30
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	4613      	mov	r3, r2
 800270a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800270c:	f7fe fbe2 	bl	8000ed4 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002714:	1a9b      	subs	r3, r3, r2
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	4413      	add	r3, r2
 800271a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800271c:	f7fe fbda 	bl	8000ed4 <HAL_GetTick>
 8002720:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002722:	4b39      	ldr	r3, [pc, #228]	; (8002808 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	015b      	lsls	r3, r3, #5
 8002728:	0d1b      	lsrs	r3, r3, #20
 800272a:	69fa      	ldr	r2, [r7, #28]
 800272c:	fb02 f303 	mul.w	r3, r2, r3
 8002730:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002732:	e054      	b.n	80027de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800273a:	d050      	beq.n	80027de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800273c:	f7fe fbca 	bl	8000ed4 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	69fa      	ldr	r2, [r7, #28]
 8002748:	429a      	cmp	r2, r3
 800274a:	d902      	bls.n	8002752 <SPI_WaitFlagStateUntilTimeout+0x56>
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d13d      	bne.n	80027ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002760:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800276a:	d111      	bne.n	8002790 <SPI_WaitFlagStateUntilTimeout+0x94>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002774:	d004      	beq.n	8002780 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800277e:	d107      	bne.n	8002790 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800278e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002794:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002798:	d10f      	bne.n	80027ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e017      	b.n	80027fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3b01      	subs	r3, #1
 80027dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4013      	ands	r3, r2
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	bf0c      	ite	eq
 80027ee:	2301      	moveq	r3, #1
 80027f0:	2300      	movne	r3, #0
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d19b      	bne.n	8002734 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3720      	adds	r7, #32
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000000 	.word	0x20000000

0800280c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af02      	add	r7, sp, #8
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002818:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <SPI_EndRxTxTransaction+0x7c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a1b      	ldr	r2, [pc, #108]	; (800288c <SPI_EndRxTxTransaction+0x80>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	0d5b      	lsrs	r3, r3, #21
 8002824:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002828:	fb02 f303 	mul.w	r3, r2, r3
 800282c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002836:	d112      	bne.n	800285e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2200      	movs	r2, #0
 8002840:	2180      	movs	r1, #128	; 0x80
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f7ff ff5a 	bl	80026fc <SPI_WaitFlagStateUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d016      	beq.n	800287c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002852:	f043 0220 	orr.w	r2, r3, #32
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e00f      	b.n	800287e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00a      	beq.n	800287a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	3b01      	subs	r3, #1
 8002868:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002874:	2b80      	cmp	r3, #128	; 0x80
 8002876:	d0f2      	beq.n	800285e <SPI_EndRxTxTransaction+0x52>
 8002878:	e000      	b.n	800287c <SPI_EndRxTxTransaction+0x70>
        break;
 800287a:	bf00      	nop
  }

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000000 	.word	0x20000000
 800288c:	165e9f81 	.word	0x165e9f81

08002890 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e03f      	b.n	8002922 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d106      	bne.n	80028bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fe f954 	bl	8000b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2224      	movs	r2, #36	; 0x24
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f000 f929 	bl	8002b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695a      	ldr	r2, [r3, #20]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002908:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b08a      	sub	sp, #40	; 0x28
 800292e:	af02      	add	r7, sp, #8
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	603b      	str	r3, [r7, #0]
 8002936:	4613      	mov	r3, r2
 8002938:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b20      	cmp	r3, #32
 8002948:	d17c      	bne.n	8002a44 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d002      	beq.n	8002956 <HAL_UART_Transmit+0x2c>
 8002950:	88fb      	ldrh	r3, [r7, #6]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e075      	b.n	8002a46 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <HAL_UART_Transmit+0x3e>
 8002964:	2302      	movs	r3, #2
 8002966:	e06e      	b.n	8002a46 <HAL_UART_Transmit+0x11c>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2221      	movs	r2, #33	; 0x21
 800297a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800297e:	f7fe faa9 	bl	8000ed4 <HAL_GetTick>
 8002982:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	88fa      	ldrh	r2, [r7, #6]
 8002988:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	88fa      	ldrh	r2, [r7, #6]
 800298e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002998:	d108      	bne.n	80029ac <HAL_UART_Transmit+0x82>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d104      	bne.n	80029ac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	e003      	b.n	80029b4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80029bc:	e02a      	b.n	8002a14 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	2200      	movs	r2, #0
 80029c6:	2180      	movs	r1, #128	; 0x80
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f840 	bl	8002a4e <UART_WaitOnFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e036      	b.n	8002a46 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10b      	bne.n	80029f6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	3302      	adds	r3, #2
 80029f2:	61bb      	str	r3, [r7, #24]
 80029f4:	e007      	b.n	8002a06 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	3301      	adds	r3, #1
 8002a04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1cf      	bne.n	80029be <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	2200      	movs	r2, #0
 8002a26:	2140      	movs	r1, #64	; 0x40
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 f810 	bl	8002a4e <UART_WaitOnFlagUntilTimeout>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e006      	b.n	8002a46 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	e000      	b.n	8002a46 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a44:	2302      	movs	r3, #2
  }
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3720      	adds	r7, #32
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b090      	sub	sp, #64	; 0x40
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	603b      	str	r3, [r7, #0]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a5e:	e050      	b.n	8002b02 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a66:	d04c      	beq.n	8002b02 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d007      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x30>
 8002a6e:	f7fe fa31 	bl	8000ed4 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d241      	bcs.n	8002b02 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	330c      	adds	r3, #12
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a88:	e853 3f00 	ldrex	r3, [r3]
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	330c      	adds	r3, #12
 8002a9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a9e:	637a      	str	r2, [r7, #52]	; 0x34
 8002aa0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002aa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1e5      	bne.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	3314      	adds	r3, #20
 8002ab8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	e853 3f00 	ldrex	r3, [r3]
 8002ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	3314      	adds	r3, #20
 8002ad0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ad2:	623a      	str	r2, [r7, #32]
 8002ad4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ad6:	69f9      	ldr	r1, [r7, #28]
 8002ad8:	6a3a      	ldr	r2, [r7, #32]
 8002ada:	e841 2300 	strex	r3, r2, [r1]
 8002ade:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1e5      	bne.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2220      	movs	r2, #32
 8002af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e00f      	b.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	bf0c      	ite	eq
 8002b12:	2301      	moveq	r3, #1
 8002b14:	2300      	movne	r3, #0
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	461a      	mov	r2, r3
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d09f      	beq.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3740      	adds	r7, #64	; 0x40
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
	...

08002b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b30:	b0c0      	sub	sp, #256	; 0x100
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b48:	68d9      	ldr	r1, [r3, #12]
 8002b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	ea40 0301 	orr.w	r3, r0, r1
 8002b54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	431a      	orrs	r2, r3
 8002b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b84:	f021 010c 	bic.w	r1, r1, #12
 8002b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b92:	430b      	orrs	r3, r1
 8002b94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ba6:	6999      	ldr	r1, [r3, #24]
 8002ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	ea40 0301 	orr.w	r3, r0, r1
 8002bb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4b8f      	ldr	r3, [pc, #572]	; (8002df8 <UART_SetConfig+0x2cc>)
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d005      	beq.n	8002bcc <UART_SetConfig+0xa0>
 8002bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b8d      	ldr	r3, [pc, #564]	; (8002dfc <UART_SetConfig+0x2d0>)
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d104      	bne.n	8002bd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bcc:	f7fe fd4c 	bl	8001668 <HAL_RCC_GetPCLK2Freq>
 8002bd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002bd4:	e003      	b.n	8002bde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bd6:	f7fe fd33 	bl	8001640 <HAL_RCC_GetPCLK1Freq>
 8002bda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be8:	f040 810c 	bne.w	8002e04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002bf6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002bfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002bfe:	4622      	mov	r2, r4
 8002c00:	462b      	mov	r3, r5
 8002c02:	1891      	adds	r1, r2, r2
 8002c04:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c06:	415b      	adcs	r3, r3
 8002c08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002c0e:	4621      	mov	r1, r4
 8002c10:	eb12 0801 	adds.w	r8, r2, r1
 8002c14:	4629      	mov	r1, r5
 8002c16:	eb43 0901 	adc.w	r9, r3, r1
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c2e:	4690      	mov	r8, r2
 8002c30:	4699      	mov	r9, r3
 8002c32:	4623      	mov	r3, r4
 8002c34:	eb18 0303 	adds.w	r3, r8, r3
 8002c38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002c3c:	462b      	mov	r3, r5
 8002c3e:	eb49 0303 	adc.w	r3, r9, r3
 8002c42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002c52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002c56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	18db      	adds	r3, r3, r3
 8002c5e:	653b      	str	r3, [r7, #80]	; 0x50
 8002c60:	4613      	mov	r3, r2
 8002c62:	eb42 0303 	adc.w	r3, r2, r3
 8002c66:	657b      	str	r3, [r7, #84]	; 0x54
 8002c68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002c6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002c70:	f7fd fb1e 	bl	80002b0 <__aeabi_uldivmod>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4b61      	ldr	r3, [pc, #388]	; (8002e00 <UART_SetConfig+0x2d4>)
 8002c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c7e:	095b      	lsrs	r3, r3, #5
 8002c80:	011c      	lsls	r4, r3, #4
 8002c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c86:	2200      	movs	r2, #0
 8002c88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002c90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002c94:	4642      	mov	r2, r8
 8002c96:	464b      	mov	r3, r9
 8002c98:	1891      	adds	r1, r2, r2
 8002c9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8002c9c:	415b      	adcs	r3, r3
 8002c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ca0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	eb12 0a01 	adds.w	sl, r2, r1
 8002caa:	4649      	mov	r1, r9
 8002cac:	eb43 0b01 	adc.w	fp, r3, r1
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002cbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002cc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cc4:	4692      	mov	sl, r2
 8002cc6:	469b      	mov	fp, r3
 8002cc8:	4643      	mov	r3, r8
 8002cca:	eb1a 0303 	adds.w	r3, sl, r3
 8002cce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002cd2:	464b      	mov	r3, r9
 8002cd4:	eb4b 0303 	adc.w	r3, fp, r3
 8002cd8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ce8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002cec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	18db      	adds	r3, r3, r3
 8002cf4:	643b      	str	r3, [r7, #64]	; 0x40
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	eb42 0303 	adc.w	r3, r2, r3
 8002cfc:	647b      	str	r3, [r7, #68]	; 0x44
 8002cfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002d02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002d06:	f7fd fad3 	bl	80002b0 <__aeabi_uldivmod>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4611      	mov	r1, r2
 8002d10:	4b3b      	ldr	r3, [pc, #236]	; (8002e00 <UART_SetConfig+0x2d4>)
 8002d12:	fba3 2301 	umull	r2, r3, r3, r1
 8002d16:	095b      	lsrs	r3, r3, #5
 8002d18:	2264      	movs	r2, #100	; 0x64
 8002d1a:	fb02 f303 	mul.w	r3, r2, r3
 8002d1e:	1acb      	subs	r3, r1, r3
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002d26:	4b36      	ldr	r3, [pc, #216]	; (8002e00 <UART_SetConfig+0x2d4>)
 8002d28:	fba3 2302 	umull	r2, r3, r3, r2
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d34:	441c      	add	r4, r3
 8002d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002d44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002d48:	4642      	mov	r2, r8
 8002d4a:	464b      	mov	r3, r9
 8002d4c:	1891      	adds	r1, r2, r2
 8002d4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d50:	415b      	adcs	r3, r3
 8002d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002d58:	4641      	mov	r1, r8
 8002d5a:	1851      	adds	r1, r2, r1
 8002d5c:	6339      	str	r1, [r7, #48]	; 0x30
 8002d5e:	4649      	mov	r1, r9
 8002d60:	414b      	adcs	r3, r1
 8002d62:	637b      	str	r3, [r7, #52]	; 0x34
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002d70:	4659      	mov	r1, fp
 8002d72:	00cb      	lsls	r3, r1, #3
 8002d74:	4651      	mov	r1, sl
 8002d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d7a:	4651      	mov	r1, sl
 8002d7c:	00ca      	lsls	r2, r1, #3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	4642      	mov	r2, r8
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002d8c:	464b      	mov	r3, r9
 8002d8e:	460a      	mov	r2, r1
 8002d90:	eb42 0303 	adc.w	r3, r2, r3
 8002d94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002da4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002da8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002dac:	460b      	mov	r3, r1
 8002dae:	18db      	adds	r3, r3, r3
 8002db0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002db2:	4613      	mov	r3, r2
 8002db4:	eb42 0303 	adc.w	r3, r2, r3
 8002db8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002dbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002dc2:	f7fd fa75 	bl	80002b0 <__aeabi_uldivmod>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	4b0d      	ldr	r3, [pc, #52]	; (8002e00 <UART_SetConfig+0x2d4>)
 8002dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8002dd0:	095b      	lsrs	r3, r3, #5
 8002dd2:	2164      	movs	r1, #100	; 0x64
 8002dd4:	fb01 f303 	mul.w	r3, r1, r3
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	3332      	adds	r3, #50	; 0x32
 8002dde:	4a08      	ldr	r2, [pc, #32]	; (8002e00 <UART_SetConfig+0x2d4>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	095b      	lsrs	r3, r3, #5
 8002de6:	f003 0207 	and.w	r2, r3, #7
 8002dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4422      	add	r2, r4
 8002df2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002df4:	e105      	b.n	8003002 <UART_SetConfig+0x4d6>
 8002df6:	bf00      	nop
 8002df8:	40011000 	.word	0x40011000
 8002dfc:	40011400 	.word	0x40011400
 8002e00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002e0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002e12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002e16:	4642      	mov	r2, r8
 8002e18:	464b      	mov	r3, r9
 8002e1a:	1891      	adds	r1, r2, r2
 8002e1c:	6239      	str	r1, [r7, #32]
 8002e1e:	415b      	adcs	r3, r3
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
 8002e22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e26:	4641      	mov	r1, r8
 8002e28:	1854      	adds	r4, r2, r1
 8002e2a:	4649      	mov	r1, r9
 8002e2c:	eb43 0501 	adc.w	r5, r3, r1
 8002e30:	f04f 0200 	mov.w	r2, #0
 8002e34:	f04f 0300 	mov.w	r3, #0
 8002e38:	00eb      	lsls	r3, r5, #3
 8002e3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e3e:	00e2      	lsls	r2, r4, #3
 8002e40:	4614      	mov	r4, r2
 8002e42:	461d      	mov	r5, r3
 8002e44:	4643      	mov	r3, r8
 8002e46:	18e3      	adds	r3, r4, r3
 8002e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e4c:	464b      	mov	r3, r9
 8002e4e:	eb45 0303 	adc.w	r3, r5, r3
 8002e52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002e62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002e72:	4629      	mov	r1, r5
 8002e74:	008b      	lsls	r3, r1, #2
 8002e76:	4621      	mov	r1, r4
 8002e78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	008a      	lsls	r2, r1, #2
 8002e80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002e84:	f7fd fa14 	bl	80002b0 <__aeabi_uldivmod>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4b60      	ldr	r3, [pc, #384]	; (8003010 <UART_SetConfig+0x4e4>)
 8002e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	011c      	lsls	r4, r3, #4
 8002e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002ea0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ea4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ea8:	4642      	mov	r2, r8
 8002eaa:	464b      	mov	r3, r9
 8002eac:	1891      	adds	r1, r2, r2
 8002eae:	61b9      	str	r1, [r7, #24]
 8002eb0:	415b      	adcs	r3, r3
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eb8:	4641      	mov	r1, r8
 8002eba:	1851      	adds	r1, r2, r1
 8002ebc:	6139      	str	r1, [r7, #16]
 8002ebe:	4649      	mov	r1, r9
 8002ec0:	414b      	adcs	r3, r1
 8002ec2:	617b      	str	r3, [r7, #20]
 8002ec4:	f04f 0200 	mov.w	r2, #0
 8002ec8:	f04f 0300 	mov.w	r3, #0
 8002ecc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ed0:	4659      	mov	r1, fp
 8002ed2:	00cb      	lsls	r3, r1, #3
 8002ed4:	4651      	mov	r1, sl
 8002ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eda:	4651      	mov	r1, sl
 8002edc:	00ca      	lsls	r2, r1, #3
 8002ede:	4610      	mov	r0, r2
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	4642      	mov	r2, r8
 8002ee6:	189b      	adds	r3, r3, r2
 8002ee8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002eec:	464b      	mov	r3, r9
 8002eee:	460a      	mov	r2, r1
 8002ef0:	eb42 0303 	adc.w	r3, r2, r3
 8002ef4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f04f 0300 	mov.w	r3, #0
 8002f0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002f10:	4649      	mov	r1, r9
 8002f12:	008b      	lsls	r3, r1, #2
 8002f14:	4641      	mov	r1, r8
 8002f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f1a:	4641      	mov	r1, r8
 8002f1c:	008a      	lsls	r2, r1, #2
 8002f1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002f22:	f7fd f9c5 	bl	80002b0 <__aeabi_uldivmod>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4b39      	ldr	r3, [pc, #228]	; (8003010 <UART_SetConfig+0x4e4>)
 8002f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f30:	095b      	lsrs	r3, r3, #5
 8002f32:	2164      	movs	r1, #100	; 0x64
 8002f34:	fb01 f303 	mul.w	r3, r1, r3
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	3332      	adds	r3, #50	; 0x32
 8002f3e:	4a34      	ldr	r2, [pc, #208]	; (8003010 <UART_SetConfig+0x4e4>)
 8002f40:	fba2 2303 	umull	r2, r3, r2, r3
 8002f44:	095b      	lsrs	r3, r3, #5
 8002f46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f4a:	441c      	add	r4, r3
 8002f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f50:	2200      	movs	r2, #0
 8002f52:	673b      	str	r3, [r7, #112]	; 0x70
 8002f54:	677a      	str	r2, [r7, #116]	; 0x74
 8002f56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002f5a:	4642      	mov	r2, r8
 8002f5c:	464b      	mov	r3, r9
 8002f5e:	1891      	adds	r1, r2, r2
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	415b      	adcs	r3, r3
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f6a:	4641      	mov	r1, r8
 8002f6c:	1851      	adds	r1, r2, r1
 8002f6e:	6039      	str	r1, [r7, #0]
 8002f70:	4649      	mov	r1, r9
 8002f72:	414b      	adcs	r3, r1
 8002f74:	607b      	str	r3, [r7, #4]
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	f04f 0300 	mov.w	r3, #0
 8002f7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f82:	4659      	mov	r1, fp
 8002f84:	00cb      	lsls	r3, r1, #3
 8002f86:	4651      	mov	r1, sl
 8002f88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f8c:	4651      	mov	r1, sl
 8002f8e:	00ca      	lsls	r2, r1, #3
 8002f90:	4610      	mov	r0, r2
 8002f92:	4619      	mov	r1, r3
 8002f94:	4603      	mov	r3, r0
 8002f96:	4642      	mov	r2, r8
 8002f98:	189b      	adds	r3, r3, r2
 8002f9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f9c:	464b      	mov	r3, r9
 8002f9e:	460a      	mov	r2, r1
 8002fa0:	eb42 0303 	adc.w	r3, r2, r3
 8002fa4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	663b      	str	r3, [r7, #96]	; 0x60
 8002fb0:	667a      	str	r2, [r7, #100]	; 0x64
 8002fb2:	f04f 0200 	mov.w	r2, #0
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002fbe:	4649      	mov	r1, r9
 8002fc0:	008b      	lsls	r3, r1, #2
 8002fc2:	4641      	mov	r1, r8
 8002fc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fc8:	4641      	mov	r1, r8
 8002fca:	008a      	lsls	r2, r1, #2
 8002fcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002fd0:	f7fd f96e 	bl	80002b0 <__aeabi_uldivmod>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4b0d      	ldr	r3, [pc, #52]	; (8003010 <UART_SetConfig+0x4e4>)
 8002fda:	fba3 1302 	umull	r1, r3, r3, r2
 8002fde:	095b      	lsrs	r3, r3, #5
 8002fe0:	2164      	movs	r1, #100	; 0x64
 8002fe2:	fb01 f303 	mul.w	r3, r1, r3
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	3332      	adds	r3, #50	; 0x32
 8002fec:	4a08      	ldr	r2, [pc, #32]	; (8003010 <UART_SetConfig+0x4e4>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	095b      	lsrs	r3, r3, #5
 8002ff4:	f003 020f 	and.w	r2, r3, #15
 8002ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4422      	add	r2, r4
 8003000:	609a      	str	r2, [r3, #8]
}
 8003002:	bf00      	nop
 8003004:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003008:	46bd      	mov	sp, r7
 800300a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800300e:	bf00      	nop
 8003010:	51eb851f 	.word	0x51eb851f

08003014 <GenerateCRCTable>:
void get_trail(uint8_t* ocr);
uint8_t send_SD_cmd(SD_cmd_t cmd, uint32_t cmd_arg);


void GenerateCRCTable()
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
  int i, j;
  uint8_t CRCPoly = 0x89;  // the value of our CRC-7 polynomial
 800301a:	2389      	movs	r3, #137	; 0x89
 800301c:	71fb      	strb	r3, [r7, #7]

  // generate a table value for all 256 possible byte values
  for (i = 0; i < 256; ++i) {
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	e03c      	b.n	800309e <GenerateCRCTable+0x8a>
    CRCTable[i] = (i & 0x80) ? i ^ CRCPoly : i;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302a:	2b00      	cmp	r3, #0
 800302c:	d007      	beq.n	800303e <GenerateCRCTable+0x2a>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	b25a      	sxtb	r2, r3
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	4053      	eors	r3, r2
 8003038:	b25b      	sxtb	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	e001      	b.n	8003042 <GenerateCRCTable+0x2e>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	b2db      	uxtb	r3, r3
 8003042:	491c      	ldr	r1, [pc, #112]	; (80030b4 <GenerateCRCTable+0xa0>)
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	440a      	add	r2, r1
 8003048:	7013      	strb	r3, [r2, #0]
    for (j = 1; j < 8; ++j) {
 800304a:	2301      	movs	r3, #1
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	e020      	b.n	8003092 <GenerateCRCTable+0x7e>
        CRCTable[i] <<= 1;
 8003050:	4a18      	ldr	r2, [pc, #96]	; (80030b4 <GenerateCRCTable+0xa0>)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4413      	add	r3, r2
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	b2d9      	uxtb	r1, r3
 800305c:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <GenerateCRCTable+0xa0>)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4413      	add	r3, r2
 8003062:	460a      	mov	r2, r1
 8003064:	701a      	strb	r2, [r3, #0]
        if (CRCTable[i] & 0x80){
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <GenerateCRCTable+0xa0>)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4413      	add	r3, r2
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	b25b      	sxtb	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	da0b      	bge.n	800308c <GenerateCRCTable+0x78>
            CRCTable[i] ^= CRCPoly;
 8003074:	4a0f      	ldr	r2, [pc, #60]	; (80030b4 <GenerateCRCTable+0xa0>)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4413      	add	r3, r2
 800307a:	781a      	ldrb	r2, [r3, #0]
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	4053      	eors	r3, r2
 8003080:	b2d9      	uxtb	r1, r3
 8003082:	4a0c      	ldr	r2, [pc, #48]	; (80030b4 <GenerateCRCTable+0xa0>)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4413      	add	r3, r2
 8003088:	460a      	mov	r2, r1
 800308a:	701a      	strb	r2, [r3, #0]
    for (j = 1; j < 8; ++j) {
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	3301      	adds	r3, #1
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b07      	cmp	r3, #7
 8003096:	dddb      	ble.n	8003050 <GenerateCRCTable+0x3c>
  for (i = 0; i < 256; ++i) {
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2bff      	cmp	r3, #255	; 0xff
 80030a2:	ddbf      	ble.n	8003024 <GenerateCRCTable+0x10>
        }
    }
  }
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	20000130 	.word	0x20000130

080030b8 <CRCAdd>:

uint8_t CRCAdd(uint8_t CRC_val , uint8_t message_byte){
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	460a      	mov	r2, r1
 80030c2:	71fb      	strb	r3, [r7, #7]
 80030c4:	4613      	mov	r3, r2
 80030c6:	71bb      	strb	r3, [r7, #6]
	 return CRCTable[(CRC_val << 1) ^ message_byte];
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	005a      	lsls	r2, r3, #1
 80030cc:	79bb      	ldrb	r3, [r7, #6]
 80030ce:	4053      	eors	r3, r2
 80030d0:	4a03      	ldr	r2, [pc, #12]	; (80030e0 <CRCAdd+0x28>)
 80030d2:	5cd3      	ldrb	r3, [r2, r3]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	20000130 	.word	0x20000130

080030e4 <getCRC>:


// returns the CRC-7 for a message of "length" bytes
uint8_t getCRC(uint8_t message[], int length)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]

  int i;
  uint8_t CRC_val = 0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	72fb      	strb	r3, [r7, #11]

  for (i = 0; i < length; ++i){
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	e00d      	b.n	8003114 <getCRC+0x30>
	  CRC_val = CRCAdd(CRC_val, message[i]);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	781a      	ldrb	r2, [r3, #0]
 8003100:	7afb      	ldrb	r3, [r7, #11]
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ffd7 	bl	80030b8 <CRCAdd>
 800310a:	4603      	mov	r3, r0
 800310c:	72fb      	strb	r3, [r7, #11]
  for (i = 0; i < length; ++i){
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	3301      	adds	r3, #1
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	dbed      	blt.n	80030f8 <getCRC+0x14>
  }

  return CRC_val;
 800311c:	7afb      	ldrb	r3, [r7, #11]

}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <send_SD_cmd>:

uint8_t send_SD_cmd(SD_cmd_t cmd, uint32_t cmd_arg){
 8003128:	b580      	push	{r7, lr}
 800312a:	b094      	sub	sp, #80	; 0x50
 800312c:	af02      	add	r7, sp, #8
 800312e:	4603      	mov	r3, r0
 8003130:	6039      	str	r1, [r7, #0]
 8003132:	71fb      	strb	r3, [r7, #7]

	//should assert that resp!=NULL
	if( (cmd==ACMD41)||(cmd==ACMD23)){
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	2b29      	cmp	r3, #41	; 0x29
 8003138:	d002      	beq.n	8003140 <send_SD_cmd+0x18>
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	2b57      	cmp	r3, #87	; 0x57
 800313e:	d10c      	bne.n	800315a <send_SD_cmd+0x32>
		uint8_t acmd_resp = send_SD_cmd(CMD55,0);
 8003140:	2100      	movs	r1, #0
 8003142:	2037      	movs	r0, #55	; 0x37
 8003144:	f7ff fff0 	bl	8003128 <send_SD_cmd>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if(acmd_resp == 0xFF){
 800314e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003152:	2bff      	cmp	r3, #255	; 0xff
 8003154:	d101      	bne.n	800315a <send_SD_cmd+0x32>
			return 0xFF;
 8003156:	23ff      	movs	r3, #255	; 0xff
 8003158:	e08e      	b.n	8003278 <send_SD_cmd+0x150>
		}
	}


	uint8_t tx_high = 0xFF;
 800315a:	23ff      	movs	r3, #255	; 0xff
 800315c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	uint8_t MSG[35] = {'\0'};
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	f107 0318 	add.w	r3, r7, #24
 8003168:	221f      	movs	r2, #31
 800316a:	2100      	movs	r1, #0
 800316c:	4618      	mov	r0, r3
 800316e:	f000 fc95 	bl	8003a9c <memset>
	uint8_t spi_rx = 0xFF;
 8003172:	23ff      	movs	r3, #255	; 0xff
 8003174:	74fb      	strb	r3, [r7, #19]
	uint8_t rec_res = 0;
 8003176:	2300      	movs	r3, #0
 8003178:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    HAL_SPI_Transmit(&HSPI, &tx_high , 1, 50);
 800317c:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 8003180:	2332      	movs	r3, #50	; 0x32
 8003182:	2201      	movs	r2, #1
 8003184:	483e      	ldr	r0, [pc, #248]	; (8003280 <send_SD_cmd+0x158>)
 8003186:	f7fe ffda 	bl	800213e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&HSPI, &tx_high , 1, 50);
 800318a:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 800318e:	2332      	movs	r3, #50	; 0x32
 8003190:	2201      	movs	r2, #1
 8003192:	483b      	ldr	r0, [pc, #236]	; (8003280 <send_SD_cmd+0x158>)
 8003194:	f7fe ffd3 	bl	800213e <HAL_SPI_Transmit>


	HAL_StatusTypeDef status;
	uint8_t spi_tx_bf[6] = {0};
 8003198:	2300      	movs	r3, #0
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	2300      	movs	r3, #0
 800319e:	823b      	strh	r3, [r7, #16]

	spi_tx_bf[0] = (0x40)| cmd;
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	733b      	strb	r3, [r7, #12]

	spi_tx_bf[4] =  cmd_arg & 0x000000FF;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	743b      	strb	r3, [r7, #16]
	spi_tx_bf[3] = (cmd_arg & 0x0000FF00) >> 8;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	0a1b      	lsrs	r3, r3, #8
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	73fb      	strb	r3, [r7, #15]
	spi_tx_bf[2] = (cmd_arg & 0x00FF0000) >> 16;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	0c1b      	lsrs	r3, r3, #16
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	73bb      	strb	r3, [r7, #14]
	spi_tx_bf[1] = (cmd_arg & 0xFF000000) >> 24;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	0e1b      	lsrs	r3, r3, #24
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	737b      	strb	r3, [r7, #13]

	spi_tx_bf[5] = (getCRC(spi_tx_bf,5)<<1)  + 1;
 80031c8:	f107 030c 	add.w	r3, r7, #12
 80031cc:	2105      	movs	r1, #5
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff88 	bl	80030e4 <getCRC>
 80031d4:	4603      	mov	r3, r0
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	3301      	adds	r3, #1
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	747b      	strb	r3, [r7, #17]

	//printf(MSG, "cmd:%u %u %u %u %u %u\r\n",spi_tx_bf[0],spi_tx_bf[1],spi_tx_bf[2],spi_tx_bf[3],spi_tx_bf[4],spi_tx_bf[5]);

    HAL_SPI_Transmit(&HSPI, spi_tx_bf , 6, 50);
 80031e0:	f107 010c 	add.w	r1, r7, #12
 80031e4:	2332      	movs	r3, #50	; 0x32
 80031e6:	2206      	movs	r2, #6
 80031e8:	4825      	ldr	r0, [pc, #148]	; (8003280 <send_SD_cmd+0x158>)
 80031ea:	f7fe ffa8 	bl	800213e <HAL_SPI_Transmit>

	int count = 0;
 80031ee:	2300      	movs	r3, #0
 80031f0:	643b      	str	r3, [r7, #64]	; 0x40


	while( count<N_CS && !rec_res  ){
 80031f2:	e013      	b.n	800321c <send_SD_cmd+0xf4>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx , 1, 50);
 80031f4:	f107 0213 	add.w	r2, r7, #19
 80031f8:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 80031fc:	2332      	movs	r3, #50	; 0x32
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	2301      	movs	r3, #1
 8003202:	481f      	ldr	r0, [pc, #124]	; (8003280 <send_SD_cmd+0x158>)
 8003204:	f7ff f8d7 	bl	80023b6 <HAL_SPI_TransmitReceive>
		if( (spi_rx&0x80) == 0){
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	b25b      	sxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	db02      	blt.n	8003216 <send_SD_cmd+0xee>
			rec_res = 1;
 8003210:	2301      	movs	r3, #1
 8003212:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
		//printf("resp:%u\r\n",spi_rx);

		count++;
 8003216:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003218:	3301      	adds	r3, #1
 800321a:	643b      	str	r3, [r7, #64]	; 0x40
	while( count<N_CS && !rec_res  ){
 800321c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800321e:	2b07      	cmp	r3, #7
 8003220:	dc03      	bgt.n	800322a <send_SD_cmd+0x102>
 8003222:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0e4      	beq.n	80031f4 <send_SD_cmd+0xcc>
	}


	if(cmd!=CMD58 && cmd!=CMD8 && cmd!=CMD9 && spi_rx!=0xFF){
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	2b3a      	cmp	r3, #58	; 0x3a
 800322e:	d022      	beq.n	8003276 <send_SD_cmd+0x14e>
 8003230:	79fb      	ldrb	r3, [r7, #7]
 8003232:	2b08      	cmp	r3, #8
 8003234:	d01f      	beq.n	8003276 <send_SD_cmd+0x14e>
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	2b09      	cmp	r3, #9
 800323a:	d01c      	beq.n	8003276 <send_SD_cmd+0x14e>
 800323c:	7cfb      	ldrb	r3, [r7, #19]
 800323e:	2bff      	cmp	r3, #255	; 0xff
 8003240:	d019      	beq.n	8003276 <send_SD_cmd+0x14e>
		uint8_t spi_rx_clear = 0x0;
 8003242:	2300      	movs	r3, #0
 8003244:	72fb      	strb	r3, [r7, #11]

		for(int ii=0; ii<8; ii++){
 8003246:	2300      	movs	r3, #0
 8003248:	63fb      	str	r3, [r7, #60]	; 0x3c
 800324a:	e00f      	b.n	800326c <send_SD_cmd+0x144>
			HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx_clear , 1, 50);
 800324c:	f107 020b 	add.w	r2, r7, #11
 8003250:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 8003254:	2332      	movs	r3, #50	; 0x32
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2301      	movs	r3, #1
 800325a:	4809      	ldr	r0, [pc, #36]	; (8003280 <send_SD_cmd+0x158>)
 800325c:	f7ff f8ab 	bl	80023b6 <HAL_SPI_TransmitReceive>
			if(spi_rx_clear==0xFF){
 8003260:	7afb      	ldrb	r3, [r7, #11]
 8003262:	2bff      	cmp	r3, #255	; 0xff
 8003264:	d006      	beq.n	8003274 <send_SD_cmd+0x14c>
		for(int ii=0; ii<8; ii++){
 8003266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003268:	3301      	adds	r3, #1
 800326a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800326c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326e:	2b07      	cmp	r3, #7
 8003270:	ddec      	ble.n	800324c <send_SD_cmd+0x124>
 8003272:	e000      	b.n	8003276 <send_SD_cmd+0x14e>
				break;
 8003274:	bf00      	nop
			}
		}
	}

	return spi_rx;
 8003276:	7cfb      	ldrb	r3, [r7, #19]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3748      	adds	r7, #72	; 0x48
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	2000008c 	.word	0x2000008c

08003284 <get_trail>:

void get_trail(uint8_t* ocr){
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af02      	add	r7, sp, #8
 800328a:	6078      	str	r0, [r7, #4]
	    uint8_t tx_high = 0xFF;
 800328c:	23ff      	movs	r3, #255	; 0xff
 800328e:	75fb      	strb	r3, [r7, #23]
		uint8_t rx_buff[4] = {0};
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr, 1, 50);
 8003294:	f107 0117 	add.w	r1, r7, #23
 8003298:	2332      	movs	r3, #50	; 0x32
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	2301      	movs	r3, #1
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	481a      	ldr	r0, [pc, #104]	; (800330c <get_trail+0x88>)
 80032a2:	f7ff f888 	bl	80023b6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+1, 1, 50);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	f107 0117 	add.w	r1, r7, #23
 80032ae:	2332      	movs	r3, #50	; 0x32
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	2301      	movs	r3, #1
 80032b4:	4815      	ldr	r0, [pc, #84]	; (800330c <get_trail+0x88>)
 80032b6:	f7ff f87e 	bl	80023b6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+2, 1, 50);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	1c9a      	adds	r2, r3, #2
 80032be:	f107 0117 	add.w	r1, r7, #23
 80032c2:	2332      	movs	r3, #50	; 0x32
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	2301      	movs	r3, #1
 80032c8:	4810      	ldr	r0, [pc, #64]	; (800330c <get_trail+0x88>)
 80032ca:	f7ff f874 	bl	80023b6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+3, 1, 50);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	1cda      	adds	r2, r3, #3
 80032d2:	f107 0117 	add.w	r1, r7, #23
 80032d6:	2332      	movs	r3, #50	; 0x32
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	2301      	movs	r3, #1
 80032dc:	480b      	ldr	r0, [pc, #44]	; (800330c <get_trail+0x88>)
 80032de:	f7ff f86a 	bl	80023b6 <HAL_SPI_TransmitReceive>


		//sprintf(MSG, "trail:%u %u %u %u\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
		//HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
		//printf("trail:%u %u %u %u\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
		uint8_t spi_rx_clear = 0x0;
 80032e2:	2300      	movs	r3, #0
 80032e4:	73fb      	strb	r3, [r7, #15]
		while(spi_rx_clear!=0xFF){
 80032e6:	e009      	b.n	80032fc <get_trail+0x78>
			HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx_clear , 1, 50);
 80032e8:	f107 020f 	add.w	r2, r7, #15
 80032ec:	f107 0117 	add.w	r1, r7, #23
 80032f0:	2332      	movs	r3, #50	; 0x32
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	2301      	movs	r3, #1
 80032f6:	4805      	ldr	r0, [pc, #20]	; (800330c <get_trail+0x88>)
 80032f8:	f7ff f85d 	bl	80023b6 <HAL_SPI_TransmitReceive>
		while(spi_rx_clear!=0xFF){
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	2bff      	cmp	r3, #255	; 0xff
 8003300:	d1f2      	bne.n	80032e8 <get_trail+0x64>
		}
}
 8003302:	bf00      	nop
 8003304:	bf00      	nop
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	2000008c 	.word	0x2000008c

08003310 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */

    Stat = STA_NOINIT;
 800331a:	4b4a      	ldr	r3, [pc, #296]	; (8003444 <USER_initialize+0x134>)
 800331c:	2201      	movs	r2, #1
 800331e:	701a      	strb	r2, [r3, #0]
	if(pdrv!=0){
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <USER_initialize+0x1e>
	  return Stat;
 8003326:	4b47      	ldr	r3, [pc, #284]	; (8003444 <USER_initialize+0x134>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	b2db      	uxtb	r3, r3
 800332c:	e085      	b.n	800343a <USER_initialize+0x12a>
	}

    GenerateCRCTable();
 800332e:	f7ff fe71 	bl	8003014 <GenerateCRCTable>


    uint8_t spi_tx = 0xFF;
 8003332:	23ff      	movs	r3, #255	; 0xff
 8003334:	73fb      	strb	r3, [r7, #15]


    SD_CS_HIGH();
 8003336:	2201      	movs	r2, #1
 8003338:	2102      	movs	r1, #2
 800333a:	4843      	ldr	r0, [pc, #268]	; (8003448 <USER_initialize+0x138>)
 800333c:	f7fe f874 	bl	8001428 <HAL_GPIO_WritePin>

    HAL_Delay(50); //delay at least 1 ms
 8003340:	2032      	movs	r0, #50	; 0x32
 8003342:	f7fd fdd3 	bl	8000eec <HAL_Delay>

    //only need 72, do a bunch more
    for(int ii = 0; ii<10; ii++){
 8003346:	2300      	movs	r3, #0
 8003348:	61fb      	str	r3, [r7, #28]
 800334a:	e009      	b.n	8003360 <USER_initialize+0x50>
  	  HAL_SPI_Transmit(&HSPI, &spi_tx , 1, 0);
 800334c:	f107 010f 	add.w	r1, r7, #15
 8003350:	2300      	movs	r3, #0
 8003352:	2201      	movs	r2, #1
 8003354:	483d      	ldr	r0, [pc, #244]	; (800344c <USER_initialize+0x13c>)
 8003356:	f7fe fef2 	bl	800213e <HAL_SPI_Transmit>
    for(int ii = 0; ii<10; ii++){
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	3301      	adds	r3, #1
 800335e:	61fb      	str	r3, [r7, #28]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2b09      	cmp	r3, #9
 8003364:	ddf2      	ble.n	800334c <USER_initialize+0x3c>
    }

    uint8_t R1_resp = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	75fb      	strb	r3, [r7, #23]
    uint8_t ocr[4] = {0};
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]


    SD_CS_LOW();
 800336e:	2200      	movs	r2, #0
 8003370:	2102      	movs	r1, #2
 8003372:	4835      	ldr	r0, [pc, #212]	; (8003448 <USER_initialize+0x138>)
 8003374:	f7fe f858 	bl	8001428 <HAL_GPIO_WritePin>

    //online comments indicate this makes things more consistent
    for(int ii = 0; ii<2; ii++){
 8003378:	2300      	movs	r3, #0
 800337a:	61bb      	str	r3, [r7, #24]
 800337c:	e009      	b.n	8003392 <USER_initialize+0x82>
  	  HAL_SPI_Transmit(&HSPI, &spi_tx , 1, 0);
 800337e:	f107 010f 	add.w	r1, r7, #15
 8003382:	2300      	movs	r3, #0
 8003384:	2201      	movs	r2, #1
 8003386:	4831      	ldr	r0, [pc, #196]	; (800344c <USER_initialize+0x13c>)
 8003388:	f7fe fed9 	bl	800213e <HAL_SPI_Transmit>
    for(int ii = 0; ii<2; ii++){
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	3301      	adds	r3, #1
 8003390:	61bb      	str	r3, [r7, #24]
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	2b01      	cmp	r3, #1
 8003396:	ddf2      	ble.n	800337e <USER_initialize+0x6e>
    }

    R1_resp = send_SD_cmd(CMD0,0);
 8003398:	2100      	movs	r1, #0
 800339a:	2000      	movs	r0, #0
 800339c:	f7ff fec4 	bl	8003128 <send_SD_cmd>
 80033a0:	4603      	mov	r3, r0
 80033a2:	75fb      	strb	r3, [r7, #23]


    if(R1_resp == 0x01){
 80033a4:	7dfb      	ldrb	r3, [r7, #23]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d144      	bne.n	8003434 <USER_initialize+0x124>


  	  R1_resp = send_SD_cmd(CMD8,0x01AA);
 80033aa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80033ae:	2008      	movs	r0, #8
 80033b0:	f7ff feba 	bl	8003128 <send_SD_cmd>
 80033b4:	4603      	mov	r3, r0
 80033b6:	75fb      	strb	r3, [r7, #23]
  	  get_trail(ocr);
 80033b8:	f107 0308 	add.w	r3, r7, #8
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff ff61 	bl	8003284 <get_trail>


  	  if( (R1_resp!=0x01)){ //if error or no response, SD1 or MMC
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d135      	bne.n	8003434 <USER_initialize+0x124>
  		  //Won't support this

  	  }
  	  else if( (ocr[2] == 0x01)&&(ocr[3] == 0xAA)  ){ //SD v2
 80033c8:	7abb      	ldrb	r3, [r7, #10]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d132      	bne.n	8003434 <USER_initialize+0x124>
 80033ce:	7afb      	ldrb	r3, [r7, #11]
 80033d0:	2baa      	cmp	r3, #170	; 0xaa
 80033d2:	d12f      	bne.n	8003434 <USER_initialize+0x124>
  		  //printf("SD 2.0+\r\n");



  		  uint32_t t_init = HAL_GetTick();
 80033d4:	f7fd fd7e 	bl	8000ed4 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]
  		  while( (HAL_GetTick()-t_init) < 2000){ //really should be 1000ms, being extra safe
 80033da:	e009      	b.n	80033f0 <USER_initialize+0xe0>


  			  R1_resp = send_SD_cmd(ACMD41,0x40000000);
 80033dc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80033e0:	2029      	movs	r0, #41	; 0x29
 80033e2:	f7ff fea1 	bl	8003128 <send_SD_cmd>
 80033e6:	4603      	mov	r3, r0
 80033e8:	75fb      	strb	r3, [r7, #23]

  			  if(R1_resp==0x00){
 80033ea:	7dfb      	ldrb	r3, [r7, #23]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <USER_initialize+0xf2>
  		  while( (HAL_GetTick()-t_init) < 2000){ //really should be 1000ms, being extra safe
 80033f0:	f7fd fd70 	bl	8000ed4 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80033fe:	d3ed      	bcc.n	80033dc <USER_initialize+0xcc>
 8003400:	e000      	b.n	8003404 <USER_initialize+0xf4>
  				  break;
 8003402:	bf00      	nop
  		  }




  		  R1_resp = send_SD_cmd(CMD58,0x00000000);
 8003404:	2100      	movs	r1, #0
 8003406:	203a      	movs	r0, #58	; 0x3a
 8003408:	f7ff fe8e 	bl	8003128 <send_SD_cmd>
 800340c:	4603      	mov	r3, r0
 800340e:	75fb      	strb	r3, [r7, #23]
  		  get_trail(ocr);
 8003410:	f107 0308 	add.w	r3, r7, #8
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff35 	bl	8003284 <get_trail>

  		  //printf("OCR status:\r\n");
  		  //printf("\tCCS(0=bytes,1=blocks):%u\r\n", (ocr[0]>>6)&0x01 );

  		  //force 512 byte blocks
  		  R1_resp = send_SD_cmd(CMD16,0x00000200);
 800341a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800341e:	2010      	movs	r0, #16
 8003420:	f7ff fe82 	bl	8003128 <send_SD_cmd>
 8003424:	4603      	mov	r3, r0
 8003426:	75fb      	strb	r3, [r7, #23]


  		  //I don't, but could check voltage here
  		  Stat=0;
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <USER_initialize+0x134>)
 800342a:	2200      	movs	r2, #0
 800342c:	701a      	strb	r2, [r3, #0]
  		  //after init, can speed up spi
  		  HSPI.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800342e:	4b07      	ldr	r3, [pc, #28]	; (800344c <USER_initialize+0x13c>)
 8003430:	2210      	movs	r2, #16
 8003432:	61da      	str	r2, [r3, #28]
    else{
  	  //printf("error, CMD0 response:%u\r\n",R1_resp);
    }


    return Stat;
 8003434:	4b03      	ldr	r3, [pc, #12]	; (8003444 <USER_initialize+0x134>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800343a:	4618      	mov	r0, r3
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20000009 	.word	0x20000009
 8003448:	40020400 	.word	0x40020400
 800344c:	2000008c 	.word	0x2000008c

08003450 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	4603      	mov	r3, r0
 8003458:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */

    //Stat = STA_NOINIT;
    return Stat;
 800345a:	4b04      	ldr	r3, [pc, #16]	; (800346c <USER_status+0x1c>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	20000009 	.word	0x20000009

08003470 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08e      	sub	sp, #56	; 0x38
 8003474:	af02      	add	r7, sp, #8
 8003476:	60b9      	str	r1, [r7, #8]
 8003478:	607a      	str	r2, [r7, #4]
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	4603      	mov	r3, r0
 800347e:	73fb      	strb	r3, [r7, #15]

  /* USER CODE BEGIN READ */

	if(pdrv!=0){
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <USER_read+0x1a>
		return RES_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0d7      	b.n	800363a <USER_read+0x1ca>
	}
	if(USER_status(pdrv)!=0){
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ffdf 	bl	8003450 <USER_status>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <USER_read+0x2c>
		return RES_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0ce      	b.n	800363a <USER_read+0x1ca>
	}


	if(count==0){
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <USER_read+0x36>
	    return RES_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	e0c9      	b.n	800363a <USER_read+0x1ca>
	}
	else if(count==1){
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d149      	bne.n	8003540 <USER_read+0xd0>
	  uint8_t R1_resp = send_SD_cmd(CMD17,sector);
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	2011      	movs	r0, #17
 80034b0:	f7ff fe3a 	bl	8003128 <send_SD_cmd>
 80034b4:	4603      	mov	r3, r0
 80034b6:	76bb      	strb	r3, [r7, #26]

	  uint8_t spi_tx = 0xFF;
 80034b8:	23ff      	movs	r3, #255	; 0xff
 80034ba:	767b      	strb	r3, [r7, #25]
	  uint8_t spi_rx = 0xFF;
 80034bc:	23ff      	movs	r3, #255	; 0xff
 80034be:	763b      	strb	r3, [r7, #24]

	  int ii = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
	  while( (spi_rx == 0xFF)&&(ii<100) ){
 80034c4:	e00c      	b.n	80034e0 <USER_read+0x70>
		ii++;
 80034c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c8:	3301      	adds	r3, #1
 80034ca:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 80034cc:	f107 0218 	add.w	r2, r7, #24
 80034d0:	f107 0119 	add.w	r1, r7, #25
 80034d4:	2332      	movs	r3, #50	; 0x32
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	2301      	movs	r3, #1
 80034da:	485a      	ldr	r0, [pc, #360]	; (8003644 <USER_read+0x1d4>)
 80034dc:	f7fe ff6b 	bl	80023b6 <HAL_SPI_TransmitReceive>
	  while( (spi_rx == 0xFF)&&(ii<100) ){
 80034e0:	7e3b      	ldrb	r3, [r7, #24]
 80034e2:	2bff      	cmp	r3, #255	; 0xff
 80034e4:	d102      	bne.n	80034ec <USER_read+0x7c>
 80034e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e8:	2b63      	cmp	r3, #99	; 0x63
 80034ea:	ddec      	ble.n	80034c6 <USER_read+0x56>
	  }

	  //capture data
	  for(ii=0;ii<512;ii++){
 80034ec:	2300      	movs	r3, #0
 80034ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034f0:	e00d      	b.n	800350e <USER_read+0x9e>
	 	HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buff+ii , 1, 50);
 80034f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	441a      	add	r2, r3
 80034f8:	f107 0119 	add.w	r1, r7, #25
 80034fc:	2332      	movs	r3, #50	; 0x32
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	2301      	movs	r3, #1
 8003502:	4850      	ldr	r0, [pc, #320]	; (8003644 <USER_read+0x1d4>)
 8003504:	f7fe ff57 	bl	80023b6 <HAL_SPI_TransmitReceive>
	  for(ii=0;ii<512;ii++){
 8003508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800350a:	3301      	adds	r3, #1
 800350c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800350e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003514:	dbed      	blt.n	80034f2 <USER_read+0x82>
	  }

		//read CRC - don't use for now
	  for(ii=0;ii<2;ii++){
 8003516:	2300      	movs	r3, #0
 8003518:	62fb      	str	r3, [r7, #44]	; 0x2c
 800351a:	e00c      	b.n	8003536 <USER_read+0xc6>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx  , 1, 50);
 800351c:	f107 0218 	add.w	r2, r7, #24
 8003520:	f107 0119 	add.w	r1, r7, #25
 8003524:	2332      	movs	r3, #50	; 0x32
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	2301      	movs	r3, #1
 800352a:	4846      	ldr	r0, [pc, #280]	; (8003644 <USER_read+0x1d4>)
 800352c:	f7fe ff43 	bl	80023b6 <HAL_SPI_TransmitReceive>
	  for(ii=0;ii<2;ii++){
 8003530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003532:	3301      	adds	r3, #1
 8003534:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003538:	2b01      	cmp	r3, #1
 800353a:	ddef      	ble.n	800351c <USER_read+0xac>
	  }

	  return RES_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	e07c      	b.n	800363a <USER_read+0x1ca>

	}
	else{
	  uint8_t R1_resp = send_SD_cmd(CMD18,sector);
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	2012      	movs	r0, #18
 8003544:	f7ff fdf0 	bl	8003128 <send_SD_cmd>
 8003548:	4603      	mov	r3, r0
 800354a:	76fb      	strb	r3, [r7, #27]

	  uint8_t spi_tx = 0xFF;
 800354c:	23ff      	movs	r3, #255	; 0xff
 800354e:	75fb      	strb	r3, [r7, #23]
	  uint8_t spi_rx = 0xFF;
 8003550:	23ff      	movs	r3, #255	; 0xff
 8003552:	75bb      	strb	r3, [r7, #22]


	  for(int jj=0; jj<count; jj++){
 8003554:	2300      	movs	r3, #0
 8003556:	62bb      	str	r3, [r7, #40]	; 0x28
 8003558:	e046      	b.n	80035e8 <USER_read+0x178>

		int ii = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	627b      	str	r3, [r7, #36]	; 0x24
		spi_rx = 0xFF;
 800355e:	23ff      	movs	r3, #255	; 0xff
 8003560:	75bb      	strb	r3, [r7, #22]
		while( (spi_rx == 0xFF)&&(ii<100) ){
 8003562:	e00c      	b.n	800357e <USER_read+0x10e>
		  ii++;
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	3301      	adds	r3, #1
 8003568:	627b      	str	r3, [r7, #36]	; 0x24
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 800356a:	f107 0216 	add.w	r2, r7, #22
 800356e:	f107 0117 	add.w	r1, r7, #23
 8003572:	2332      	movs	r3, #50	; 0x32
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	2301      	movs	r3, #1
 8003578:	4832      	ldr	r0, [pc, #200]	; (8003644 <USER_read+0x1d4>)
 800357a:	f7fe ff1c 	bl	80023b6 <HAL_SPI_TransmitReceive>
		while( (spi_rx == 0xFF)&&(ii<100) ){
 800357e:	7dbb      	ldrb	r3, [r7, #22]
 8003580:	2bff      	cmp	r3, #255	; 0xff
 8003582:	d102      	bne.n	800358a <USER_read+0x11a>
 8003584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003586:	2b63      	cmp	r3, #99	; 0x63
 8003588:	ddec      	ble.n	8003564 <USER_read+0xf4>
		}

			//capture data
		for(ii=0;ii<512;ii++){
 800358a:	2300      	movs	r3, #0
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
 800358e:	e011      	b.n	80035b4 <USER_read+0x144>
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buff+ii+(jj*512) , 1, 50);
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	025b      	lsls	r3, r3, #9
 8003594:	461a      	mov	r2, r3
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	4413      	add	r3, r2
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	441a      	add	r2, r3
 800359e:	f107 0117 	add.w	r1, r7, #23
 80035a2:	2332      	movs	r3, #50	; 0x32
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	2301      	movs	r3, #1
 80035a8:	4826      	ldr	r0, [pc, #152]	; (8003644 <USER_read+0x1d4>)
 80035aa:	f7fe ff04 	bl	80023b6 <HAL_SPI_TransmitReceive>
		for(ii=0;ii<512;ii++){
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	3301      	adds	r3, #1
 80035b2:	627b      	str	r3, [r7, #36]	; 0x24
 80035b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035ba:	dbe9      	blt.n	8003590 <USER_read+0x120>
		}

			//read CRC - don't use for now
		for(ii=0;ii<2;ii++){
 80035bc:	2300      	movs	r3, #0
 80035be:	627b      	str	r3, [r7, #36]	; 0x24
 80035c0:	e00c      	b.n	80035dc <USER_read+0x16c>
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 80035c2:	f107 0216 	add.w	r2, r7, #22
 80035c6:	f107 0117 	add.w	r1, r7, #23
 80035ca:	2332      	movs	r3, #50	; 0x32
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2301      	movs	r3, #1
 80035d0:	481c      	ldr	r0, [pc, #112]	; (8003644 <USER_read+0x1d4>)
 80035d2:	f7fe fef0 	bl	80023b6 <HAL_SPI_TransmitReceive>
		for(ii=0;ii<2;ii++){
 80035d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d8:	3301      	adds	r3, #1
 80035da:	627b      	str	r3, [r7, #36]	; 0x24
 80035dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035de:	2b01      	cmp	r3, #1
 80035e0:	ddef      	ble.n	80035c2 <USER_read+0x152>
	  for(int jj=0; jj<count; jj++){
 80035e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e4:	3301      	adds	r3, #1
 80035e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80035e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d8b4      	bhi.n	800355a <USER_read+0xea>
		}
	  }


	  R1_resp = send_SD_cmd(CMD12,0x0);
 80035f0:	2100      	movs	r1, #0
 80035f2:	200c      	movs	r0, #12
 80035f4:	f7ff fd98 	bl	8003128 <send_SD_cmd>
 80035f8:	4603      	mov	r3, r0
 80035fa:	76fb      	strb	r3, [r7, #27]

	  int busy = 1;
 80035fc:	2301      	movs	r3, #1
 80035fe:	623b      	str	r3, [r7, #32]
	  int counter = 0;
 8003600:	2300      	movs	r3, #0
 8003602:	61fb      	str	r3, [r7, #28]
	  while(busy&&(counter<1000) ){
 8003604:	e011      	b.n	800362a <USER_read+0x1ba>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003606:	f107 0216 	add.w	r2, r7, #22
 800360a:	f107 0117 	add.w	r1, r7, #23
 800360e:	2332      	movs	r3, #50	; 0x32
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	2301      	movs	r3, #1
 8003614:	480b      	ldr	r0, [pc, #44]	; (8003644 <USER_read+0x1d4>)
 8003616:	f7fe fece 	bl	80023b6 <HAL_SPI_TransmitReceive>
		if(spi_rx!=0){
 800361a:	7dbb      	ldrb	r3, [r7, #22]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <USER_read+0x1b4>
		  busy = 0;
 8003620:	2300      	movs	r3, #0
 8003622:	623b      	str	r3, [r7, #32]
		}
		counter++;
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	3301      	adds	r3, #1
 8003628:	61fb      	str	r3, [r7, #28]
	  while(busy&&(counter<1000) ){
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <USER_read+0x1c8>
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003636:	dbe6      	blt.n	8003606 <USER_read+0x196>
	  }

	  return RES_OK;
 8003638:	2300      	movs	r3, #0
	}

	//shouldn't get here
    return RES_OK;
  /* USER CODE END READ */
}
 800363a:	4618      	mov	r0, r3
 800363c:	3730      	adds	r7, #48	; 0x30
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	2000008c 	.word	0x2000008c

08003648 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b094      	sub	sp, #80	; 0x50
 800364c:	af02      	add	r7, sp, #8
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	4603      	mov	r3, r0
 8003656:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */

	if(pdrv!=0){
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <USER_write+0x1a>
		return RES_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e135      	b.n	80038ce <USER_write+0x286>
	}
	if(USER_status(pdrv)!=0){
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fef3 	bl	8003450 <USER_status>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <USER_write+0x2c>
		return RES_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e12c      	b.n	80038ce <USER_write+0x286>
	}

	if(count==0){
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <USER_write+0x36>
	  return RES_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	e127      	b.n	80038ce <USER_write+0x286>
	}
	else if(count==1){
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d169      	bne.n	8003758 <USER_write+0x110>
	  uint8_t R1_resp = send_SD_cmd(CMD24,sector);
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	2018      	movs	r0, #24
 8003688:	f7ff fd4e 	bl	8003128 <send_SD_cmd>
 800368c:	4603      	mov	r3, r0
 800368e:	76bb      	strb	r3, [r7, #26]

	  uint8_t spi_tx = 0xFF;
 8003690:	23ff      	movs	r3, #255	; 0xff
 8003692:	767b      	strb	r3, [r7, #25]
	  uint8_t spi_rx = 0xFF;
 8003694:	23ff      	movs	r3, #255	; 0xff
 8003696:	763b      	strb	r3, [r7, #24]

	  //1 byte of delat


	  //send data packet
	  spi_tx = 0xFE;
 8003698:	23fe      	movs	r3, #254	; 0xfe
 800369a:	767b      	strb	r3, [r7, #25]
	  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 800369c:	f107 0218 	add.w	r2, r7, #24
 80036a0:	f107 0119 	add.w	r1, r7, #25
 80036a4:	2332      	movs	r3, #50	; 0x32
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	2301      	movs	r3, #1
 80036aa:	488b      	ldr	r0, [pc, #556]	; (80038d8 <USER_write+0x290>)
 80036ac:	f7fe fe83 	bl	80023b6 <HAL_SPI_TransmitReceive>

	  //send data
	  for(int ii=0;ii<512;ii++){
 80036b0:	2300      	movs	r3, #0
 80036b2:	647b      	str	r3, [r7, #68]	; 0x44
 80036b4:	e00d      	b.n	80036d2 <USER_write+0x8a>
		HAL_SPI_TransmitReceive(&HSPI, buff+ii, &spi_rx, 1, 50);
 80036b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	18d1      	adds	r1, r2, r3
 80036bc:	f107 0218 	add.w	r2, r7, #24
 80036c0:	2332      	movs	r3, #50	; 0x32
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	2301      	movs	r3, #1
 80036c6:	4884      	ldr	r0, [pc, #528]	; (80038d8 <USER_write+0x290>)
 80036c8:	f7fe fe75 	bl	80023b6 <HAL_SPI_TransmitReceive>
	  for(int ii=0;ii<512;ii++){
 80036cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ce:	3301      	adds	r3, #1
 80036d0:	647b      	str	r3, [r7, #68]	; 0x44
 80036d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036d8:	dbed      	blt.n	80036b6 <USER_write+0x6e>
	  }

	  //crc, dummy packets
	  for(int ii=0;ii<2;ii++){
 80036da:	2300      	movs	r3, #0
 80036dc:	643b      	str	r3, [r7, #64]	; 0x40
 80036de:	e00c      	b.n	80036fa <USER_write+0xb2>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 80036e0:	f107 0218 	add.w	r2, r7, #24
 80036e4:	f107 0119 	add.w	r1, r7, #25
 80036e8:	2332      	movs	r3, #50	; 0x32
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	2301      	movs	r3, #1
 80036ee:	487a      	ldr	r0, [pc, #488]	; (80038d8 <USER_write+0x290>)
 80036f0:	f7fe fe61 	bl	80023b6 <HAL_SPI_TransmitReceive>
	  for(int ii=0;ii<2;ii++){
 80036f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036f6:	3301      	adds	r3, #1
 80036f8:	643b      	str	r3, [r7, #64]	; 0x40
 80036fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	ddef      	ble.n	80036e0 <USER_write+0x98>
	  }

	    //get data response, fail if not data accepted
	  spi_tx = 0xFF;
 8003700:	23ff      	movs	r3, #255	; 0xff
 8003702:	767b      	strb	r3, [r7, #25]
	  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003704:	f107 0218 	add.w	r2, r7, #24
 8003708:	f107 0119 	add.w	r1, r7, #25
 800370c:	2332      	movs	r3, #50	; 0x32
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2301      	movs	r3, #1
 8003712:	4871      	ldr	r0, [pc, #452]	; (80038d8 <USER_write+0x290>)
 8003714:	f7fe fe4f 	bl	80023b6 <HAL_SPI_TransmitReceive>

	  int busy = 1;
 8003718:	2301      	movs	r3, #1
 800371a:	63fb      	str	r3, [r7, #60]	; 0x3c
	  int counter = 0;
 800371c:	2300      	movs	r3, #0
 800371e:	63bb      	str	r3, [r7, #56]	; 0x38
	  while(busy&&(counter<1000) ){
 8003720:	e011      	b.n	8003746 <USER_write+0xfe>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003722:	f107 0218 	add.w	r2, r7, #24
 8003726:	f107 0119 	add.w	r1, r7, #25
 800372a:	2332      	movs	r3, #50	; 0x32
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	2301      	movs	r3, #1
 8003730:	4869      	ldr	r0, [pc, #420]	; (80038d8 <USER_write+0x290>)
 8003732:	f7fe fe40 	bl	80023b6 <HAL_SPI_TransmitReceive>
		if(spi_rx!=0){
 8003736:	7e3b      	ldrb	r3, [r7, #24]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <USER_write+0xf8>
	  	  busy = 0;
 800373c:	2300      	movs	r3, #0
 800373e:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		counter++;
 8003740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003742:	3301      	adds	r3, #1
 8003744:	63bb      	str	r3, [r7, #56]	; 0x38
	  while(busy&&(counter<1000) ){
 8003746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <USER_write+0x10c>
 800374c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800374e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003752:	dbe6      	blt.n	8003722 <USER_write+0xda>
	  }

	  return RES_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	e0ba      	b.n	80038ce <USER_write+0x286>
	}
	else{
		uint8_t R1_resp = send_SD_cmd(CMD25,sector);
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	2019      	movs	r0, #25
 800375c:	f7ff fce4 	bl	8003128 <send_SD_cmd>
 8003760:	4603      	mov	r3, r0
 8003762:	76fb      	strb	r3, [r7, #27]

		uint8_t spi_tx = 0xFF;
 8003764:	23ff      	movs	r3, #255	; 0xff
 8003766:	75fb      	strb	r3, [r7, #23]
		uint8_t spi_rx = 0xFF;
 8003768:	23ff      	movs	r3, #255	; 0xff
 800376a:	75bb      	strb	r3, [r7, #22]

		//one buffer of nothing
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 800376c:	f107 0216 	add.w	r2, r7, #22
 8003770:	f107 0117 	add.w	r1, r7, #23
 8003774:	2332      	movs	r3, #50	; 0x32
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	2301      	movs	r3, #1
 800377a:	4857      	ldr	r0, [pc, #348]	; (80038d8 <USER_write+0x290>)
 800377c:	f7fe fe1b 	bl	80023b6 <HAL_SPI_TransmitReceive>


		for(int jj=0; jj<count; jj++){
 8003780:	2300      	movs	r3, #0
 8003782:	637b      	str	r3, [r7, #52]	; 0x34
 8003784:	e068      	b.n	8003858 <USER_write+0x210>


			//send data packet
			spi_tx = 0xFC;
 8003786:	23fc      	movs	r3, #252	; 0xfc
 8003788:	75fb      	strb	r3, [r7, #23]
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 800378a:	f107 0216 	add.w	r2, r7, #22
 800378e:	f107 0117 	add.w	r1, r7, #23
 8003792:	2332      	movs	r3, #50	; 0x32
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	2301      	movs	r3, #1
 8003798:	484f      	ldr	r0, [pc, #316]	; (80038d8 <USER_write+0x290>)
 800379a:	f7fe fe0c 	bl	80023b6 <HAL_SPI_TransmitReceive>

			//send data
			//spi_tx = 0xAC;
			for(int ii=0;ii<512;ii++){
 800379e:	2300      	movs	r3, #0
 80037a0:	633b      	str	r3, [r7, #48]	; 0x30
 80037a2:	e011      	b.n	80037c8 <USER_write+0x180>
	//			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
				HAL_SPI_TransmitReceive(&HSPI, buff+ii+(512*jj), &spi_rx, 1, 50);
 80037a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037a6:	025b      	lsls	r3, r3, #9
 80037a8:	461a      	mov	r2, r3
 80037aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ac:	4413      	add	r3, r2
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	18d1      	adds	r1, r2, r3
 80037b2:	f107 0216 	add.w	r2, r7, #22
 80037b6:	2332      	movs	r3, #50	; 0x32
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	2301      	movs	r3, #1
 80037bc:	4846      	ldr	r0, [pc, #280]	; (80038d8 <USER_write+0x290>)
 80037be:	f7fe fdfa 	bl	80023b6 <HAL_SPI_TransmitReceive>
			for(int ii=0;ii<512;ii++){
 80037c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c4:	3301      	adds	r3, #1
 80037c6:	633b      	str	r3, [r7, #48]	; 0x30
 80037c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037ce:	dbe9      	blt.n	80037a4 <USER_write+0x15c>
			}

			spi_tx = 0x00;
 80037d0:	2300      	movs	r3, #0
 80037d2:	75fb      	strb	r3, [r7, #23]
			//crc, dummy packets
			for(int ii=0;ii<2;ii++){
 80037d4:	2300      	movs	r3, #0
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d8:	e00c      	b.n	80037f4 <USER_write+0x1ac>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 80037da:	f107 0216 	add.w	r2, r7, #22
 80037de:	f107 0117 	add.w	r1, r7, #23
 80037e2:	2332      	movs	r3, #50	; 0x32
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	2301      	movs	r3, #1
 80037e8:	483b      	ldr	r0, [pc, #236]	; (80038d8 <USER_write+0x290>)
 80037ea:	f7fe fde4 	bl	80023b6 <HAL_SPI_TransmitReceive>
			for(int ii=0;ii<2;ii++){
 80037ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f0:	3301      	adds	r3, #1
 80037f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	ddef      	ble.n	80037da <USER_write+0x192>
			}

			//get data response, fail if not data accepted
			spi_tx = 0xFF;
 80037fa:	23ff      	movs	r3, #255	; 0xff
 80037fc:	75fb      	strb	r3, [r7, #23]
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 80037fe:	f107 0216 	add.w	r2, r7, #22
 8003802:	f107 0117 	add.w	r1, r7, #23
 8003806:	2332      	movs	r3, #50	; 0x32
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2301      	movs	r3, #1
 800380c:	4832      	ldr	r0, [pc, #200]	; (80038d8 <USER_write+0x290>)
 800380e:	f7fe fdd2 	bl	80023b6 <HAL_SPI_TransmitReceive>

			int busy = 1;
 8003812:	2301      	movs	r3, #1
 8003814:	62bb      	str	r3, [r7, #40]	; 0x28
			int counter = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	627b      	str	r3, [r7, #36]	; 0x24
			spi_tx = 0xFF;
 800381a:	23ff      	movs	r3, #255	; 0xff
 800381c:	75fb      	strb	r3, [r7, #23]

			while(busy&&(counter<1000) ){
 800381e:	e011      	b.n	8003844 <USER_write+0x1fc>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003820:	f107 0216 	add.w	r2, r7, #22
 8003824:	f107 0117 	add.w	r1, r7, #23
 8003828:	2332      	movs	r3, #50	; 0x32
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	2301      	movs	r3, #1
 800382e:	482a      	ldr	r0, [pc, #168]	; (80038d8 <USER_write+0x290>)
 8003830:	f7fe fdc1 	bl	80023b6 <HAL_SPI_TransmitReceive>
				if(spi_rx!=0){
 8003834:	7dbb      	ldrb	r3, [r7, #22]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <USER_write+0x1f6>
					busy = 0;
 800383a:	2300      	movs	r3, #0
 800383c:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				counter++;
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	3301      	adds	r3, #1
 8003842:	627b      	str	r3, [r7, #36]	; 0x24
			while(busy&&(counter<1000) ){
 8003844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <USER_write+0x20a>
 800384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003850:	dbe6      	blt.n	8003820 <USER_write+0x1d8>
		for(int jj=0; jj<count; jj++){
 8003852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003854:	3301      	adds	r3, #1
 8003856:	637b      	str	r3, [r7, #52]	; 0x34
 8003858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d892      	bhi.n	8003786 <USER_write+0x13e>
			}

		}

		//send stop token
		spi_tx = 0xFD;
 8003860:	23fd      	movs	r3, #253	; 0xfd
 8003862:	75fb      	strb	r3, [r7, #23]
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003864:	f107 0216 	add.w	r2, r7, #22
 8003868:	f107 0117 	add.w	r1, r7, #23
 800386c:	2332      	movs	r3, #50	; 0x32
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	2301      	movs	r3, #1
 8003872:	4819      	ldr	r0, [pc, #100]	; (80038d8 <USER_write+0x290>)
 8003874:	f7fe fd9f 	bl	80023b6 <HAL_SPI_TransmitReceive>

		//
		spi_tx = 0xFF;
 8003878:	23ff      	movs	r3, #255	; 0xff
 800387a:	75fb      	strb	r3, [r7, #23]
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 800387c:	f107 0216 	add.w	r2, r7, #22
 8003880:	f107 0117 	add.w	r1, r7, #23
 8003884:	2332      	movs	r3, #50	; 0x32
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	2301      	movs	r3, #1
 800388a:	4813      	ldr	r0, [pc, #76]	; (80038d8 <USER_write+0x290>)
 800388c:	f7fe fd93 	bl	80023b6 <HAL_SPI_TransmitReceive>


		int busy = 1;
 8003890:	2301      	movs	r3, #1
 8003892:	623b      	str	r3, [r7, #32]
		int counter = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	61fb      	str	r3, [r7, #28]
		while(busy&&(counter<1000) ){
 8003898:	e011      	b.n	80038be <USER_write+0x276>
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 800389a:	f107 0216 	add.w	r2, r7, #22
 800389e:	f107 0117 	add.w	r1, r7, #23
 80038a2:	2332      	movs	r3, #50	; 0x32
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	2301      	movs	r3, #1
 80038a8:	480b      	ldr	r0, [pc, #44]	; (80038d8 <USER_write+0x290>)
 80038aa:	f7fe fd84 	bl	80023b6 <HAL_SPI_TransmitReceive>
			if(spi_rx!=0){
 80038ae:	7dbb      	ldrb	r3, [r7, #22]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <USER_write+0x270>
				busy = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	623b      	str	r3, [r7, #32]
			}
			else{
			}
			counter++;
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	3301      	adds	r3, #1
 80038bc:	61fb      	str	r3, [r7, #28]
		while(busy&&(counter<1000) ){
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <USER_write+0x284>
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038ca:	dbe6      	blt.n	800389a <USER_write+0x252>
		}
	}

	//shouldn't get here
    return RES_OK;
 80038cc:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3748      	adds	r7, #72	; 0x48
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	2000008c 	.word	0x2000008c

080038dc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	; 0x38
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	4603      	mov	r3, r0
 80038e4:	603a      	str	r2, [r7, #0]
 80038e6:	71fb      	strb	r3, [r7, #7]
 80038e8:	460b      	mov	r3, r1
 80038ea:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	switch(cmd){
 80038f2:	79bb      	ldrb	r3, [r7, #6]
 80038f4:	2b04      	cmp	r3, #4
 80038f6:	f200 809c 	bhi.w	8003a32 <USER_ioctl+0x156>
 80038fa:	a201      	add	r2, pc, #4	; (adr r2, 8003900 <USER_ioctl+0x24>)
 80038fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003900:	08003915 	.word	0x08003915
 8003904:	0800393b 	.word	0x0800393b
 8003908:	0800392b 	.word	0x0800392b
 800390c:	0800391d 	.word	0x0800391d
 8003910:	08003a2b 	.word	0x08003a2b

	case CTRL_SYNC:
		// nothing to do here
		res = RES_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800391a:	e08d      	b.n	8003a38 <USER_ioctl+0x15c>
	case GET_BLOCK_SIZE:
		*(int*)buff = 1; //could check, but doing this for now
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003928:	e086      	b.n	8003a38 <USER_ioctl+0x15c>
	case GET_SECTOR_SIZE:
		*(int*)buff = 512; //buffer size is always 512
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003930:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003938:	e07e      	b.n	8003a38 <USER_ioctl+0x15c>

	case GET_SECTOR_COUNT:
		if(USER_status(pdrv)!=0){
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff fd87 	bl	8003450 <USER_status>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <USER_ioctl+0x70>
			return RES_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e077      	b.n	8003a3c <USER_ioctl+0x160>
		}
		else{
			BYTE buffer[16] = {0};
 800394c:	2300      	movs	r3, #0
 800394e:	613b      	str	r3, [r7, #16]
 8003950:	f107 0314 	add.w	r3, r7, #20
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	605a      	str	r2, [r3, #4]
 800395a:	609a      	str	r2, [r3, #8]
			//printf("GET_BLOCK_SIZE\r\n");
			uint8_t R1_resp = send_SD_cmd(CMD9,0x0);
 800395c:	2100      	movs	r1, #0
 800395e:	2009      	movs	r0, #9
 8003960:	f7ff fbe2 	bl	8003128 <send_SD_cmd>
 8003964:	4603      	mov	r3, r0
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			//printf("cmd resp:%u\r\n",R1_resp);
			uint8_t spi_tx = 0xFF;
 800396a:	23ff      	movs	r3, #255	; 0xff
 800396c:	73fb      	strb	r3, [r7, #15]
			uint8_t spi_rx = 0xFF;
 800396e:	23ff      	movs	r3, #255	; 0xff
 8003970:	73bb      	strb	r3, [r7, #14]

			int ii = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
			while( (spi_rx == 0xFF)&&(ii<10000) ){
 8003976:	e00c      	b.n	8003992 <USER_ioctl+0xb6>
				ii++;
 8003978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397a:	3301      	adds	r3, #1
 800397c:	62bb      	str	r3, [r7, #40]	; 0x28
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 800397e:	f107 020e 	add.w	r2, r7, #14
 8003982:	f107 010f 	add.w	r1, r7, #15
 8003986:	2332      	movs	r3, #50	; 0x32
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	2301      	movs	r3, #1
 800398c:	482d      	ldr	r0, [pc, #180]	; (8003a44 <USER_ioctl+0x168>)
 800398e:	f7fe fd12 	bl	80023b6 <HAL_SPI_TransmitReceive>
			while( (spi_rx == 0xFF)&&(ii<10000) ){
 8003992:	7bbb      	ldrb	r3, [r7, #14]
 8003994:	2bff      	cmp	r3, #255	; 0xff
 8003996:	d104      	bne.n	80039a2 <USER_ioctl+0xc6>
 8003998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800399a:	f242 720f 	movw	r2, #9999	; 0x270f
 800399e:	4293      	cmp	r3, r2
 80039a0:	ddea      	ble.n	8003978 <USER_ioctl+0x9c>

			//printf("ii:%u\r\n",ii);
			//printf("data token:%u\r\n",spi_rx);

			//capture data
			for(ii=0;ii<16;ii++){
 80039a2:	2300      	movs	r3, #0
 80039a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80039a6:	e010      	b.n	80039ca <USER_ioctl+0xee>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buffer+15-ii , 1, 50);
 80039a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039aa:	f1c3 030f 	rsb	r3, r3, #15
 80039ae:	f107 0210 	add.w	r2, r7, #16
 80039b2:	441a      	add	r2, r3
 80039b4:	f107 010f 	add.w	r1, r7, #15
 80039b8:	2332      	movs	r3, #50	; 0x32
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	2301      	movs	r3, #1
 80039be:	4821      	ldr	r0, [pc, #132]	; (8003a44 <USER_ioctl+0x168>)
 80039c0:	f7fe fcf9 	bl	80023b6 <HAL_SPI_TransmitReceive>
			for(ii=0;ii<16;ii++){
 80039c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c6:	3301      	adds	r3, #1
 80039c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039cc:	2b0f      	cmp	r3, #15
 80039ce:	ddeb      	ble.n	80039a8 <USER_ioctl+0xcc>
				//printf("(%u,%u)\r\n",8*(15-ii),buffer[15-ii]);

			}


			for(ii=0;ii<2;ii++){
 80039d0:	2300      	movs	r3, #0
 80039d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80039d4:	e00c      	b.n	80039f0 <USER_ioctl+0x114>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx  , 1, 50);
 80039d6:	f107 020e 	add.w	r2, r7, #14
 80039da:	f107 010f 	add.w	r1, r7, #15
 80039de:	2332      	movs	r3, #50	; 0x32
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	2301      	movs	r3, #1
 80039e4:	4817      	ldr	r0, [pc, #92]	; (8003a44 <USER_ioctl+0x168>)
 80039e6:	f7fe fce6 	bl	80023b6 <HAL_SPI_TransmitReceive>
			for(ii=0;ii<2;ii++){
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ec:	3301      	adds	r3, #1
 80039ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80039f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	ddef      	ble.n	80039d6 <USER_ioctl+0xfa>
				//printf("rx crc:%u\r\n",spi_rx);
			}

			//printf( "sector size: %u\r\n", ((buffer[5]&0x3F)<<1)|(buffer[4]>>7) );//  | buffer[4]>>7) );
			uint32_t mem_size = 0;
 80039f6:	2300      	movs	r3, #0
 80039f8:	623b      	str	r3, [r7, #32]
			mem_size = (uint32_t)buffer[6] | ( ((uint32_t) buffer[7])<<8) | (((uint32_t)(buffer[8]&0x3F))<<16) ;
 80039fa:	7dbb      	ldrb	r3, [r7, #22]
 80039fc:	461a      	mov	r2, r3
 80039fe:	7dfb      	ldrb	r3, [r7, #23]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	431a      	orrs	r2, r3
 8003a04:	7e3b      	ldrb	r3, [r7, #24]
 8003a06:	041b      	lsls	r3, r3, #16
 8003a08:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	623b      	str	r3, [r7, #32]
//			printf("64:%u\r\n",buffer[8]);


//			printf("mem size(kB):%u\r\n",(mem_size+1)*512);
//			printf("mem size(sectors):%u\r\n",(mem_size+1)*1000);
		  *(int*)buff = ((mem_size+1)*1000);
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	3301      	adds	r3, #1
 8003a14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a18:	fb02 f303 	mul.w	r3, r2, r3
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	601a      	str	r2, [r3, #0]
	      res =  RES_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		}

		break;
 8003a28:	e006      	b.n	8003a38 <USER_ioctl+0x15c>
	case CTRL_TRIM:
//		printf("CTRL_TRIM\r\n");
		//not implementing
	    res =  RES_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		break;
 8003a30:	e002      	b.n	8003a38 <USER_ioctl+0x15c>
	default:
		res = RES_PARERR;
 8003a32:	2304      	movs	r3, #4
 8003a34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}
	return res;
 8003a38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f


  /* USER CODE END IOCTL */
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3730      	adds	r7, #48	; 0x30
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	2000008c 	.word	0x2000008c

08003a48 <__errno>:
 8003a48:	4b01      	ldr	r3, [pc, #4]	; (8003a50 <__errno+0x8>)
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	2000000c 	.word	0x2000000c

08003a54 <__libc_init_array>:
 8003a54:	b570      	push	{r4, r5, r6, lr}
 8003a56:	4d0d      	ldr	r5, [pc, #52]	; (8003a8c <__libc_init_array+0x38>)
 8003a58:	4c0d      	ldr	r4, [pc, #52]	; (8003a90 <__libc_init_array+0x3c>)
 8003a5a:	1b64      	subs	r4, r4, r5
 8003a5c:	10a4      	asrs	r4, r4, #2
 8003a5e:	2600      	movs	r6, #0
 8003a60:	42a6      	cmp	r6, r4
 8003a62:	d109      	bne.n	8003a78 <__libc_init_array+0x24>
 8003a64:	4d0b      	ldr	r5, [pc, #44]	; (8003a94 <__libc_init_array+0x40>)
 8003a66:	4c0c      	ldr	r4, [pc, #48]	; (8003a98 <__libc_init_array+0x44>)
 8003a68:	f001 f824 	bl	8004ab4 <_init>
 8003a6c:	1b64      	subs	r4, r4, r5
 8003a6e:	10a4      	asrs	r4, r4, #2
 8003a70:	2600      	movs	r6, #0
 8003a72:	42a6      	cmp	r6, r4
 8003a74:	d105      	bne.n	8003a82 <__libc_init_array+0x2e>
 8003a76:	bd70      	pop	{r4, r5, r6, pc}
 8003a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7c:	4798      	blx	r3
 8003a7e:	3601      	adds	r6, #1
 8003a80:	e7ee      	b.n	8003a60 <__libc_init_array+0xc>
 8003a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a86:	4798      	blx	r3
 8003a88:	3601      	adds	r6, #1
 8003a8a:	e7f2      	b.n	8003a72 <__libc_init_array+0x1e>
 8003a8c:	08004c4c 	.word	0x08004c4c
 8003a90:	08004c4c 	.word	0x08004c4c
 8003a94:	08004c4c 	.word	0x08004c4c
 8003a98:	08004c50 	.word	0x08004c50

08003a9c <memset>:
 8003a9c:	4402      	add	r2, r0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d100      	bne.n	8003aa6 <memset+0xa>
 8003aa4:	4770      	bx	lr
 8003aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8003aaa:	e7f9      	b.n	8003aa0 <memset+0x4>

08003aac <iprintf>:
 8003aac:	b40f      	push	{r0, r1, r2, r3}
 8003aae:	4b0a      	ldr	r3, [pc, #40]	; (8003ad8 <iprintf+0x2c>)
 8003ab0:	b513      	push	{r0, r1, r4, lr}
 8003ab2:	681c      	ldr	r4, [r3, #0]
 8003ab4:	b124      	cbz	r4, 8003ac0 <iprintf+0x14>
 8003ab6:	69a3      	ldr	r3, [r4, #24]
 8003ab8:	b913      	cbnz	r3, 8003ac0 <iprintf+0x14>
 8003aba:	4620      	mov	r0, r4
 8003abc:	f000 fa5e 	bl	8003f7c <__sinit>
 8003ac0:	ab05      	add	r3, sp, #20
 8003ac2:	9a04      	ldr	r2, [sp, #16]
 8003ac4:	68a1      	ldr	r1, [r4, #8]
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	4620      	mov	r0, r4
 8003aca:	f000 fc67 	bl	800439c <_vfiprintf_r>
 8003ace:	b002      	add	sp, #8
 8003ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ad4:	b004      	add	sp, #16
 8003ad6:	4770      	bx	lr
 8003ad8:	2000000c 	.word	0x2000000c

08003adc <_puts_r>:
 8003adc:	b570      	push	{r4, r5, r6, lr}
 8003ade:	460e      	mov	r6, r1
 8003ae0:	4605      	mov	r5, r0
 8003ae2:	b118      	cbz	r0, 8003aec <_puts_r+0x10>
 8003ae4:	6983      	ldr	r3, [r0, #24]
 8003ae6:	b90b      	cbnz	r3, 8003aec <_puts_r+0x10>
 8003ae8:	f000 fa48 	bl	8003f7c <__sinit>
 8003aec:	69ab      	ldr	r3, [r5, #24]
 8003aee:	68ac      	ldr	r4, [r5, #8]
 8003af0:	b913      	cbnz	r3, 8003af8 <_puts_r+0x1c>
 8003af2:	4628      	mov	r0, r5
 8003af4:	f000 fa42 	bl	8003f7c <__sinit>
 8003af8:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <_puts_r+0xd0>)
 8003afa:	429c      	cmp	r4, r3
 8003afc:	d120      	bne.n	8003b40 <_puts_r+0x64>
 8003afe:	686c      	ldr	r4, [r5, #4]
 8003b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b02:	07db      	lsls	r3, r3, #31
 8003b04:	d405      	bmi.n	8003b12 <_puts_r+0x36>
 8003b06:	89a3      	ldrh	r3, [r4, #12]
 8003b08:	0598      	lsls	r0, r3, #22
 8003b0a:	d402      	bmi.n	8003b12 <_puts_r+0x36>
 8003b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b0e:	f000 fad3 	bl	80040b8 <__retarget_lock_acquire_recursive>
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	0719      	lsls	r1, r3, #28
 8003b16:	d51d      	bpl.n	8003b54 <_puts_r+0x78>
 8003b18:	6923      	ldr	r3, [r4, #16]
 8003b1a:	b1db      	cbz	r3, 8003b54 <_puts_r+0x78>
 8003b1c:	3e01      	subs	r6, #1
 8003b1e:	68a3      	ldr	r3, [r4, #8]
 8003b20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003b24:	3b01      	subs	r3, #1
 8003b26:	60a3      	str	r3, [r4, #8]
 8003b28:	bb39      	cbnz	r1, 8003b7a <_puts_r+0x9e>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	da38      	bge.n	8003ba0 <_puts_r+0xc4>
 8003b2e:	4622      	mov	r2, r4
 8003b30:	210a      	movs	r1, #10
 8003b32:	4628      	mov	r0, r5
 8003b34:	f000 f848 	bl	8003bc8 <__swbuf_r>
 8003b38:	3001      	adds	r0, #1
 8003b3a:	d011      	beq.n	8003b60 <_puts_r+0x84>
 8003b3c:	250a      	movs	r5, #10
 8003b3e:	e011      	b.n	8003b64 <_puts_r+0x88>
 8003b40:	4b1b      	ldr	r3, [pc, #108]	; (8003bb0 <_puts_r+0xd4>)
 8003b42:	429c      	cmp	r4, r3
 8003b44:	d101      	bne.n	8003b4a <_puts_r+0x6e>
 8003b46:	68ac      	ldr	r4, [r5, #8]
 8003b48:	e7da      	b.n	8003b00 <_puts_r+0x24>
 8003b4a:	4b1a      	ldr	r3, [pc, #104]	; (8003bb4 <_puts_r+0xd8>)
 8003b4c:	429c      	cmp	r4, r3
 8003b4e:	bf08      	it	eq
 8003b50:	68ec      	ldreq	r4, [r5, #12]
 8003b52:	e7d5      	b.n	8003b00 <_puts_r+0x24>
 8003b54:	4621      	mov	r1, r4
 8003b56:	4628      	mov	r0, r5
 8003b58:	f000 f888 	bl	8003c6c <__swsetup_r>
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d0dd      	beq.n	8003b1c <_puts_r+0x40>
 8003b60:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003b64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b66:	07da      	lsls	r2, r3, #31
 8003b68:	d405      	bmi.n	8003b76 <_puts_r+0x9a>
 8003b6a:	89a3      	ldrh	r3, [r4, #12]
 8003b6c:	059b      	lsls	r3, r3, #22
 8003b6e:	d402      	bmi.n	8003b76 <_puts_r+0x9a>
 8003b70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b72:	f000 faa2 	bl	80040ba <__retarget_lock_release_recursive>
 8003b76:	4628      	mov	r0, r5
 8003b78:	bd70      	pop	{r4, r5, r6, pc}
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	da04      	bge.n	8003b88 <_puts_r+0xac>
 8003b7e:	69a2      	ldr	r2, [r4, #24]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	dc06      	bgt.n	8003b92 <_puts_r+0xb6>
 8003b84:	290a      	cmp	r1, #10
 8003b86:	d004      	beq.n	8003b92 <_puts_r+0xb6>
 8003b88:	6823      	ldr	r3, [r4, #0]
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	6022      	str	r2, [r4, #0]
 8003b8e:	7019      	strb	r1, [r3, #0]
 8003b90:	e7c5      	b.n	8003b1e <_puts_r+0x42>
 8003b92:	4622      	mov	r2, r4
 8003b94:	4628      	mov	r0, r5
 8003b96:	f000 f817 	bl	8003bc8 <__swbuf_r>
 8003b9a:	3001      	adds	r0, #1
 8003b9c:	d1bf      	bne.n	8003b1e <_puts_r+0x42>
 8003b9e:	e7df      	b.n	8003b60 <_puts_r+0x84>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	250a      	movs	r5, #10
 8003ba4:	1c5a      	adds	r2, r3, #1
 8003ba6:	6022      	str	r2, [r4, #0]
 8003ba8:	701d      	strb	r5, [r3, #0]
 8003baa:	e7db      	b.n	8003b64 <_puts_r+0x88>
 8003bac:	08004bd0 	.word	0x08004bd0
 8003bb0:	08004bf0 	.word	0x08004bf0
 8003bb4:	08004bb0 	.word	0x08004bb0

08003bb8 <puts>:
 8003bb8:	4b02      	ldr	r3, [pc, #8]	; (8003bc4 <puts+0xc>)
 8003bba:	4601      	mov	r1, r0
 8003bbc:	6818      	ldr	r0, [r3, #0]
 8003bbe:	f7ff bf8d 	b.w	8003adc <_puts_r>
 8003bc2:	bf00      	nop
 8003bc4:	2000000c 	.word	0x2000000c

08003bc8 <__swbuf_r>:
 8003bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bca:	460e      	mov	r6, r1
 8003bcc:	4614      	mov	r4, r2
 8003bce:	4605      	mov	r5, r0
 8003bd0:	b118      	cbz	r0, 8003bda <__swbuf_r+0x12>
 8003bd2:	6983      	ldr	r3, [r0, #24]
 8003bd4:	b90b      	cbnz	r3, 8003bda <__swbuf_r+0x12>
 8003bd6:	f000 f9d1 	bl	8003f7c <__sinit>
 8003bda:	4b21      	ldr	r3, [pc, #132]	; (8003c60 <__swbuf_r+0x98>)
 8003bdc:	429c      	cmp	r4, r3
 8003bde:	d12b      	bne.n	8003c38 <__swbuf_r+0x70>
 8003be0:	686c      	ldr	r4, [r5, #4]
 8003be2:	69a3      	ldr	r3, [r4, #24]
 8003be4:	60a3      	str	r3, [r4, #8]
 8003be6:	89a3      	ldrh	r3, [r4, #12]
 8003be8:	071a      	lsls	r2, r3, #28
 8003bea:	d52f      	bpl.n	8003c4c <__swbuf_r+0x84>
 8003bec:	6923      	ldr	r3, [r4, #16]
 8003bee:	b36b      	cbz	r3, 8003c4c <__swbuf_r+0x84>
 8003bf0:	6923      	ldr	r3, [r4, #16]
 8003bf2:	6820      	ldr	r0, [r4, #0]
 8003bf4:	1ac0      	subs	r0, r0, r3
 8003bf6:	6963      	ldr	r3, [r4, #20]
 8003bf8:	b2f6      	uxtb	r6, r6
 8003bfa:	4283      	cmp	r3, r0
 8003bfc:	4637      	mov	r7, r6
 8003bfe:	dc04      	bgt.n	8003c0a <__swbuf_r+0x42>
 8003c00:	4621      	mov	r1, r4
 8003c02:	4628      	mov	r0, r5
 8003c04:	f000 f926 	bl	8003e54 <_fflush_r>
 8003c08:	bb30      	cbnz	r0, 8003c58 <__swbuf_r+0x90>
 8003c0a:	68a3      	ldr	r3, [r4, #8]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	60a3      	str	r3, [r4, #8]
 8003c10:	6823      	ldr	r3, [r4, #0]
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	6022      	str	r2, [r4, #0]
 8003c16:	701e      	strb	r6, [r3, #0]
 8003c18:	6963      	ldr	r3, [r4, #20]
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	4283      	cmp	r3, r0
 8003c1e:	d004      	beq.n	8003c2a <__swbuf_r+0x62>
 8003c20:	89a3      	ldrh	r3, [r4, #12]
 8003c22:	07db      	lsls	r3, r3, #31
 8003c24:	d506      	bpl.n	8003c34 <__swbuf_r+0x6c>
 8003c26:	2e0a      	cmp	r6, #10
 8003c28:	d104      	bne.n	8003c34 <__swbuf_r+0x6c>
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	f000 f911 	bl	8003e54 <_fflush_r>
 8003c32:	b988      	cbnz	r0, 8003c58 <__swbuf_r+0x90>
 8003c34:	4638      	mov	r0, r7
 8003c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c38:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <__swbuf_r+0x9c>)
 8003c3a:	429c      	cmp	r4, r3
 8003c3c:	d101      	bne.n	8003c42 <__swbuf_r+0x7a>
 8003c3e:	68ac      	ldr	r4, [r5, #8]
 8003c40:	e7cf      	b.n	8003be2 <__swbuf_r+0x1a>
 8003c42:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <__swbuf_r+0xa0>)
 8003c44:	429c      	cmp	r4, r3
 8003c46:	bf08      	it	eq
 8003c48:	68ec      	ldreq	r4, [r5, #12]
 8003c4a:	e7ca      	b.n	8003be2 <__swbuf_r+0x1a>
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	4628      	mov	r0, r5
 8003c50:	f000 f80c 	bl	8003c6c <__swsetup_r>
 8003c54:	2800      	cmp	r0, #0
 8003c56:	d0cb      	beq.n	8003bf0 <__swbuf_r+0x28>
 8003c58:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003c5c:	e7ea      	b.n	8003c34 <__swbuf_r+0x6c>
 8003c5e:	bf00      	nop
 8003c60:	08004bd0 	.word	0x08004bd0
 8003c64:	08004bf0 	.word	0x08004bf0
 8003c68:	08004bb0 	.word	0x08004bb0

08003c6c <__swsetup_r>:
 8003c6c:	4b32      	ldr	r3, [pc, #200]	; (8003d38 <__swsetup_r+0xcc>)
 8003c6e:	b570      	push	{r4, r5, r6, lr}
 8003c70:	681d      	ldr	r5, [r3, #0]
 8003c72:	4606      	mov	r6, r0
 8003c74:	460c      	mov	r4, r1
 8003c76:	b125      	cbz	r5, 8003c82 <__swsetup_r+0x16>
 8003c78:	69ab      	ldr	r3, [r5, #24]
 8003c7a:	b913      	cbnz	r3, 8003c82 <__swsetup_r+0x16>
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	f000 f97d 	bl	8003f7c <__sinit>
 8003c82:	4b2e      	ldr	r3, [pc, #184]	; (8003d3c <__swsetup_r+0xd0>)
 8003c84:	429c      	cmp	r4, r3
 8003c86:	d10f      	bne.n	8003ca8 <__swsetup_r+0x3c>
 8003c88:	686c      	ldr	r4, [r5, #4]
 8003c8a:	89a3      	ldrh	r3, [r4, #12]
 8003c8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c90:	0719      	lsls	r1, r3, #28
 8003c92:	d42c      	bmi.n	8003cee <__swsetup_r+0x82>
 8003c94:	06dd      	lsls	r5, r3, #27
 8003c96:	d411      	bmi.n	8003cbc <__swsetup_r+0x50>
 8003c98:	2309      	movs	r3, #9
 8003c9a:	6033      	str	r3, [r6, #0]
 8003c9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003ca0:	81a3      	strh	r3, [r4, #12]
 8003ca2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ca6:	e03e      	b.n	8003d26 <__swsetup_r+0xba>
 8003ca8:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <__swsetup_r+0xd4>)
 8003caa:	429c      	cmp	r4, r3
 8003cac:	d101      	bne.n	8003cb2 <__swsetup_r+0x46>
 8003cae:	68ac      	ldr	r4, [r5, #8]
 8003cb0:	e7eb      	b.n	8003c8a <__swsetup_r+0x1e>
 8003cb2:	4b24      	ldr	r3, [pc, #144]	; (8003d44 <__swsetup_r+0xd8>)
 8003cb4:	429c      	cmp	r4, r3
 8003cb6:	bf08      	it	eq
 8003cb8:	68ec      	ldreq	r4, [r5, #12]
 8003cba:	e7e6      	b.n	8003c8a <__swsetup_r+0x1e>
 8003cbc:	0758      	lsls	r0, r3, #29
 8003cbe:	d512      	bpl.n	8003ce6 <__swsetup_r+0x7a>
 8003cc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cc2:	b141      	cbz	r1, 8003cd6 <__swsetup_r+0x6a>
 8003cc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cc8:	4299      	cmp	r1, r3
 8003cca:	d002      	beq.n	8003cd2 <__swsetup_r+0x66>
 8003ccc:	4630      	mov	r0, r6
 8003cce:	f000 fa5b 	bl	8004188 <_free_r>
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	6363      	str	r3, [r4, #52]	; 0x34
 8003cd6:	89a3      	ldrh	r3, [r4, #12]
 8003cd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003cdc:	81a3      	strh	r3, [r4, #12]
 8003cde:	2300      	movs	r3, #0
 8003ce0:	6063      	str	r3, [r4, #4]
 8003ce2:	6923      	ldr	r3, [r4, #16]
 8003ce4:	6023      	str	r3, [r4, #0]
 8003ce6:	89a3      	ldrh	r3, [r4, #12]
 8003ce8:	f043 0308 	orr.w	r3, r3, #8
 8003cec:	81a3      	strh	r3, [r4, #12]
 8003cee:	6923      	ldr	r3, [r4, #16]
 8003cf0:	b94b      	cbnz	r3, 8003d06 <__swsetup_r+0x9a>
 8003cf2:	89a3      	ldrh	r3, [r4, #12]
 8003cf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cfc:	d003      	beq.n	8003d06 <__swsetup_r+0x9a>
 8003cfe:	4621      	mov	r1, r4
 8003d00:	4630      	mov	r0, r6
 8003d02:	f000 fa01 	bl	8004108 <__smakebuf_r>
 8003d06:	89a0      	ldrh	r0, [r4, #12]
 8003d08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d0c:	f010 0301 	ands.w	r3, r0, #1
 8003d10:	d00a      	beq.n	8003d28 <__swsetup_r+0xbc>
 8003d12:	2300      	movs	r3, #0
 8003d14:	60a3      	str	r3, [r4, #8]
 8003d16:	6963      	ldr	r3, [r4, #20]
 8003d18:	425b      	negs	r3, r3
 8003d1a:	61a3      	str	r3, [r4, #24]
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	b943      	cbnz	r3, 8003d32 <__swsetup_r+0xc6>
 8003d20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d24:	d1ba      	bne.n	8003c9c <__swsetup_r+0x30>
 8003d26:	bd70      	pop	{r4, r5, r6, pc}
 8003d28:	0781      	lsls	r1, r0, #30
 8003d2a:	bf58      	it	pl
 8003d2c:	6963      	ldrpl	r3, [r4, #20]
 8003d2e:	60a3      	str	r3, [r4, #8]
 8003d30:	e7f4      	b.n	8003d1c <__swsetup_r+0xb0>
 8003d32:	2000      	movs	r0, #0
 8003d34:	e7f7      	b.n	8003d26 <__swsetup_r+0xba>
 8003d36:	bf00      	nop
 8003d38:	2000000c 	.word	0x2000000c
 8003d3c:	08004bd0 	.word	0x08004bd0
 8003d40:	08004bf0 	.word	0x08004bf0
 8003d44:	08004bb0 	.word	0x08004bb0

08003d48 <__sflush_r>:
 8003d48:	898a      	ldrh	r2, [r1, #12]
 8003d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d4e:	4605      	mov	r5, r0
 8003d50:	0710      	lsls	r0, r2, #28
 8003d52:	460c      	mov	r4, r1
 8003d54:	d458      	bmi.n	8003e08 <__sflush_r+0xc0>
 8003d56:	684b      	ldr	r3, [r1, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	dc05      	bgt.n	8003d68 <__sflush_r+0x20>
 8003d5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	dc02      	bgt.n	8003d68 <__sflush_r+0x20>
 8003d62:	2000      	movs	r0, #0
 8003d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d6a:	2e00      	cmp	r6, #0
 8003d6c:	d0f9      	beq.n	8003d62 <__sflush_r+0x1a>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d74:	682f      	ldr	r7, [r5, #0]
 8003d76:	602b      	str	r3, [r5, #0]
 8003d78:	d032      	beq.n	8003de0 <__sflush_r+0x98>
 8003d7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d7c:	89a3      	ldrh	r3, [r4, #12]
 8003d7e:	075a      	lsls	r2, r3, #29
 8003d80:	d505      	bpl.n	8003d8e <__sflush_r+0x46>
 8003d82:	6863      	ldr	r3, [r4, #4]
 8003d84:	1ac0      	subs	r0, r0, r3
 8003d86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d88:	b10b      	cbz	r3, 8003d8e <__sflush_r+0x46>
 8003d8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d8c:	1ac0      	subs	r0, r0, r3
 8003d8e:	2300      	movs	r3, #0
 8003d90:	4602      	mov	r2, r0
 8003d92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d94:	6a21      	ldr	r1, [r4, #32]
 8003d96:	4628      	mov	r0, r5
 8003d98:	47b0      	blx	r6
 8003d9a:	1c43      	adds	r3, r0, #1
 8003d9c:	89a3      	ldrh	r3, [r4, #12]
 8003d9e:	d106      	bne.n	8003dae <__sflush_r+0x66>
 8003da0:	6829      	ldr	r1, [r5, #0]
 8003da2:	291d      	cmp	r1, #29
 8003da4:	d82c      	bhi.n	8003e00 <__sflush_r+0xb8>
 8003da6:	4a2a      	ldr	r2, [pc, #168]	; (8003e50 <__sflush_r+0x108>)
 8003da8:	40ca      	lsrs	r2, r1
 8003daa:	07d6      	lsls	r6, r2, #31
 8003dac:	d528      	bpl.n	8003e00 <__sflush_r+0xb8>
 8003dae:	2200      	movs	r2, #0
 8003db0:	6062      	str	r2, [r4, #4]
 8003db2:	04d9      	lsls	r1, r3, #19
 8003db4:	6922      	ldr	r2, [r4, #16]
 8003db6:	6022      	str	r2, [r4, #0]
 8003db8:	d504      	bpl.n	8003dc4 <__sflush_r+0x7c>
 8003dba:	1c42      	adds	r2, r0, #1
 8003dbc:	d101      	bne.n	8003dc2 <__sflush_r+0x7a>
 8003dbe:	682b      	ldr	r3, [r5, #0]
 8003dc0:	b903      	cbnz	r3, 8003dc4 <__sflush_r+0x7c>
 8003dc2:	6560      	str	r0, [r4, #84]	; 0x54
 8003dc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dc6:	602f      	str	r7, [r5, #0]
 8003dc8:	2900      	cmp	r1, #0
 8003dca:	d0ca      	beq.n	8003d62 <__sflush_r+0x1a>
 8003dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003dd0:	4299      	cmp	r1, r3
 8003dd2:	d002      	beq.n	8003dda <__sflush_r+0x92>
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	f000 f9d7 	bl	8004188 <_free_r>
 8003dda:	2000      	movs	r0, #0
 8003ddc:	6360      	str	r0, [r4, #52]	; 0x34
 8003dde:	e7c1      	b.n	8003d64 <__sflush_r+0x1c>
 8003de0:	6a21      	ldr	r1, [r4, #32]
 8003de2:	2301      	movs	r3, #1
 8003de4:	4628      	mov	r0, r5
 8003de6:	47b0      	blx	r6
 8003de8:	1c41      	adds	r1, r0, #1
 8003dea:	d1c7      	bne.n	8003d7c <__sflush_r+0x34>
 8003dec:	682b      	ldr	r3, [r5, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0c4      	beq.n	8003d7c <__sflush_r+0x34>
 8003df2:	2b1d      	cmp	r3, #29
 8003df4:	d001      	beq.n	8003dfa <__sflush_r+0xb2>
 8003df6:	2b16      	cmp	r3, #22
 8003df8:	d101      	bne.n	8003dfe <__sflush_r+0xb6>
 8003dfa:	602f      	str	r7, [r5, #0]
 8003dfc:	e7b1      	b.n	8003d62 <__sflush_r+0x1a>
 8003dfe:	89a3      	ldrh	r3, [r4, #12]
 8003e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e04:	81a3      	strh	r3, [r4, #12]
 8003e06:	e7ad      	b.n	8003d64 <__sflush_r+0x1c>
 8003e08:	690f      	ldr	r7, [r1, #16]
 8003e0a:	2f00      	cmp	r7, #0
 8003e0c:	d0a9      	beq.n	8003d62 <__sflush_r+0x1a>
 8003e0e:	0793      	lsls	r3, r2, #30
 8003e10:	680e      	ldr	r6, [r1, #0]
 8003e12:	bf08      	it	eq
 8003e14:	694b      	ldreq	r3, [r1, #20]
 8003e16:	600f      	str	r7, [r1, #0]
 8003e18:	bf18      	it	ne
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	eba6 0807 	sub.w	r8, r6, r7
 8003e20:	608b      	str	r3, [r1, #8]
 8003e22:	f1b8 0f00 	cmp.w	r8, #0
 8003e26:	dd9c      	ble.n	8003d62 <__sflush_r+0x1a>
 8003e28:	6a21      	ldr	r1, [r4, #32]
 8003e2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003e2c:	4643      	mov	r3, r8
 8003e2e:	463a      	mov	r2, r7
 8003e30:	4628      	mov	r0, r5
 8003e32:	47b0      	blx	r6
 8003e34:	2800      	cmp	r0, #0
 8003e36:	dc06      	bgt.n	8003e46 <__sflush_r+0xfe>
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e44:	e78e      	b.n	8003d64 <__sflush_r+0x1c>
 8003e46:	4407      	add	r7, r0
 8003e48:	eba8 0800 	sub.w	r8, r8, r0
 8003e4c:	e7e9      	b.n	8003e22 <__sflush_r+0xda>
 8003e4e:	bf00      	nop
 8003e50:	20400001 	.word	0x20400001

08003e54 <_fflush_r>:
 8003e54:	b538      	push	{r3, r4, r5, lr}
 8003e56:	690b      	ldr	r3, [r1, #16]
 8003e58:	4605      	mov	r5, r0
 8003e5a:	460c      	mov	r4, r1
 8003e5c:	b913      	cbnz	r3, 8003e64 <_fflush_r+0x10>
 8003e5e:	2500      	movs	r5, #0
 8003e60:	4628      	mov	r0, r5
 8003e62:	bd38      	pop	{r3, r4, r5, pc}
 8003e64:	b118      	cbz	r0, 8003e6e <_fflush_r+0x1a>
 8003e66:	6983      	ldr	r3, [r0, #24]
 8003e68:	b90b      	cbnz	r3, 8003e6e <_fflush_r+0x1a>
 8003e6a:	f000 f887 	bl	8003f7c <__sinit>
 8003e6e:	4b14      	ldr	r3, [pc, #80]	; (8003ec0 <_fflush_r+0x6c>)
 8003e70:	429c      	cmp	r4, r3
 8003e72:	d11b      	bne.n	8003eac <_fflush_r+0x58>
 8003e74:	686c      	ldr	r4, [r5, #4]
 8003e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0ef      	beq.n	8003e5e <_fflush_r+0xa>
 8003e7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e80:	07d0      	lsls	r0, r2, #31
 8003e82:	d404      	bmi.n	8003e8e <_fflush_r+0x3a>
 8003e84:	0599      	lsls	r1, r3, #22
 8003e86:	d402      	bmi.n	8003e8e <_fflush_r+0x3a>
 8003e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e8a:	f000 f915 	bl	80040b8 <__retarget_lock_acquire_recursive>
 8003e8e:	4628      	mov	r0, r5
 8003e90:	4621      	mov	r1, r4
 8003e92:	f7ff ff59 	bl	8003d48 <__sflush_r>
 8003e96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e98:	07da      	lsls	r2, r3, #31
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	d4e0      	bmi.n	8003e60 <_fflush_r+0xc>
 8003e9e:	89a3      	ldrh	r3, [r4, #12]
 8003ea0:	059b      	lsls	r3, r3, #22
 8003ea2:	d4dd      	bmi.n	8003e60 <_fflush_r+0xc>
 8003ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ea6:	f000 f908 	bl	80040ba <__retarget_lock_release_recursive>
 8003eaa:	e7d9      	b.n	8003e60 <_fflush_r+0xc>
 8003eac:	4b05      	ldr	r3, [pc, #20]	; (8003ec4 <_fflush_r+0x70>)
 8003eae:	429c      	cmp	r4, r3
 8003eb0:	d101      	bne.n	8003eb6 <_fflush_r+0x62>
 8003eb2:	68ac      	ldr	r4, [r5, #8]
 8003eb4:	e7df      	b.n	8003e76 <_fflush_r+0x22>
 8003eb6:	4b04      	ldr	r3, [pc, #16]	; (8003ec8 <_fflush_r+0x74>)
 8003eb8:	429c      	cmp	r4, r3
 8003eba:	bf08      	it	eq
 8003ebc:	68ec      	ldreq	r4, [r5, #12]
 8003ebe:	e7da      	b.n	8003e76 <_fflush_r+0x22>
 8003ec0:	08004bd0 	.word	0x08004bd0
 8003ec4:	08004bf0 	.word	0x08004bf0
 8003ec8:	08004bb0 	.word	0x08004bb0

08003ecc <std>:
 8003ecc:	2300      	movs	r3, #0
 8003ece:	b510      	push	{r4, lr}
 8003ed0:	4604      	mov	r4, r0
 8003ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003eda:	6083      	str	r3, [r0, #8]
 8003edc:	8181      	strh	r1, [r0, #12]
 8003ede:	6643      	str	r3, [r0, #100]	; 0x64
 8003ee0:	81c2      	strh	r2, [r0, #14]
 8003ee2:	6183      	str	r3, [r0, #24]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	2208      	movs	r2, #8
 8003ee8:	305c      	adds	r0, #92	; 0x5c
 8003eea:	f7ff fdd7 	bl	8003a9c <memset>
 8003eee:	4b05      	ldr	r3, [pc, #20]	; (8003f04 <std+0x38>)
 8003ef0:	6263      	str	r3, [r4, #36]	; 0x24
 8003ef2:	4b05      	ldr	r3, [pc, #20]	; (8003f08 <std+0x3c>)
 8003ef4:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ef6:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <std+0x40>)
 8003ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003efa:	4b05      	ldr	r3, [pc, #20]	; (8003f10 <std+0x44>)
 8003efc:	6224      	str	r4, [r4, #32]
 8003efe:	6323      	str	r3, [r4, #48]	; 0x30
 8003f00:	bd10      	pop	{r4, pc}
 8003f02:	bf00      	nop
 8003f04:	08004945 	.word	0x08004945
 8003f08:	08004967 	.word	0x08004967
 8003f0c:	0800499f 	.word	0x0800499f
 8003f10:	080049c3 	.word	0x080049c3

08003f14 <_cleanup_r>:
 8003f14:	4901      	ldr	r1, [pc, #4]	; (8003f1c <_cleanup_r+0x8>)
 8003f16:	f000 b8af 	b.w	8004078 <_fwalk_reent>
 8003f1a:	bf00      	nop
 8003f1c:	08003e55 	.word	0x08003e55

08003f20 <__sfmoreglue>:
 8003f20:	b570      	push	{r4, r5, r6, lr}
 8003f22:	2268      	movs	r2, #104	; 0x68
 8003f24:	1e4d      	subs	r5, r1, #1
 8003f26:	4355      	muls	r5, r2
 8003f28:	460e      	mov	r6, r1
 8003f2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f2e:	f000 f997 	bl	8004260 <_malloc_r>
 8003f32:	4604      	mov	r4, r0
 8003f34:	b140      	cbz	r0, 8003f48 <__sfmoreglue+0x28>
 8003f36:	2100      	movs	r1, #0
 8003f38:	e9c0 1600 	strd	r1, r6, [r0]
 8003f3c:	300c      	adds	r0, #12
 8003f3e:	60a0      	str	r0, [r4, #8]
 8003f40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f44:	f7ff fdaa 	bl	8003a9c <memset>
 8003f48:	4620      	mov	r0, r4
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}

08003f4c <__sfp_lock_acquire>:
 8003f4c:	4801      	ldr	r0, [pc, #4]	; (8003f54 <__sfp_lock_acquire+0x8>)
 8003f4e:	f000 b8b3 	b.w	80040b8 <__retarget_lock_acquire_recursive>
 8003f52:	bf00      	nop
 8003f54:	20000231 	.word	0x20000231

08003f58 <__sfp_lock_release>:
 8003f58:	4801      	ldr	r0, [pc, #4]	; (8003f60 <__sfp_lock_release+0x8>)
 8003f5a:	f000 b8ae 	b.w	80040ba <__retarget_lock_release_recursive>
 8003f5e:	bf00      	nop
 8003f60:	20000231 	.word	0x20000231

08003f64 <__sinit_lock_acquire>:
 8003f64:	4801      	ldr	r0, [pc, #4]	; (8003f6c <__sinit_lock_acquire+0x8>)
 8003f66:	f000 b8a7 	b.w	80040b8 <__retarget_lock_acquire_recursive>
 8003f6a:	bf00      	nop
 8003f6c:	20000232 	.word	0x20000232

08003f70 <__sinit_lock_release>:
 8003f70:	4801      	ldr	r0, [pc, #4]	; (8003f78 <__sinit_lock_release+0x8>)
 8003f72:	f000 b8a2 	b.w	80040ba <__retarget_lock_release_recursive>
 8003f76:	bf00      	nop
 8003f78:	20000232 	.word	0x20000232

08003f7c <__sinit>:
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	4604      	mov	r4, r0
 8003f80:	f7ff fff0 	bl	8003f64 <__sinit_lock_acquire>
 8003f84:	69a3      	ldr	r3, [r4, #24]
 8003f86:	b11b      	cbz	r3, 8003f90 <__sinit+0x14>
 8003f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f8c:	f7ff bff0 	b.w	8003f70 <__sinit_lock_release>
 8003f90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f94:	6523      	str	r3, [r4, #80]	; 0x50
 8003f96:	4b13      	ldr	r3, [pc, #76]	; (8003fe4 <__sinit+0x68>)
 8003f98:	4a13      	ldr	r2, [pc, #76]	; (8003fe8 <__sinit+0x6c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f9e:	42a3      	cmp	r3, r4
 8003fa0:	bf04      	itt	eq
 8003fa2:	2301      	moveq	r3, #1
 8003fa4:	61a3      	streq	r3, [r4, #24]
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	f000 f820 	bl	8003fec <__sfp>
 8003fac:	6060      	str	r0, [r4, #4]
 8003fae:	4620      	mov	r0, r4
 8003fb0:	f000 f81c 	bl	8003fec <__sfp>
 8003fb4:	60a0      	str	r0, [r4, #8]
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	f000 f818 	bl	8003fec <__sfp>
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	60e0      	str	r0, [r4, #12]
 8003fc0:	2104      	movs	r1, #4
 8003fc2:	6860      	ldr	r0, [r4, #4]
 8003fc4:	f7ff ff82 	bl	8003ecc <std>
 8003fc8:	68a0      	ldr	r0, [r4, #8]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	2109      	movs	r1, #9
 8003fce:	f7ff ff7d 	bl	8003ecc <std>
 8003fd2:	68e0      	ldr	r0, [r4, #12]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	2112      	movs	r1, #18
 8003fd8:	f7ff ff78 	bl	8003ecc <std>
 8003fdc:	2301      	movs	r3, #1
 8003fde:	61a3      	str	r3, [r4, #24]
 8003fe0:	e7d2      	b.n	8003f88 <__sinit+0xc>
 8003fe2:	bf00      	nop
 8003fe4:	08004bac 	.word	0x08004bac
 8003fe8:	08003f15 	.word	0x08003f15

08003fec <__sfp>:
 8003fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fee:	4607      	mov	r7, r0
 8003ff0:	f7ff ffac 	bl	8003f4c <__sfp_lock_acquire>
 8003ff4:	4b1e      	ldr	r3, [pc, #120]	; (8004070 <__sfp+0x84>)
 8003ff6:	681e      	ldr	r6, [r3, #0]
 8003ff8:	69b3      	ldr	r3, [r6, #24]
 8003ffa:	b913      	cbnz	r3, 8004002 <__sfp+0x16>
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	f7ff ffbd 	bl	8003f7c <__sinit>
 8004002:	3648      	adds	r6, #72	; 0x48
 8004004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004008:	3b01      	subs	r3, #1
 800400a:	d503      	bpl.n	8004014 <__sfp+0x28>
 800400c:	6833      	ldr	r3, [r6, #0]
 800400e:	b30b      	cbz	r3, 8004054 <__sfp+0x68>
 8004010:	6836      	ldr	r6, [r6, #0]
 8004012:	e7f7      	b.n	8004004 <__sfp+0x18>
 8004014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004018:	b9d5      	cbnz	r5, 8004050 <__sfp+0x64>
 800401a:	4b16      	ldr	r3, [pc, #88]	; (8004074 <__sfp+0x88>)
 800401c:	60e3      	str	r3, [r4, #12]
 800401e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004022:	6665      	str	r5, [r4, #100]	; 0x64
 8004024:	f000 f847 	bl	80040b6 <__retarget_lock_init_recursive>
 8004028:	f7ff ff96 	bl	8003f58 <__sfp_lock_release>
 800402c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004030:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004034:	6025      	str	r5, [r4, #0]
 8004036:	61a5      	str	r5, [r4, #24]
 8004038:	2208      	movs	r2, #8
 800403a:	4629      	mov	r1, r5
 800403c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004040:	f7ff fd2c 	bl	8003a9c <memset>
 8004044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800404c:	4620      	mov	r0, r4
 800404e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004050:	3468      	adds	r4, #104	; 0x68
 8004052:	e7d9      	b.n	8004008 <__sfp+0x1c>
 8004054:	2104      	movs	r1, #4
 8004056:	4638      	mov	r0, r7
 8004058:	f7ff ff62 	bl	8003f20 <__sfmoreglue>
 800405c:	4604      	mov	r4, r0
 800405e:	6030      	str	r0, [r6, #0]
 8004060:	2800      	cmp	r0, #0
 8004062:	d1d5      	bne.n	8004010 <__sfp+0x24>
 8004064:	f7ff ff78 	bl	8003f58 <__sfp_lock_release>
 8004068:	230c      	movs	r3, #12
 800406a:	603b      	str	r3, [r7, #0]
 800406c:	e7ee      	b.n	800404c <__sfp+0x60>
 800406e:	bf00      	nop
 8004070:	08004bac 	.word	0x08004bac
 8004074:	ffff0001 	.word	0xffff0001

08004078 <_fwalk_reent>:
 8004078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800407c:	4606      	mov	r6, r0
 800407e:	4688      	mov	r8, r1
 8004080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004084:	2700      	movs	r7, #0
 8004086:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800408a:	f1b9 0901 	subs.w	r9, r9, #1
 800408e:	d505      	bpl.n	800409c <_fwalk_reent+0x24>
 8004090:	6824      	ldr	r4, [r4, #0]
 8004092:	2c00      	cmp	r4, #0
 8004094:	d1f7      	bne.n	8004086 <_fwalk_reent+0xe>
 8004096:	4638      	mov	r0, r7
 8004098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800409c:	89ab      	ldrh	r3, [r5, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d907      	bls.n	80040b2 <_fwalk_reent+0x3a>
 80040a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040a6:	3301      	adds	r3, #1
 80040a8:	d003      	beq.n	80040b2 <_fwalk_reent+0x3a>
 80040aa:	4629      	mov	r1, r5
 80040ac:	4630      	mov	r0, r6
 80040ae:	47c0      	blx	r8
 80040b0:	4307      	orrs	r7, r0
 80040b2:	3568      	adds	r5, #104	; 0x68
 80040b4:	e7e9      	b.n	800408a <_fwalk_reent+0x12>

080040b6 <__retarget_lock_init_recursive>:
 80040b6:	4770      	bx	lr

080040b8 <__retarget_lock_acquire_recursive>:
 80040b8:	4770      	bx	lr

080040ba <__retarget_lock_release_recursive>:
 80040ba:	4770      	bx	lr

080040bc <__swhatbuf_r>:
 80040bc:	b570      	push	{r4, r5, r6, lr}
 80040be:	460e      	mov	r6, r1
 80040c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040c4:	2900      	cmp	r1, #0
 80040c6:	b096      	sub	sp, #88	; 0x58
 80040c8:	4614      	mov	r4, r2
 80040ca:	461d      	mov	r5, r3
 80040cc:	da08      	bge.n	80040e0 <__swhatbuf_r+0x24>
 80040ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	602a      	str	r2, [r5, #0]
 80040d6:	061a      	lsls	r2, r3, #24
 80040d8:	d410      	bmi.n	80040fc <__swhatbuf_r+0x40>
 80040da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040de:	e00e      	b.n	80040fe <__swhatbuf_r+0x42>
 80040e0:	466a      	mov	r2, sp
 80040e2:	f000 fc95 	bl	8004a10 <_fstat_r>
 80040e6:	2800      	cmp	r0, #0
 80040e8:	dbf1      	blt.n	80040ce <__swhatbuf_r+0x12>
 80040ea:	9a01      	ldr	r2, [sp, #4]
 80040ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80040f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80040f4:	425a      	negs	r2, r3
 80040f6:	415a      	adcs	r2, r3
 80040f8:	602a      	str	r2, [r5, #0]
 80040fa:	e7ee      	b.n	80040da <__swhatbuf_r+0x1e>
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	2000      	movs	r0, #0
 8004100:	6023      	str	r3, [r4, #0]
 8004102:	b016      	add	sp, #88	; 0x58
 8004104:	bd70      	pop	{r4, r5, r6, pc}
	...

08004108 <__smakebuf_r>:
 8004108:	898b      	ldrh	r3, [r1, #12]
 800410a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800410c:	079d      	lsls	r5, r3, #30
 800410e:	4606      	mov	r6, r0
 8004110:	460c      	mov	r4, r1
 8004112:	d507      	bpl.n	8004124 <__smakebuf_r+0x1c>
 8004114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004118:	6023      	str	r3, [r4, #0]
 800411a:	6123      	str	r3, [r4, #16]
 800411c:	2301      	movs	r3, #1
 800411e:	6163      	str	r3, [r4, #20]
 8004120:	b002      	add	sp, #8
 8004122:	bd70      	pop	{r4, r5, r6, pc}
 8004124:	ab01      	add	r3, sp, #4
 8004126:	466a      	mov	r2, sp
 8004128:	f7ff ffc8 	bl	80040bc <__swhatbuf_r>
 800412c:	9900      	ldr	r1, [sp, #0]
 800412e:	4605      	mov	r5, r0
 8004130:	4630      	mov	r0, r6
 8004132:	f000 f895 	bl	8004260 <_malloc_r>
 8004136:	b948      	cbnz	r0, 800414c <__smakebuf_r+0x44>
 8004138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800413c:	059a      	lsls	r2, r3, #22
 800413e:	d4ef      	bmi.n	8004120 <__smakebuf_r+0x18>
 8004140:	f023 0303 	bic.w	r3, r3, #3
 8004144:	f043 0302 	orr.w	r3, r3, #2
 8004148:	81a3      	strh	r3, [r4, #12]
 800414a:	e7e3      	b.n	8004114 <__smakebuf_r+0xc>
 800414c:	4b0d      	ldr	r3, [pc, #52]	; (8004184 <__smakebuf_r+0x7c>)
 800414e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004150:	89a3      	ldrh	r3, [r4, #12]
 8004152:	6020      	str	r0, [r4, #0]
 8004154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004158:	81a3      	strh	r3, [r4, #12]
 800415a:	9b00      	ldr	r3, [sp, #0]
 800415c:	6163      	str	r3, [r4, #20]
 800415e:	9b01      	ldr	r3, [sp, #4]
 8004160:	6120      	str	r0, [r4, #16]
 8004162:	b15b      	cbz	r3, 800417c <__smakebuf_r+0x74>
 8004164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004168:	4630      	mov	r0, r6
 800416a:	f000 fc63 	bl	8004a34 <_isatty_r>
 800416e:	b128      	cbz	r0, 800417c <__smakebuf_r+0x74>
 8004170:	89a3      	ldrh	r3, [r4, #12]
 8004172:	f023 0303 	bic.w	r3, r3, #3
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	81a3      	strh	r3, [r4, #12]
 800417c:	89a0      	ldrh	r0, [r4, #12]
 800417e:	4305      	orrs	r5, r0
 8004180:	81a5      	strh	r5, [r4, #12]
 8004182:	e7cd      	b.n	8004120 <__smakebuf_r+0x18>
 8004184:	08003f15 	.word	0x08003f15

08004188 <_free_r>:
 8004188:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800418a:	2900      	cmp	r1, #0
 800418c:	d044      	beq.n	8004218 <_free_r+0x90>
 800418e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004192:	9001      	str	r0, [sp, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	f1a1 0404 	sub.w	r4, r1, #4
 800419a:	bfb8      	it	lt
 800419c:	18e4      	addlt	r4, r4, r3
 800419e:	f000 fc6b 	bl	8004a78 <__malloc_lock>
 80041a2:	4a1e      	ldr	r2, [pc, #120]	; (800421c <_free_r+0x94>)
 80041a4:	9801      	ldr	r0, [sp, #4]
 80041a6:	6813      	ldr	r3, [r2, #0]
 80041a8:	b933      	cbnz	r3, 80041b8 <_free_r+0x30>
 80041aa:	6063      	str	r3, [r4, #4]
 80041ac:	6014      	str	r4, [r2, #0]
 80041ae:	b003      	add	sp, #12
 80041b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041b4:	f000 bc66 	b.w	8004a84 <__malloc_unlock>
 80041b8:	42a3      	cmp	r3, r4
 80041ba:	d908      	bls.n	80041ce <_free_r+0x46>
 80041bc:	6825      	ldr	r5, [r4, #0]
 80041be:	1961      	adds	r1, r4, r5
 80041c0:	428b      	cmp	r3, r1
 80041c2:	bf01      	itttt	eq
 80041c4:	6819      	ldreq	r1, [r3, #0]
 80041c6:	685b      	ldreq	r3, [r3, #4]
 80041c8:	1949      	addeq	r1, r1, r5
 80041ca:	6021      	streq	r1, [r4, #0]
 80041cc:	e7ed      	b.n	80041aa <_free_r+0x22>
 80041ce:	461a      	mov	r2, r3
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	b10b      	cbz	r3, 80041d8 <_free_r+0x50>
 80041d4:	42a3      	cmp	r3, r4
 80041d6:	d9fa      	bls.n	80041ce <_free_r+0x46>
 80041d8:	6811      	ldr	r1, [r2, #0]
 80041da:	1855      	adds	r5, r2, r1
 80041dc:	42a5      	cmp	r5, r4
 80041de:	d10b      	bne.n	80041f8 <_free_r+0x70>
 80041e0:	6824      	ldr	r4, [r4, #0]
 80041e2:	4421      	add	r1, r4
 80041e4:	1854      	adds	r4, r2, r1
 80041e6:	42a3      	cmp	r3, r4
 80041e8:	6011      	str	r1, [r2, #0]
 80041ea:	d1e0      	bne.n	80041ae <_free_r+0x26>
 80041ec:	681c      	ldr	r4, [r3, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	6053      	str	r3, [r2, #4]
 80041f2:	4421      	add	r1, r4
 80041f4:	6011      	str	r1, [r2, #0]
 80041f6:	e7da      	b.n	80041ae <_free_r+0x26>
 80041f8:	d902      	bls.n	8004200 <_free_r+0x78>
 80041fa:	230c      	movs	r3, #12
 80041fc:	6003      	str	r3, [r0, #0]
 80041fe:	e7d6      	b.n	80041ae <_free_r+0x26>
 8004200:	6825      	ldr	r5, [r4, #0]
 8004202:	1961      	adds	r1, r4, r5
 8004204:	428b      	cmp	r3, r1
 8004206:	bf04      	itt	eq
 8004208:	6819      	ldreq	r1, [r3, #0]
 800420a:	685b      	ldreq	r3, [r3, #4]
 800420c:	6063      	str	r3, [r4, #4]
 800420e:	bf04      	itt	eq
 8004210:	1949      	addeq	r1, r1, r5
 8004212:	6021      	streq	r1, [r4, #0]
 8004214:	6054      	str	r4, [r2, #4]
 8004216:	e7ca      	b.n	80041ae <_free_r+0x26>
 8004218:	b003      	add	sp, #12
 800421a:	bd30      	pop	{r4, r5, pc}
 800421c:	20000234 	.word	0x20000234

08004220 <sbrk_aligned>:
 8004220:	b570      	push	{r4, r5, r6, lr}
 8004222:	4e0e      	ldr	r6, [pc, #56]	; (800425c <sbrk_aligned+0x3c>)
 8004224:	460c      	mov	r4, r1
 8004226:	6831      	ldr	r1, [r6, #0]
 8004228:	4605      	mov	r5, r0
 800422a:	b911      	cbnz	r1, 8004232 <sbrk_aligned+0x12>
 800422c:	f000 fb7a 	bl	8004924 <_sbrk_r>
 8004230:	6030      	str	r0, [r6, #0]
 8004232:	4621      	mov	r1, r4
 8004234:	4628      	mov	r0, r5
 8004236:	f000 fb75 	bl	8004924 <_sbrk_r>
 800423a:	1c43      	adds	r3, r0, #1
 800423c:	d00a      	beq.n	8004254 <sbrk_aligned+0x34>
 800423e:	1cc4      	adds	r4, r0, #3
 8004240:	f024 0403 	bic.w	r4, r4, #3
 8004244:	42a0      	cmp	r0, r4
 8004246:	d007      	beq.n	8004258 <sbrk_aligned+0x38>
 8004248:	1a21      	subs	r1, r4, r0
 800424a:	4628      	mov	r0, r5
 800424c:	f000 fb6a 	bl	8004924 <_sbrk_r>
 8004250:	3001      	adds	r0, #1
 8004252:	d101      	bne.n	8004258 <sbrk_aligned+0x38>
 8004254:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004258:	4620      	mov	r0, r4
 800425a:	bd70      	pop	{r4, r5, r6, pc}
 800425c:	20000238 	.word	0x20000238

08004260 <_malloc_r>:
 8004260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004264:	1ccd      	adds	r5, r1, #3
 8004266:	f025 0503 	bic.w	r5, r5, #3
 800426a:	3508      	adds	r5, #8
 800426c:	2d0c      	cmp	r5, #12
 800426e:	bf38      	it	cc
 8004270:	250c      	movcc	r5, #12
 8004272:	2d00      	cmp	r5, #0
 8004274:	4607      	mov	r7, r0
 8004276:	db01      	blt.n	800427c <_malloc_r+0x1c>
 8004278:	42a9      	cmp	r1, r5
 800427a:	d905      	bls.n	8004288 <_malloc_r+0x28>
 800427c:	230c      	movs	r3, #12
 800427e:	603b      	str	r3, [r7, #0]
 8004280:	2600      	movs	r6, #0
 8004282:	4630      	mov	r0, r6
 8004284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004288:	4e2e      	ldr	r6, [pc, #184]	; (8004344 <_malloc_r+0xe4>)
 800428a:	f000 fbf5 	bl	8004a78 <__malloc_lock>
 800428e:	6833      	ldr	r3, [r6, #0]
 8004290:	461c      	mov	r4, r3
 8004292:	bb34      	cbnz	r4, 80042e2 <_malloc_r+0x82>
 8004294:	4629      	mov	r1, r5
 8004296:	4638      	mov	r0, r7
 8004298:	f7ff ffc2 	bl	8004220 <sbrk_aligned>
 800429c:	1c43      	adds	r3, r0, #1
 800429e:	4604      	mov	r4, r0
 80042a0:	d14d      	bne.n	800433e <_malloc_r+0xde>
 80042a2:	6834      	ldr	r4, [r6, #0]
 80042a4:	4626      	mov	r6, r4
 80042a6:	2e00      	cmp	r6, #0
 80042a8:	d140      	bne.n	800432c <_malloc_r+0xcc>
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	4631      	mov	r1, r6
 80042ae:	4638      	mov	r0, r7
 80042b0:	eb04 0803 	add.w	r8, r4, r3
 80042b4:	f000 fb36 	bl	8004924 <_sbrk_r>
 80042b8:	4580      	cmp	r8, r0
 80042ba:	d13a      	bne.n	8004332 <_malloc_r+0xd2>
 80042bc:	6821      	ldr	r1, [r4, #0]
 80042be:	3503      	adds	r5, #3
 80042c0:	1a6d      	subs	r5, r5, r1
 80042c2:	f025 0503 	bic.w	r5, r5, #3
 80042c6:	3508      	adds	r5, #8
 80042c8:	2d0c      	cmp	r5, #12
 80042ca:	bf38      	it	cc
 80042cc:	250c      	movcc	r5, #12
 80042ce:	4629      	mov	r1, r5
 80042d0:	4638      	mov	r0, r7
 80042d2:	f7ff ffa5 	bl	8004220 <sbrk_aligned>
 80042d6:	3001      	adds	r0, #1
 80042d8:	d02b      	beq.n	8004332 <_malloc_r+0xd2>
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	442b      	add	r3, r5
 80042de:	6023      	str	r3, [r4, #0]
 80042e0:	e00e      	b.n	8004300 <_malloc_r+0xa0>
 80042e2:	6822      	ldr	r2, [r4, #0]
 80042e4:	1b52      	subs	r2, r2, r5
 80042e6:	d41e      	bmi.n	8004326 <_malloc_r+0xc6>
 80042e8:	2a0b      	cmp	r2, #11
 80042ea:	d916      	bls.n	800431a <_malloc_r+0xba>
 80042ec:	1961      	adds	r1, r4, r5
 80042ee:	42a3      	cmp	r3, r4
 80042f0:	6025      	str	r5, [r4, #0]
 80042f2:	bf18      	it	ne
 80042f4:	6059      	strne	r1, [r3, #4]
 80042f6:	6863      	ldr	r3, [r4, #4]
 80042f8:	bf08      	it	eq
 80042fa:	6031      	streq	r1, [r6, #0]
 80042fc:	5162      	str	r2, [r4, r5]
 80042fe:	604b      	str	r3, [r1, #4]
 8004300:	4638      	mov	r0, r7
 8004302:	f104 060b 	add.w	r6, r4, #11
 8004306:	f000 fbbd 	bl	8004a84 <__malloc_unlock>
 800430a:	f026 0607 	bic.w	r6, r6, #7
 800430e:	1d23      	adds	r3, r4, #4
 8004310:	1af2      	subs	r2, r6, r3
 8004312:	d0b6      	beq.n	8004282 <_malloc_r+0x22>
 8004314:	1b9b      	subs	r3, r3, r6
 8004316:	50a3      	str	r3, [r4, r2]
 8004318:	e7b3      	b.n	8004282 <_malloc_r+0x22>
 800431a:	6862      	ldr	r2, [r4, #4]
 800431c:	42a3      	cmp	r3, r4
 800431e:	bf0c      	ite	eq
 8004320:	6032      	streq	r2, [r6, #0]
 8004322:	605a      	strne	r2, [r3, #4]
 8004324:	e7ec      	b.n	8004300 <_malloc_r+0xa0>
 8004326:	4623      	mov	r3, r4
 8004328:	6864      	ldr	r4, [r4, #4]
 800432a:	e7b2      	b.n	8004292 <_malloc_r+0x32>
 800432c:	4634      	mov	r4, r6
 800432e:	6876      	ldr	r6, [r6, #4]
 8004330:	e7b9      	b.n	80042a6 <_malloc_r+0x46>
 8004332:	230c      	movs	r3, #12
 8004334:	603b      	str	r3, [r7, #0]
 8004336:	4638      	mov	r0, r7
 8004338:	f000 fba4 	bl	8004a84 <__malloc_unlock>
 800433c:	e7a1      	b.n	8004282 <_malloc_r+0x22>
 800433e:	6025      	str	r5, [r4, #0]
 8004340:	e7de      	b.n	8004300 <_malloc_r+0xa0>
 8004342:	bf00      	nop
 8004344:	20000234 	.word	0x20000234

08004348 <__sfputc_r>:
 8004348:	6893      	ldr	r3, [r2, #8]
 800434a:	3b01      	subs	r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	b410      	push	{r4}
 8004350:	6093      	str	r3, [r2, #8]
 8004352:	da08      	bge.n	8004366 <__sfputc_r+0x1e>
 8004354:	6994      	ldr	r4, [r2, #24]
 8004356:	42a3      	cmp	r3, r4
 8004358:	db01      	blt.n	800435e <__sfputc_r+0x16>
 800435a:	290a      	cmp	r1, #10
 800435c:	d103      	bne.n	8004366 <__sfputc_r+0x1e>
 800435e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004362:	f7ff bc31 	b.w	8003bc8 <__swbuf_r>
 8004366:	6813      	ldr	r3, [r2, #0]
 8004368:	1c58      	adds	r0, r3, #1
 800436a:	6010      	str	r0, [r2, #0]
 800436c:	7019      	strb	r1, [r3, #0]
 800436e:	4608      	mov	r0, r1
 8004370:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004374:	4770      	bx	lr

08004376 <__sfputs_r>:
 8004376:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004378:	4606      	mov	r6, r0
 800437a:	460f      	mov	r7, r1
 800437c:	4614      	mov	r4, r2
 800437e:	18d5      	adds	r5, r2, r3
 8004380:	42ac      	cmp	r4, r5
 8004382:	d101      	bne.n	8004388 <__sfputs_r+0x12>
 8004384:	2000      	movs	r0, #0
 8004386:	e007      	b.n	8004398 <__sfputs_r+0x22>
 8004388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800438c:	463a      	mov	r2, r7
 800438e:	4630      	mov	r0, r6
 8004390:	f7ff ffda 	bl	8004348 <__sfputc_r>
 8004394:	1c43      	adds	r3, r0, #1
 8004396:	d1f3      	bne.n	8004380 <__sfputs_r+0xa>
 8004398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800439c <_vfiprintf_r>:
 800439c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a0:	460d      	mov	r5, r1
 80043a2:	b09d      	sub	sp, #116	; 0x74
 80043a4:	4614      	mov	r4, r2
 80043a6:	4698      	mov	r8, r3
 80043a8:	4606      	mov	r6, r0
 80043aa:	b118      	cbz	r0, 80043b4 <_vfiprintf_r+0x18>
 80043ac:	6983      	ldr	r3, [r0, #24]
 80043ae:	b90b      	cbnz	r3, 80043b4 <_vfiprintf_r+0x18>
 80043b0:	f7ff fde4 	bl	8003f7c <__sinit>
 80043b4:	4b89      	ldr	r3, [pc, #548]	; (80045dc <_vfiprintf_r+0x240>)
 80043b6:	429d      	cmp	r5, r3
 80043b8:	d11b      	bne.n	80043f2 <_vfiprintf_r+0x56>
 80043ba:	6875      	ldr	r5, [r6, #4]
 80043bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043be:	07d9      	lsls	r1, r3, #31
 80043c0:	d405      	bmi.n	80043ce <_vfiprintf_r+0x32>
 80043c2:	89ab      	ldrh	r3, [r5, #12]
 80043c4:	059a      	lsls	r2, r3, #22
 80043c6:	d402      	bmi.n	80043ce <_vfiprintf_r+0x32>
 80043c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043ca:	f7ff fe75 	bl	80040b8 <__retarget_lock_acquire_recursive>
 80043ce:	89ab      	ldrh	r3, [r5, #12]
 80043d0:	071b      	lsls	r3, r3, #28
 80043d2:	d501      	bpl.n	80043d8 <_vfiprintf_r+0x3c>
 80043d4:	692b      	ldr	r3, [r5, #16]
 80043d6:	b9eb      	cbnz	r3, 8004414 <_vfiprintf_r+0x78>
 80043d8:	4629      	mov	r1, r5
 80043da:	4630      	mov	r0, r6
 80043dc:	f7ff fc46 	bl	8003c6c <__swsetup_r>
 80043e0:	b1c0      	cbz	r0, 8004414 <_vfiprintf_r+0x78>
 80043e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043e4:	07dc      	lsls	r4, r3, #31
 80043e6:	d50e      	bpl.n	8004406 <_vfiprintf_r+0x6a>
 80043e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043ec:	b01d      	add	sp, #116	; 0x74
 80043ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043f2:	4b7b      	ldr	r3, [pc, #492]	; (80045e0 <_vfiprintf_r+0x244>)
 80043f4:	429d      	cmp	r5, r3
 80043f6:	d101      	bne.n	80043fc <_vfiprintf_r+0x60>
 80043f8:	68b5      	ldr	r5, [r6, #8]
 80043fa:	e7df      	b.n	80043bc <_vfiprintf_r+0x20>
 80043fc:	4b79      	ldr	r3, [pc, #484]	; (80045e4 <_vfiprintf_r+0x248>)
 80043fe:	429d      	cmp	r5, r3
 8004400:	bf08      	it	eq
 8004402:	68f5      	ldreq	r5, [r6, #12]
 8004404:	e7da      	b.n	80043bc <_vfiprintf_r+0x20>
 8004406:	89ab      	ldrh	r3, [r5, #12]
 8004408:	0598      	lsls	r0, r3, #22
 800440a:	d4ed      	bmi.n	80043e8 <_vfiprintf_r+0x4c>
 800440c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800440e:	f7ff fe54 	bl	80040ba <__retarget_lock_release_recursive>
 8004412:	e7e9      	b.n	80043e8 <_vfiprintf_r+0x4c>
 8004414:	2300      	movs	r3, #0
 8004416:	9309      	str	r3, [sp, #36]	; 0x24
 8004418:	2320      	movs	r3, #32
 800441a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800441e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004422:	2330      	movs	r3, #48	; 0x30
 8004424:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80045e8 <_vfiprintf_r+0x24c>
 8004428:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800442c:	f04f 0901 	mov.w	r9, #1
 8004430:	4623      	mov	r3, r4
 8004432:	469a      	mov	sl, r3
 8004434:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004438:	b10a      	cbz	r2, 800443e <_vfiprintf_r+0xa2>
 800443a:	2a25      	cmp	r2, #37	; 0x25
 800443c:	d1f9      	bne.n	8004432 <_vfiprintf_r+0x96>
 800443e:	ebba 0b04 	subs.w	fp, sl, r4
 8004442:	d00b      	beq.n	800445c <_vfiprintf_r+0xc0>
 8004444:	465b      	mov	r3, fp
 8004446:	4622      	mov	r2, r4
 8004448:	4629      	mov	r1, r5
 800444a:	4630      	mov	r0, r6
 800444c:	f7ff ff93 	bl	8004376 <__sfputs_r>
 8004450:	3001      	adds	r0, #1
 8004452:	f000 80aa 	beq.w	80045aa <_vfiprintf_r+0x20e>
 8004456:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004458:	445a      	add	r2, fp
 800445a:	9209      	str	r2, [sp, #36]	; 0x24
 800445c:	f89a 3000 	ldrb.w	r3, [sl]
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 80a2 	beq.w	80045aa <_vfiprintf_r+0x20e>
 8004466:	2300      	movs	r3, #0
 8004468:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800446c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004470:	f10a 0a01 	add.w	sl, sl, #1
 8004474:	9304      	str	r3, [sp, #16]
 8004476:	9307      	str	r3, [sp, #28]
 8004478:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800447c:	931a      	str	r3, [sp, #104]	; 0x68
 800447e:	4654      	mov	r4, sl
 8004480:	2205      	movs	r2, #5
 8004482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004486:	4858      	ldr	r0, [pc, #352]	; (80045e8 <_vfiprintf_r+0x24c>)
 8004488:	f7fb fec2 	bl	8000210 <memchr>
 800448c:	9a04      	ldr	r2, [sp, #16]
 800448e:	b9d8      	cbnz	r0, 80044c8 <_vfiprintf_r+0x12c>
 8004490:	06d1      	lsls	r1, r2, #27
 8004492:	bf44      	itt	mi
 8004494:	2320      	movmi	r3, #32
 8004496:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800449a:	0713      	lsls	r3, r2, #28
 800449c:	bf44      	itt	mi
 800449e:	232b      	movmi	r3, #43	; 0x2b
 80044a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044a4:	f89a 3000 	ldrb.w	r3, [sl]
 80044a8:	2b2a      	cmp	r3, #42	; 0x2a
 80044aa:	d015      	beq.n	80044d8 <_vfiprintf_r+0x13c>
 80044ac:	9a07      	ldr	r2, [sp, #28]
 80044ae:	4654      	mov	r4, sl
 80044b0:	2000      	movs	r0, #0
 80044b2:	f04f 0c0a 	mov.w	ip, #10
 80044b6:	4621      	mov	r1, r4
 80044b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044bc:	3b30      	subs	r3, #48	; 0x30
 80044be:	2b09      	cmp	r3, #9
 80044c0:	d94e      	bls.n	8004560 <_vfiprintf_r+0x1c4>
 80044c2:	b1b0      	cbz	r0, 80044f2 <_vfiprintf_r+0x156>
 80044c4:	9207      	str	r2, [sp, #28]
 80044c6:	e014      	b.n	80044f2 <_vfiprintf_r+0x156>
 80044c8:	eba0 0308 	sub.w	r3, r0, r8
 80044cc:	fa09 f303 	lsl.w	r3, r9, r3
 80044d0:	4313      	orrs	r3, r2
 80044d2:	9304      	str	r3, [sp, #16]
 80044d4:	46a2      	mov	sl, r4
 80044d6:	e7d2      	b.n	800447e <_vfiprintf_r+0xe2>
 80044d8:	9b03      	ldr	r3, [sp, #12]
 80044da:	1d19      	adds	r1, r3, #4
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	9103      	str	r1, [sp, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bfbb      	ittet	lt
 80044e4:	425b      	neglt	r3, r3
 80044e6:	f042 0202 	orrlt.w	r2, r2, #2
 80044ea:	9307      	strge	r3, [sp, #28]
 80044ec:	9307      	strlt	r3, [sp, #28]
 80044ee:	bfb8      	it	lt
 80044f0:	9204      	strlt	r2, [sp, #16]
 80044f2:	7823      	ldrb	r3, [r4, #0]
 80044f4:	2b2e      	cmp	r3, #46	; 0x2e
 80044f6:	d10c      	bne.n	8004512 <_vfiprintf_r+0x176>
 80044f8:	7863      	ldrb	r3, [r4, #1]
 80044fa:	2b2a      	cmp	r3, #42	; 0x2a
 80044fc:	d135      	bne.n	800456a <_vfiprintf_r+0x1ce>
 80044fe:	9b03      	ldr	r3, [sp, #12]
 8004500:	1d1a      	adds	r2, r3, #4
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	9203      	str	r2, [sp, #12]
 8004506:	2b00      	cmp	r3, #0
 8004508:	bfb8      	it	lt
 800450a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800450e:	3402      	adds	r4, #2
 8004510:	9305      	str	r3, [sp, #20]
 8004512:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80045f8 <_vfiprintf_r+0x25c>
 8004516:	7821      	ldrb	r1, [r4, #0]
 8004518:	2203      	movs	r2, #3
 800451a:	4650      	mov	r0, sl
 800451c:	f7fb fe78 	bl	8000210 <memchr>
 8004520:	b140      	cbz	r0, 8004534 <_vfiprintf_r+0x198>
 8004522:	2340      	movs	r3, #64	; 0x40
 8004524:	eba0 000a 	sub.w	r0, r0, sl
 8004528:	fa03 f000 	lsl.w	r0, r3, r0
 800452c:	9b04      	ldr	r3, [sp, #16]
 800452e:	4303      	orrs	r3, r0
 8004530:	3401      	adds	r4, #1
 8004532:	9304      	str	r3, [sp, #16]
 8004534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004538:	482c      	ldr	r0, [pc, #176]	; (80045ec <_vfiprintf_r+0x250>)
 800453a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800453e:	2206      	movs	r2, #6
 8004540:	f7fb fe66 	bl	8000210 <memchr>
 8004544:	2800      	cmp	r0, #0
 8004546:	d03f      	beq.n	80045c8 <_vfiprintf_r+0x22c>
 8004548:	4b29      	ldr	r3, [pc, #164]	; (80045f0 <_vfiprintf_r+0x254>)
 800454a:	bb1b      	cbnz	r3, 8004594 <_vfiprintf_r+0x1f8>
 800454c:	9b03      	ldr	r3, [sp, #12]
 800454e:	3307      	adds	r3, #7
 8004550:	f023 0307 	bic.w	r3, r3, #7
 8004554:	3308      	adds	r3, #8
 8004556:	9303      	str	r3, [sp, #12]
 8004558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800455a:	443b      	add	r3, r7
 800455c:	9309      	str	r3, [sp, #36]	; 0x24
 800455e:	e767      	b.n	8004430 <_vfiprintf_r+0x94>
 8004560:	fb0c 3202 	mla	r2, ip, r2, r3
 8004564:	460c      	mov	r4, r1
 8004566:	2001      	movs	r0, #1
 8004568:	e7a5      	b.n	80044b6 <_vfiprintf_r+0x11a>
 800456a:	2300      	movs	r3, #0
 800456c:	3401      	adds	r4, #1
 800456e:	9305      	str	r3, [sp, #20]
 8004570:	4619      	mov	r1, r3
 8004572:	f04f 0c0a 	mov.w	ip, #10
 8004576:	4620      	mov	r0, r4
 8004578:	f810 2b01 	ldrb.w	r2, [r0], #1
 800457c:	3a30      	subs	r2, #48	; 0x30
 800457e:	2a09      	cmp	r2, #9
 8004580:	d903      	bls.n	800458a <_vfiprintf_r+0x1ee>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0c5      	beq.n	8004512 <_vfiprintf_r+0x176>
 8004586:	9105      	str	r1, [sp, #20]
 8004588:	e7c3      	b.n	8004512 <_vfiprintf_r+0x176>
 800458a:	fb0c 2101 	mla	r1, ip, r1, r2
 800458e:	4604      	mov	r4, r0
 8004590:	2301      	movs	r3, #1
 8004592:	e7f0      	b.n	8004576 <_vfiprintf_r+0x1da>
 8004594:	ab03      	add	r3, sp, #12
 8004596:	9300      	str	r3, [sp, #0]
 8004598:	462a      	mov	r2, r5
 800459a:	4b16      	ldr	r3, [pc, #88]	; (80045f4 <_vfiprintf_r+0x258>)
 800459c:	a904      	add	r1, sp, #16
 800459e:	4630      	mov	r0, r6
 80045a0:	f3af 8000 	nop.w
 80045a4:	4607      	mov	r7, r0
 80045a6:	1c78      	adds	r0, r7, #1
 80045a8:	d1d6      	bne.n	8004558 <_vfiprintf_r+0x1bc>
 80045aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80045ac:	07d9      	lsls	r1, r3, #31
 80045ae:	d405      	bmi.n	80045bc <_vfiprintf_r+0x220>
 80045b0:	89ab      	ldrh	r3, [r5, #12]
 80045b2:	059a      	lsls	r2, r3, #22
 80045b4:	d402      	bmi.n	80045bc <_vfiprintf_r+0x220>
 80045b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045b8:	f7ff fd7f 	bl	80040ba <__retarget_lock_release_recursive>
 80045bc:	89ab      	ldrh	r3, [r5, #12]
 80045be:	065b      	lsls	r3, r3, #25
 80045c0:	f53f af12 	bmi.w	80043e8 <_vfiprintf_r+0x4c>
 80045c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045c6:	e711      	b.n	80043ec <_vfiprintf_r+0x50>
 80045c8:	ab03      	add	r3, sp, #12
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	462a      	mov	r2, r5
 80045ce:	4b09      	ldr	r3, [pc, #36]	; (80045f4 <_vfiprintf_r+0x258>)
 80045d0:	a904      	add	r1, sp, #16
 80045d2:	4630      	mov	r0, r6
 80045d4:	f000 f880 	bl	80046d8 <_printf_i>
 80045d8:	e7e4      	b.n	80045a4 <_vfiprintf_r+0x208>
 80045da:	bf00      	nop
 80045dc:	08004bd0 	.word	0x08004bd0
 80045e0:	08004bf0 	.word	0x08004bf0
 80045e4:	08004bb0 	.word	0x08004bb0
 80045e8:	08004c10 	.word	0x08004c10
 80045ec:	08004c1a 	.word	0x08004c1a
 80045f0:	00000000 	.word	0x00000000
 80045f4:	08004377 	.word	0x08004377
 80045f8:	08004c16 	.word	0x08004c16

080045fc <_printf_common>:
 80045fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004600:	4616      	mov	r6, r2
 8004602:	4699      	mov	r9, r3
 8004604:	688a      	ldr	r2, [r1, #8]
 8004606:	690b      	ldr	r3, [r1, #16]
 8004608:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800460c:	4293      	cmp	r3, r2
 800460e:	bfb8      	it	lt
 8004610:	4613      	movlt	r3, r2
 8004612:	6033      	str	r3, [r6, #0]
 8004614:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004618:	4607      	mov	r7, r0
 800461a:	460c      	mov	r4, r1
 800461c:	b10a      	cbz	r2, 8004622 <_printf_common+0x26>
 800461e:	3301      	adds	r3, #1
 8004620:	6033      	str	r3, [r6, #0]
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	0699      	lsls	r1, r3, #26
 8004626:	bf42      	ittt	mi
 8004628:	6833      	ldrmi	r3, [r6, #0]
 800462a:	3302      	addmi	r3, #2
 800462c:	6033      	strmi	r3, [r6, #0]
 800462e:	6825      	ldr	r5, [r4, #0]
 8004630:	f015 0506 	ands.w	r5, r5, #6
 8004634:	d106      	bne.n	8004644 <_printf_common+0x48>
 8004636:	f104 0a19 	add.w	sl, r4, #25
 800463a:	68e3      	ldr	r3, [r4, #12]
 800463c:	6832      	ldr	r2, [r6, #0]
 800463e:	1a9b      	subs	r3, r3, r2
 8004640:	42ab      	cmp	r3, r5
 8004642:	dc26      	bgt.n	8004692 <_printf_common+0x96>
 8004644:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004648:	1e13      	subs	r3, r2, #0
 800464a:	6822      	ldr	r2, [r4, #0]
 800464c:	bf18      	it	ne
 800464e:	2301      	movne	r3, #1
 8004650:	0692      	lsls	r2, r2, #26
 8004652:	d42b      	bmi.n	80046ac <_printf_common+0xb0>
 8004654:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004658:	4649      	mov	r1, r9
 800465a:	4638      	mov	r0, r7
 800465c:	47c0      	blx	r8
 800465e:	3001      	adds	r0, #1
 8004660:	d01e      	beq.n	80046a0 <_printf_common+0xa4>
 8004662:	6823      	ldr	r3, [r4, #0]
 8004664:	68e5      	ldr	r5, [r4, #12]
 8004666:	6832      	ldr	r2, [r6, #0]
 8004668:	f003 0306 	and.w	r3, r3, #6
 800466c:	2b04      	cmp	r3, #4
 800466e:	bf08      	it	eq
 8004670:	1aad      	subeq	r5, r5, r2
 8004672:	68a3      	ldr	r3, [r4, #8]
 8004674:	6922      	ldr	r2, [r4, #16]
 8004676:	bf0c      	ite	eq
 8004678:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800467c:	2500      	movne	r5, #0
 800467e:	4293      	cmp	r3, r2
 8004680:	bfc4      	itt	gt
 8004682:	1a9b      	subgt	r3, r3, r2
 8004684:	18ed      	addgt	r5, r5, r3
 8004686:	2600      	movs	r6, #0
 8004688:	341a      	adds	r4, #26
 800468a:	42b5      	cmp	r5, r6
 800468c:	d11a      	bne.n	80046c4 <_printf_common+0xc8>
 800468e:	2000      	movs	r0, #0
 8004690:	e008      	b.n	80046a4 <_printf_common+0xa8>
 8004692:	2301      	movs	r3, #1
 8004694:	4652      	mov	r2, sl
 8004696:	4649      	mov	r1, r9
 8004698:	4638      	mov	r0, r7
 800469a:	47c0      	blx	r8
 800469c:	3001      	adds	r0, #1
 800469e:	d103      	bne.n	80046a8 <_printf_common+0xac>
 80046a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a8:	3501      	adds	r5, #1
 80046aa:	e7c6      	b.n	800463a <_printf_common+0x3e>
 80046ac:	18e1      	adds	r1, r4, r3
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	2030      	movs	r0, #48	; 0x30
 80046b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046b6:	4422      	add	r2, r4
 80046b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046c0:	3302      	adds	r3, #2
 80046c2:	e7c7      	b.n	8004654 <_printf_common+0x58>
 80046c4:	2301      	movs	r3, #1
 80046c6:	4622      	mov	r2, r4
 80046c8:	4649      	mov	r1, r9
 80046ca:	4638      	mov	r0, r7
 80046cc:	47c0      	blx	r8
 80046ce:	3001      	adds	r0, #1
 80046d0:	d0e6      	beq.n	80046a0 <_printf_common+0xa4>
 80046d2:	3601      	adds	r6, #1
 80046d4:	e7d9      	b.n	800468a <_printf_common+0x8e>
	...

080046d8 <_printf_i>:
 80046d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046dc:	7e0f      	ldrb	r7, [r1, #24]
 80046de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046e0:	2f78      	cmp	r7, #120	; 0x78
 80046e2:	4691      	mov	r9, r2
 80046e4:	4680      	mov	r8, r0
 80046e6:	460c      	mov	r4, r1
 80046e8:	469a      	mov	sl, r3
 80046ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80046ee:	d807      	bhi.n	8004700 <_printf_i+0x28>
 80046f0:	2f62      	cmp	r7, #98	; 0x62
 80046f2:	d80a      	bhi.n	800470a <_printf_i+0x32>
 80046f4:	2f00      	cmp	r7, #0
 80046f6:	f000 80d8 	beq.w	80048aa <_printf_i+0x1d2>
 80046fa:	2f58      	cmp	r7, #88	; 0x58
 80046fc:	f000 80a3 	beq.w	8004846 <_printf_i+0x16e>
 8004700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004704:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004708:	e03a      	b.n	8004780 <_printf_i+0xa8>
 800470a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800470e:	2b15      	cmp	r3, #21
 8004710:	d8f6      	bhi.n	8004700 <_printf_i+0x28>
 8004712:	a101      	add	r1, pc, #4	; (adr r1, 8004718 <_printf_i+0x40>)
 8004714:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004718:	08004771 	.word	0x08004771
 800471c:	08004785 	.word	0x08004785
 8004720:	08004701 	.word	0x08004701
 8004724:	08004701 	.word	0x08004701
 8004728:	08004701 	.word	0x08004701
 800472c:	08004701 	.word	0x08004701
 8004730:	08004785 	.word	0x08004785
 8004734:	08004701 	.word	0x08004701
 8004738:	08004701 	.word	0x08004701
 800473c:	08004701 	.word	0x08004701
 8004740:	08004701 	.word	0x08004701
 8004744:	08004891 	.word	0x08004891
 8004748:	080047b5 	.word	0x080047b5
 800474c:	08004873 	.word	0x08004873
 8004750:	08004701 	.word	0x08004701
 8004754:	08004701 	.word	0x08004701
 8004758:	080048b3 	.word	0x080048b3
 800475c:	08004701 	.word	0x08004701
 8004760:	080047b5 	.word	0x080047b5
 8004764:	08004701 	.word	0x08004701
 8004768:	08004701 	.word	0x08004701
 800476c:	0800487b 	.word	0x0800487b
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	1d1a      	adds	r2, r3, #4
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	602a      	str	r2, [r5, #0]
 8004778:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800477c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004780:	2301      	movs	r3, #1
 8004782:	e0a3      	b.n	80048cc <_printf_i+0x1f4>
 8004784:	6820      	ldr	r0, [r4, #0]
 8004786:	6829      	ldr	r1, [r5, #0]
 8004788:	0606      	lsls	r6, r0, #24
 800478a:	f101 0304 	add.w	r3, r1, #4
 800478e:	d50a      	bpl.n	80047a6 <_printf_i+0xce>
 8004790:	680e      	ldr	r6, [r1, #0]
 8004792:	602b      	str	r3, [r5, #0]
 8004794:	2e00      	cmp	r6, #0
 8004796:	da03      	bge.n	80047a0 <_printf_i+0xc8>
 8004798:	232d      	movs	r3, #45	; 0x2d
 800479a:	4276      	negs	r6, r6
 800479c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047a0:	485e      	ldr	r0, [pc, #376]	; (800491c <_printf_i+0x244>)
 80047a2:	230a      	movs	r3, #10
 80047a4:	e019      	b.n	80047da <_printf_i+0x102>
 80047a6:	680e      	ldr	r6, [r1, #0]
 80047a8:	602b      	str	r3, [r5, #0]
 80047aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80047ae:	bf18      	it	ne
 80047b0:	b236      	sxthne	r6, r6
 80047b2:	e7ef      	b.n	8004794 <_printf_i+0xbc>
 80047b4:	682b      	ldr	r3, [r5, #0]
 80047b6:	6820      	ldr	r0, [r4, #0]
 80047b8:	1d19      	adds	r1, r3, #4
 80047ba:	6029      	str	r1, [r5, #0]
 80047bc:	0601      	lsls	r1, r0, #24
 80047be:	d501      	bpl.n	80047c4 <_printf_i+0xec>
 80047c0:	681e      	ldr	r6, [r3, #0]
 80047c2:	e002      	b.n	80047ca <_printf_i+0xf2>
 80047c4:	0646      	lsls	r6, r0, #25
 80047c6:	d5fb      	bpl.n	80047c0 <_printf_i+0xe8>
 80047c8:	881e      	ldrh	r6, [r3, #0]
 80047ca:	4854      	ldr	r0, [pc, #336]	; (800491c <_printf_i+0x244>)
 80047cc:	2f6f      	cmp	r7, #111	; 0x6f
 80047ce:	bf0c      	ite	eq
 80047d0:	2308      	moveq	r3, #8
 80047d2:	230a      	movne	r3, #10
 80047d4:	2100      	movs	r1, #0
 80047d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047da:	6865      	ldr	r5, [r4, #4]
 80047dc:	60a5      	str	r5, [r4, #8]
 80047de:	2d00      	cmp	r5, #0
 80047e0:	bfa2      	ittt	ge
 80047e2:	6821      	ldrge	r1, [r4, #0]
 80047e4:	f021 0104 	bicge.w	r1, r1, #4
 80047e8:	6021      	strge	r1, [r4, #0]
 80047ea:	b90e      	cbnz	r6, 80047f0 <_printf_i+0x118>
 80047ec:	2d00      	cmp	r5, #0
 80047ee:	d04d      	beq.n	800488c <_printf_i+0x1b4>
 80047f0:	4615      	mov	r5, r2
 80047f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80047f6:	fb03 6711 	mls	r7, r3, r1, r6
 80047fa:	5dc7      	ldrb	r7, [r0, r7]
 80047fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004800:	4637      	mov	r7, r6
 8004802:	42bb      	cmp	r3, r7
 8004804:	460e      	mov	r6, r1
 8004806:	d9f4      	bls.n	80047f2 <_printf_i+0x11a>
 8004808:	2b08      	cmp	r3, #8
 800480a:	d10b      	bne.n	8004824 <_printf_i+0x14c>
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	07de      	lsls	r6, r3, #31
 8004810:	d508      	bpl.n	8004824 <_printf_i+0x14c>
 8004812:	6923      	ldr	r3, [r4, #16]
 8004814:	6861      	ldr	r1, [r4, #4]
 8004816:	4299      	cmp	r1, r3
 8004818:	bfde      	ittt	le
 800481a:	2330      	movle	r3, #48	; 0x30
 800481c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004820:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004824:	1b52      	subs	r2, r2, r5
 8004826:	6122      	str	r2, [r4, #16]
 8004828:	f8cd a000 	str.w	sl, [sp]
 800482c:	464b      	mov	r3, r9
 800482e:	aa03      	add	r2, sp, #12
 8004830:	4621      	mov	r1, r4
 8004832:	4640      	mov	r0, r8
 8004834:	f7ff fee2 	bl	80045fc <_printf_common>
 8004838:	3001      	adds	r0, #1
 800483a:	d14c      	bne.n	80048d6 <_printf_i+0x1fe>
 800483c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004840:	b004      	add	sp, #16
 8004842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004846:	4835      	ldr	r0, [pc, #212]	; (800491c <_printf_i+0x244>)
 8004848:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800484c:	6829      	ldr	r1, [r5, #0]
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	f851 6b04 	ldr.w	r6, [r1], #4
 8004854:	6029      	str	r1, [r5, #0]
 8004856:	061d      	lsls	r5, r3, #24
 8004858:	d514      	bpl.n	8004884 <_printf_i+0x1ac>
 800485a:	07df      	lsls	r7, r3, #31
 800485c:	bf44      	itt	mi
 800485e:	f043 0320 	orrmi.w	r3, r3, #32
 8004862:	6023      	strmi	r3, [r4, #0]
 8004864:	b91e      	cbnz	r6, 800486e <_printf_i+0x196>
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	f023 0320 	bic.w	r3, r3, #32
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	2310      	movs	r3, #16
 8004870:	e7b0      	b.n	80047d4 <_printf_i+0xfc>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f043 0320 	orr.w	r3, r3, #32
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	2378      	movs	r3, #120	; 0x78
 800487c:	4828      	ldr	r0, [pc, #160]	; (8004920 <_printf_i+0x248>)
 800487e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004882:	e7e3      	b.n	800484c <_printf_i+0x174>
 8004884:	0659      	lsls	r1, r3, #25
 8004886:	bf48      	it	mi
 8004888:	b2b6      	uxthmi	r6, r6
 800488a:	e7e6      	b.n	800485a <_printf_i+0x182>
 800488c:	4615      	mov	r5, r2
 800488e:	e7bb      	b.n	8004808 <_printf_i+0x130>
 8004890:	682b      	ldr	r3, [r5, #0]
 8004892:	6826      	ldr	r6, [r4, #0]
 8004894:	6961      	ldr	r1, [r4, #20]
 8004896:	1d18      	adds	r0, r3, #4
 8004898:	6028      	str	r0, [r5, #0]
 800489a:	0635      	lsls	r5, r6, #24
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	d501      	bpl.n	80048a4 <_printf_i+0x1cc>
 80048a0:	6019      	str	r1, [r3, #0]
 80048a2:	e002      	b.n	80048aa <_printf_i+0x1d2>
 80048a4:	0670      	lsls	r0, r6, #25
 80048a6:	d5fb      	bpl.n	80048a0 <_printf_i+0x1c8>
 80048a8:	8019      	strh	r1, [r3, #0]
 80048aa:	2300      	movs	r3, #0
 80048ac:	6123      	str	r3, [r4, #16]
 80048ae:	4615      	mov	r5, r2
 80048b0:	e7ba      	b.n	8004828 <_printf_i+0x150>
 80048b2:	682b      	ldr	r3, [r5, #0]
 80048b4:	1d1a      	adds	r2, r3, #4
 80048b6:	602a      	str	r2, [r5, #0]
 80048b8:	681d      	ldr	r5, [r3, #0]
 80048ba:	6862      	ldr	r2, [r4, #4]
 80048bc:	2100      	movs	r1, #0
 80048be:	4628      	mov	r0, r5
 80048c0:	f7fb fca6 	bl	8000210 <memchr>
 80048c4:	b108      	cbz	r0, 80048ca <_printf_i+0x1f2>
 80048c6:	1b40      	subs	r0, r0, r5
 80048c8:	6060      	str	r0, [r4, #4]
 80048ca:	6863      	ldr	r3, [r4, #4]
 80048cc:	6123      	str	r3, [r4, #16]
 80048ce:	2300      	movs	r3, #0
 80048d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048d4:	e7a8      	b.n	8004828 <_printf_i+0x150>
 80048d6:	6923      	ldr	r3, [r4, #16]
 80048d8:	462a      	mov	r2, r5
 80048da:	4649      	mov	r1, r9
 80048dc:	4640      	mov	r0, r8
 80048de:	47d0      	blx	sl
 80048e0:	3001      	adds	r0, #1
 80048e2:	d0ab      	beq.n	800483c <_printf_i+0x164>
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	079b      	lsls	r3, r3, #30
 80048e8:	d413      	bmi.n	8004912 <_printf_i+0x23a>
 80048ea:	68e0      	ldr	r0, [r4, #12]
 80048ec:	9b03      	ldr	r3, [sp, #12]
 80048ee:	4298      	cmp	r0, r3
 80048f0:	bfb8      	it	lt
 80048f2:	4618      	movlt	r0, r3
 80048f4:	e7a4      	b.n	8004840 <_printf_i+0x168>
 80048f6:	2301      	movs	r3, #1
 80048f8:	4632      	mov	r2, r6
 80048fa:	4649      	mov	r1, r9
 80048fc:	4640      	mov	r0, r8
 80048fe:	47d0      	blx	sl
 8004900:	3001      	adds	r0, #1
 8004902:	d09b      	beq.n	800483c <_printf_i+0x164>
 8004904:	3501      	adds	r5, #1
 8004906:	68e3      	ldr	r3, [r4, #12]
 8004908:	9903      	ldr	r1, [sp, #12]
 800490a:	1a5b      	subs	r3, r3, r1
 800490c:	42ab      	cmp	r3, r5
 800490e:	dcf2      	bgt.n	80048f6 <_printf_i+0x21e>
 8004910:	e7eb      	b.n	80048ea <_printf_i+0x212>
 8004912:	2500      	movs	r5, #0
 8004914:	f104 0619 	add.w	r6, r4, #25
 8004918:	e7f5      	b.n	8004906 <_printf_i+0x22e>
 800491a:	bf00      	nop
 800491c:	08004c21 	.word	0x08004c21
 8004920:	08004c32 	.word	0x08004c32

08004924 <_sbrk_r>:
 8004924:	b538      	push	{r3, r4, r5, lr}
 8004926:	4d06      	ldr	r5, [pc, #24]	; (8004940 <_sbrk_r+0x1c>)
 8004928:	2300      	movs	r3, #0
 800492a:	4604      	mov	r4, r0
 800492c:	4608      	mov	r0, r1
 800492e:	602b      	str	r3, [r5, #0]
 8004930:	f7fc f9f8 	bl	8000d24 <_sbrk>
 8004934:	1c43      	adds	r3, r0, #1
 8004936:	d102      	bne.n	800493e <_sbrk_r+0x1a>
 8004938:	682b      	ldr	r3, [r5, #0]
 800493a:	b103      	cbz	r3, 800493e <_sbrk_r+0x1a>
 800493c:	6023      	str	r3, [r4, #0]
 800493e:	bd38      	pop	{r3, r4, r5, pc}
 8004940:	2000023c 	.word	0x2000023c

08004944 <__sread>:
 8004944:	b510      	push	{r4, lr}
 8004946:	460c      	mov	r4, r1
 8004948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800494c:	f000 f8a0 	bl	8004a90 <_read_r>
 8004950:	2800      	cmp	r0, #0
 8004952:	bfab      	itete	ge
 8004954:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004956:	89a3      	ldrhlt	r3, [r4, #12]
 8004958:	181b      	addge	r3, r3, r0
 800495a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800495e:	bfac      	ite	ge
 8004960:	6563      	strge	r3, [r4, #84]	; 0x54
 8004962:	81a3      	strhlt	r3, [r4, #12]
 8004964:	bd10      	pop	{r4, pc}

08004966 <__swrite>:
 8004966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800496a:	461f      	mov	r7, r3
 800496c:	898b      	ldrh	r3, [r1, #12]
 800496e:	05db      	lsls	r3, r3, #23
 8004970:	4605      	mov	r5, r0
 8004972:	460c      	mov	r4, r1
 8004974:	4616      	mov	r6, r2
 8004976:	d505      	bpl.n	8004984 <__swrite+0x1e>
 8004978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800497c:	2302      	movs	r3, #2
 800497e:	2200      	movs	r2, #0
 8004980:	f000 f868 	bl	8004a54 <_lseek_r>
 8004984:	89a3      	ldrh	r3, [r4, #12]
 8004986:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800498a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800498e:	81a3      	strh	r3, [r4, #12]
 8004990:	4632      	mov	r2, r6
 8004992:	463b      	mov	r3, r7
 8004994:	4628      	mov	r0, r5
 8004996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800499a:	f000 b817 	b.w	80049cc <_write_r>

0800499e <__sseek>:
 800499e:	b510      	push	{r4, lr}
 80049a0:	460c      	mov	r4, r1
 80049a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049a6:	f000 f855 	bl	8004a54 <_lseek_r>
 80049aa:	1c43      	adds	r3, r0, #1
 80049ac:	89a3      	ldrh	r3, [r4, #12]
 80049ae:	bf15      	itete	ne
 80049b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80049b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80049b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80049ba:	81a3      	strheq	r3, [r4, #12]
 80049bc:	bf18      	it	ne
 80049be:	81a3      	strhne	r3, [r4, #12]
 80049c0:	bd10      	pop	{r4, pc}

080049c2 <__sclose>:
 80049c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049c6:	f000 b813 	b.w	80049f0 <_close_r>
	...

080049cc <_write_r>:
 80049cc:	b538      	push	{r3, r4, r5, lr}
 80049ce:	4d07      	ldr	r5, [pc, #28]	; (80049ec <_write_r+0x20>)
 80049d0:	4604      	mov	r4, r0
 80049d2:	4608      	mov	r0, r1
 80049d4:	4611      	mov	r1, r2
 80049d6:	2200      	movs	r2, #0
 80049d8:	602a      	str	r2, [r5, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	f7fc f951 	bl	8000c82 <_write>
 80049e0:	1c43      	adds	r3, r0, #1
 80049e2:	d102      	bne.n	80049ea <_write_r+0x1e>
 80049e4:	682b      	ldr	r3, [r5, #0]
 80049e6:	b103      	cbz	r3, 80049ea <_write_r+0x1e>
 80049e8:	6023      	str	r3, [r4, #0]
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	2000023c 	.word	0x2000023c

080049f0 <_close_r>:
 80049f0:	b538      	push	{r3, r4, r5, lr}
 80049f2:	4d06      	ldr	r5, [pc, #24]	; (8004a0c <_close_r+0x1c>)
 80049f4:	2300      	movs	r3, #0
 80049f6:	4604      	mov	r4, r0
 80049f8:	4608      	mov	r0, r1
 80049fa:	602b      	str	r3, [r5, #0]
 80049fc:	f7fc f95d 	bl	8000cba <_close>
 8004a00:	1c43      	adds	r3, r0, #1
 8004a02:	d102      	bne.n	8004a0a <_close_r+0x1a>
 8004a04:	682b      	ldr	r3, [r5, #0]
 8004a06:	b103      	cbz	r3, 8004a0a <_close_r+0x1a>
 8004a08:	6023      	str	r3, [r4, #0]
 8004a0a:	bd38      	pop	{r3, r4, r5, pc}
 8004a0c:	2000023c 	.word	0x2000023c

08004a10 <_fstat_r>:
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	4d07      	ldr	r5, [pc, #28]	; (8004a30 <_fstat_r+0x20>)
 8004a14:	2300      	movs	r3, #0
 8004a16:	4604      	mov	r4, r0
 8004a18:	4608      	mov	r0, r1
 8004a1a:	4611      	mov	r1, r2
 8004a1c:	602b      	str	r3, [r5, #0]
 8004a1e:	f7fc f958 	bl	8000cd2 <_fstat>
 8004a22:	1c43      	adds	r3, r0, #1
 8004a24:	d102      	bne.n	8004a2c <_fstat_r+0x1c>
 8004a26:	682b      	ldr	r3, [r5, #0]
 8004a28:	b103      	cbz	r3, 8004a2c <_fstat_r+0x1c>
 8004a2a:	6023      	str	r3, [r4, #0]
 8004a2c:	bd38      	pop	{r3, r4, r5, pc}
 8004a2e:	bf00      	nop
 8004a30:	2000023c 	.word	0x2000023c

08004a34 <_isatty_r>:
 8004a34:	b538      	push	{r3, r4, r5, lr}
 8004a36:	4d06      	ldr	r5, [pc, #24]	; (8004a50 <_isatty_r+0x1c>)
 8004a38:	2300      	movs	r3, #0
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	4608      	mov	r0, r1
 8004a3e:	602b      	str	r3, [r5, #0]
 8004a40:	f7fc f957 	bl	8000cf2 <_isatty>
 8004a44:	1c43      	adds	r3, r0, #1
 8004a46:	d102      	bne.n	8004a4e <_isatty_r+0x1a>
 8004a48:	682b      	ldr	r3, [r5, #0]
 8004a4a:	b103      	cbz	r3, 8004a4e <_isatty_r+0x1a>
 8004a4c:	6023      	str	r3, [r4, #0]
 8004a4e:	bd38      	pop	{r3, r4, r5, pc}
 8004a50:	2000023c 	.word	0x2000023c

08004a54 <_lseek_r>:
 8004a54:	b538      	push	{r3, r4, r5, lr}
 8004a56:	4d07      	ldr	r5, [pc, #28]	; (8004a74 <_lseek_r+0x20>)
 8004a58:	4604      	mov	r4, r0
 8004a5a:	4608      	mov	r0, r1
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	2200      	movs	r2, #0
 8004a60:	602a      	str	r2, [r5, #0]
 8004a62:	461a      	mov	r2, r3
 8004a64:	f7fc f950 	bl	8000d08 <_lseek>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	d102      	bne.n	8004a72 <_lseek_r+0x1e>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	b103      	cbz	r3, 8004a72 <_lseek_r+0x1e>
 8004a70:	6023      	str	r3, [r4, #0]
 8004a72:	bd38      	pop	{r3, r4, r5, pc}
 8004a74:	2000023c 	.word	0x2000023c

08004a78 <__malloc_lock>:
 8004a78:	4801      	ldr	r0, [pc, #4]	; (8004a80 <__malloc_lock+0x8>)
 8004a7a:	f7ff bb1d 	b.w	80040b8 <__retarget_lock_acquire_recursive>
 8004a7e:	bf00      	nop
 8004a80:	20000230 	.word	0x20000230

08004a84 <__malloc_unlock>:
 8004a84:	4801      	ldr	r0, [pc, #4]	; (8004a8c <__malloc_unlock+0x8>)
 8004a86:	f7ff bb18 	b.w	80040ba <__retarget_lock_release_recursive>
 8004a8a:	bf00      	nop
 8004a8c:	20000230 	.word	0x20000230

08004a90 <_read_r>:
 8004a90:	b538      	push	{r3, r4, r5, lr}
 8004a92:	4d07      	ldr	r5, [pc, #28]	; (8004ab0 <_read_r+0x20>)
 8004a94:	4604      	mov	r4, r0
 8004a96:	4608      	mov	r0, r1
 8004a98:	4611      	mov	r1, r2
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	602a      	str	r2, [r5, #0]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f7fc f8d2 	bl	8000c48 <_read>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	d102      	bne.n	8004aae <_read_r+0x1e>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	b103      	cbz	r3, 8004aae <_read_r+0x1e>
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	bd38      	pop	{r3, r4, r5, pc}
 8004ab0:	2000023c 	.word	0x2000023c

08004ab4 <_init>:
 8004ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ab6:	bf00      	nop
 8004ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aba:	bc08      	pop	{r3}
 8004abc:	469e      	mov	lr, r3
 8004abe:	4770      	bx	lr

08004ac0 <_fini>:
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	bf00      	nop
 8004ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac6:	bc08      	pop	{r3}
 8004ac8:	469e      	mov	lr, r3
 8004aca:	4770      	bx	lr
