<module name="EPWM_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EPWM_TBCTL" acronym="EPWM_TBCTL" offset="0x0" width="16" description="">
    <bitfield id="FREE_SOFT" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PHSDIR" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKDIV" width="3" begin="12" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HSPCLKDIV" width="3" begin="9" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SWFSYNC" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNCOSEL" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRDLD" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PHSEN" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CTRMODE" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TBSTS" acronym="EPWM_TBSTS" offset="0x2" width="16" description="">
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CTRMAX" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW1C"/>
    <bitfield id="SYNCI" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW1C"/>
    <bitfield id="CTRDIR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="HRPWM_TBPHSHR" acronym="HRPWM_TBPHSHR" offset="0x4" width="16" description="">
    <bitfield id="TBPHSH" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_TBPHS" acronym="EPWM_TBPHS" offset="0x6" width="16" description="">
    <bitfield id="TBPHS" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TBCNT" acronym="EPWM_TBCNT" offset="0x8" width="16" description="">
    <bitfield id="TBCNT" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TBPRD" acronym="EPWM_TBPRD" offset="0xA" width="16" description="">
    <bitfield id="TBPRD" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_CMPCTL" acronym="EPWM_CMPCTL" offset="0xE" width="16" description="">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SHDWBFULL" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SHDWAFULL" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SHDWBMODE" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SHDWAMODE" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="LOADBMODE" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="LOADAMODE" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="HRPWM_CMPAHR" acronym="HRPWM_CMPAHR" offset="0x10" width="16" description="">
    <bitfield id="CMPAHR" width="8" begin="15" end="8" resetval="0x1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_CMPA" acronym="EPWM_CMPA" offset="0x12" width="16" description="">
    <bitfield id="CMPA" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_CMPB" acronym="EPWM_CMPB" offset="0x14" width="16" description="">
    <bitfield id="CMPB" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_AQCTLA" acronym="EPWM_AQCTLA" offset="0x16" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CBD" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBU" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CAD" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CAU" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRD" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ZRO" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_AQCTLB" acronym="EPWM_AQCTLB" offset="0x18" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CBD" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBU" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CAD" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CAU" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRD" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ZRO" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_AQSFRC" acronym="EPWM_AQSFRC" offset="0x1A" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RLDCSF" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OTSFB" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ACTSFB" width="2" begin="4" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OTSFA" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ACTSFA" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_AQCSFRC" acronym="EPWM_AQCSFRC" offset="0x1C" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CSFB" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CSFA" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_DBCTL" acronym="EPWM_DBCTL" offset="0x1E" width="16" description="">
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IN_MODE" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="POLSEL" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_MODE" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_DBRED" acronym="EPWM_DBRED" offset="0x20" width="16" description="">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEL" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_DBFED" acronym="EPWM_DBFED" offset="0x22" width="16" description="">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEL" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TZSEL" acronym="EPWM_TZSEL" offset="0x24" width="16" description="">
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OSHT6" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHT5" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHT4" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHT3" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHT2" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHT1" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CBC5" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC4" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC3" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC2" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC1" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TZCTL" acronym="EPWM_TZCTL" offset="0x28" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TZB" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TZA" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TZEINT" acronym="EPWM_TZEINT" offset="0x2A" width="16" description="">
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="2" end="2" resetval="0x0" description="Trip-zone One-Shot Interrupt Enable 0h = Disable one-shot interrupt generation 1h = Enable Interrupt generation" range="" rwaccess="RW"/>
    <bitfield id="CBC" width="1" begin="1" end="1" resetval="0x0" description="Trip-zone Cycle-by-Cycle Interrupt Enable 0h = Disable cycle-by-cycle interrupt generation. 1h = Enable interrupt generation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_TZFLG" acronym="EPWM_TZFLG" offset="0x2C" width="16" description="">
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBC" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_TZCLR" acronym="EPWM_TZCLR" offset="0x2E" width="16" description="">
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_TZFRC" acronym="EPWM_TZFRC" offset="0x30" width="16" description="">
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBC" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_ETSEL" acronym="EPWM_ETSEL" offset="0x32" width="16" description="">
    <bitfield id="SOCB" width="1" begin="15" end="15" resetval="0x0" description="Enable SOCB pulse when set to 1." range="" rwaccess="RW"/>
    <bitfield id="SOCBSEL" width="3" begin="14" end="12" resetval="0x0" description="EPWMxSOCB Selection Options: 0h: Reserved 1h: Enable event time-base counter equal to zero (CNT_zero event). 2h: Enable event time-base counter equal to period (PRD_eq event). 3h: Reserved 4h: Enable event time-base counter equal to CMPA when the timer is incrementing (CMPA_eq_UC event). 5h: Enable event time-base counter equal to CMPA when the timer is decrementing (CMPA_eq_DC event). 6h: Enable event time-base counter equal to CMPB when the timer is incrementing (CMPB_eq_UC event). 7h: Enable event time-base counter equal to CMPB when the timer is decrementing (CMPB_eq_DC event)." range="" rwaccess="RW"/>
    <bitfield id="SOCA" width="1" begin="11" end="11" resetval="0x0" description="Enable SOCA pulse when set to 1." range="" rwaccess="RW"/>
    <bitfield id="SOCASEL" width="3" begin="10" end="8" resetval="0x0" description="EPWMxSOCA Selection Options: 0h: Reserved 1h: Enable event time-base counter equal to zero (CNT_zero event). 2h: Enable event time-base counter equal to period (PRD_eq event). 3h: Reserved 4h: Enable event time-base counter equal to CMPA when the timer is incrementing (CMPA_eq_UC event). 5h: Enable event time-base counter equal to CMPA when the timer is decrementing (CMPA_eq_DC event). 6h: Enable event time-base counter equal to CMPB when the timer is incrementing (CMPB_eq_UC event). 7h: Enable event time-base counter equal to CMPB when the timer is decrementing (CMPB_eq_DC event)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTEN" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="INTSEL" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_ETPS" acronym="EPWM_ETPS" offset="0x34" width="16" description="">
    <bitfield id="SOCBCNT" width="2" begin="15" end="14" resetval="0x0" description="EPWMxSOCB Counter Register: These bits indicate how many selected events have occurred: 0h: No events 1h: 1 events 2h: 2 events 3h: 3 event" range="" rwaccess="R"/>
    <bitfield id="SOCBPRD" width="2" begin="13" end="12" resetval="0x0" description="EPWMxSOCB Period Select: These bits select how many selected event need to occur before an SOCB pulse is generated: 0h: Disable counter 1h: Generate pulse on SOCBCNT = 1 (1st event) 2h: Generate pulse on SOCBCNT = 2 (2nd event) 3h: Generate pulse on SOCBCNT = 3 (3rd event)" range="" rwaccess="RW"/>
    <bitfield id="SOCACNT" width="2" begin="11" end="10" resetval="0x0" description="EPWMxSOCA Counter Register: These bits indicate how many selected events have occurred: 0h: No events 1h: 1 events 2h: 2 events 3h: 3 events" range="" rwaccess="R"/>
    <bitfield id="SOCAPRD" width="2" begin="9" end="8" resetval="0x0" description="EPWMxSOCA Period Select: These bits select how many selected event need to occur before an SOCA pulse is generated: 0h: Disable counter 1h: Generate pulse on SOCACNT = 1 (1st event) 2h: Generate pulse on SOCACNT = 2 (2nd event) 3h: Generate pulse on SOCACNT = 3 (3rd event)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTCNT" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTPRD" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_ETFLG" acronym="EPWM_ETFLG" offset="0x36" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB" width="1" begin="3" end="3" resetval="0x0" description="Latched SOCB Flag Bit Status: 0h: Indicates no event occurred. 1h: Indicates that a start of conversion pulse was generated on EPWMxSOCB. Note: Unlike the INT flag bit, the EPWMxSOCB output will continue to pulse even if the flag bit is set." range="" rwaccess="R"/>
    <bitfield id="SOCA" width="1" begin="2" end="2" resetval="0x0" description="Latched SOCA Flag Bit Status: 0h: Indicates no event occurred. 1h: Indicates that a start of conversion pulse was generated on ePWMxSOCA. Note: Unlike the INT flag bit, the EPWMxSOCA output will continue to pulse even if the flag bit is set." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EPWM_ETCLR" acronym="EPWM_ETCLR" offset="0x38" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB" width="1" begin="3" end="3" resetval="0x0" description="SOCB Flag Clear Bit: 0h: Writing a 0 has no effect. Always reads back a 0. 1h: Writing a 1 clears the EPWM_ETFLG[3] SOCB flag bit." range="" rwaccess="RW"/>
    <bitfield id="SOCA" width="1" begin="2" end="2" resetval="0x0" description="SOCA Flag Clear Bit: 0h: Writing a 0 has no effect. Always reads back a 0. 1h: Writing a 1 clears the EPWM_ETFLG[2] SOCA flag bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_ETFRC" acronym="EPWM_ETFRC" offset="0x3A" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB" width="1" begin="3" end="3" resetval="0x0" description="SOCB Force Bit: 0h: Writing 0 to this bit will be ignored. Always reads back a 0. 1h: Writing 1 will generate a pulse on EPWMxSOCB and set the" range="" rwaccess="RW"/>
    <bitfield id="SOCA" width="1" begin="2" end="2" resetval="0x0" description="SOCA Force Bit: 0h: Writing 0 to this bit will be ignored. Always reads back a 0. 1h: Writing 1 will generate a pulse on EPWMxSOCA and set the" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EPWM_PCCTL" acronym="EPWM_PCCTL" offset="0x3C" width="16" description="">
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHPDUTY" width="3" begin="10" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CHPFREQ" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OSHTWTH" width="4" begin="4" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CHPEN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="HRPWM_HRCTL" acronym="HRPWM_HRCTL" offset="0x40" width="16" description="">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PULSESEL" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DELBUSSEL" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DELMODE" width="2" begin="1" end="0" resetval="0x0" description="Edge Mode Bits. Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic." range="" rwaccess="RW"/>
  </register>
</module>
