{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701309932619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309932619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:32 2023 " "Processing started: Thu Nov 30 10:05:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309932619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309932619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vision_Tester -c Vision_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309932619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701309932785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701309932785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vision_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file vision_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Tester " "Found entity 1: Vision_Tester" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.v 1 1 " "Found 1 design units, including 1 entities, in source file lattice.v" { { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vision_tester_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vision_tester_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Tester_tb " "Found entity 1: Vision_Tester_tb" {  } { { "Vision_Tester_tb.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lattice_5to1.v " "Can't analyze file -- file lattice_5to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701309938338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 StarT " "Found entity 1: StarT" {  } { { "StarT.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/StarT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309938339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"upper_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lower_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"lower_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"left_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"right_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"confirm_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vision_Tester " "Elaborating entity \"Vision_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701309938356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:Debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:Debounce\"" {  } { { "Vision_Tester.v" "Debounce" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:c1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:c1\"" {  } { { "Vision_Tester.v" "c1" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:c2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:c2\"" {  } { { "Vision_Tester.v" "c2" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice lattice:u0 " "Elaborating entity \"lattice\" for hierarchy \"lattice:u0\"" {  } { { "Vision_Tester.v" "u0" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309938362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lattice.v(25) " "Verilog HDL assignment warning at lattice.v(25): truncated value with size 32 to match size of target (2)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lattice.v(33) " "Verilog HDL assignment warning at lattice.v(33): truncated value with size 32 to match size of target (3)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): inferring latch(es) for variable \"col\", which holds its previous value in one or more paths through the always construct" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[0\] lattice.v(37) " "Inferred latch for \"col\[0\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[1\] lattice.v(37) " "Inferred latch for \"col\[1\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[2\] lattice.v(37) " "Inferred latch for \"col\[2\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[3\] lattice.v(37) " "Inferred latch for \"col\[3\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[4\] lattice.v(37) " "Inferred latch for \"col\[4\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[5\] lattice.v(37) " "Inferred latch for \"col\[5\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[6\] lattice.v(37) " "Inferred latch for \"col\[6\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[7\] lattice.v(37) " "Inferred latch for \"col\[7\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] lattice.v(37) " "Inferred latch for \"row\[0\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] lattice.v(37) " "Inferred latch for \"row\[1\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] lattice.v(37) " "Inferred latch for \"row\[2\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] lattice.v(37) " "Inferred latch for \"row\[3\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] lattice.v(37) " "Inferred latch for \"row\[4\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] lattice.v(37) " "Inferred latch for \"row\[5\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] lattice.v(37) " "Inferred latch for \"row\[6\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] lattice.v(37) " "Inferred latch for \"row\[7\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938363 "|Vision_Tester|lattice:u0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[0\] " "LATCH primitive \"lattice:u0\|row\[0\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[1\] " "LATCH primitive \"lattice:u0\|row\[1\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[2\] " "LATCH primitive \"lattice:u0\|row\[2\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[3\] " "LATCH primitive \"lattice:u0\|row\[3\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[4\] " "LATCH primitive \"lattice:u0\|row\[4\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[5\] " "LATCH primitive \"lattice:u0\|row\[5\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[6\] " "LATCH primitive \"lattice:u0\|row\[6\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[7\] " "LATCH primitive \"lattice:u0\|row\[7\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[2\] " "LATCH primitive \"lattice:u0\|col\[2\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[3\] " "LATCH primitive \"lattice:u0\|col\[3\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[4\] " "LATCH primitive \"lattice:u0\|col\[4\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[5\] " "LATCH primitive \"lattice:u0\|col\[5\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309938409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[0\] GND " "Pin \"R_col\[0\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|R_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[1\] GND " "Pin \"R_col\[1\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|R_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[6\] GND " "Pin \"R_col\[6\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|R_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[7\] GND " "Pin \"R_col\[7\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|R_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[0\] GND " "Pin \"G_col\[0\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[1\] GND " "Pin \"G_col\[1\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[2\] GND " "Pin \"G_col\[2\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[3\] GND " "Pin \"G_col\[3\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[4\] GND " "Pin \"G_col\[4\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[5\] GND " "Pin \"G_col\[5\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[6\] GND " "Pin \"G_col\[6\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[7\] GND " "Pin \"G_col\[7\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309938485 "|Vision_Tester|G_col[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701309938485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "upper " "No output dependent on input pin \"upper\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309938501 "|Vision_Tester|upper"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lower " "No output dependent on input pin \"lower\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309938501 "|Vision_Tester|lower"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left " "No output dependent on input pin \"left\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309938501 "|Vision_Tester|left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right " "No output dependent on input pin \"right\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309938501 "|Vision_Tester|right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm " "No output dependent on input pin \"confirm\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309938501 "|Vision_Tester|confirm"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701309938501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701309938501 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701309938501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701309938501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701309938501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309938520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:38 2023 " "Processing ended: Thu Nov 30 10:05:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309938520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309938520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309938520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309938520 ""}
