// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _deltaPhiHLS_float_s_HH_
#define _deltaPhiHLS_float_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LR_top_fsub_32ns_32ns_32_10_full_dsp_1.h"
#include "LR_top_fmul_32ns_32ns_32_6_max_dsp_1.h"
#include "LR_top_fcmp_32ns_32ns_1_3_1.h"

namespace ap_rtl {

struct deltaPhiHLS_float_s : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<32> > phi1;
    sc_in< sc_lv<1> > guard_variable_for_f_i;
    sc_out< sc_lv<1> > guard_variable_for_f_o;
    sc_out< sc_logic > guard_variable_for_f_o_ap_vld;
    sc_in< sc_lv<32> > n_i;
    sc_out< sc_lv<32> > n_o;
    sc_out< sc_logic > n_o_ap_vld;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<5> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const5;


    // Module declarations
    deltaPhiHLS_float_s(sc_module_name name);
    SC_HAS_PROCESS(deltaPhiHLS_float_s);

    ~deltaPhiHLS_float_s();

    sc_trace_file* mVcdFile;

    LR_top_fsub_32ns_32ns_32_10_full_dsp_1<1,10,32,32,32>* LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1148;
    LR_top_fmul_32ns_32ns_32_6_max_dsp_1<1,6,32,32,32>* LR_top_fmul_32ns_32ns_32_6_max_dsp_1_U1149;
    LR_top_fmul_32ns_32ns_32_6_max_dsp_1<1,6,32,32,32>* LR_top_fmul_32ns_32ns_32_6_max_dsp_1_U1150;
    LR_top_fcmp_32ns_32ns_1_3_1<1,3,32,32,1>* LR_top_fcmp_32ns_32ns_1_3_1_U1151;
    LR_top_fcmp_32ns_32ns_1_3_1<1,3,32,32,1>* LR_top_fcmp_32ns_32ns_1_3_1_U1152;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > phi1_read_reg_187;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter1_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter2_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter3_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter4_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter5_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter6_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter7_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter8_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter9_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter10_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter11_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter12_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter13_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter14_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter15_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter16_reg;
    sc_signal< sc_lv<32> > phi1_read_reg_187_pp0_iter17_reg;
    sc_signal< sc_lv<1> > grp_fu_59_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_197;
    sc_signal< sc_lv<32> > select_ln32_fu_120_p3;
    sc_signal< sc_lv<32> > select_ln32_reg_202;
    sc_signal< sc_lv<1> > icmp_ln40_fu_144_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_208;
    sc_signal< sc_lv<1> > icmp_ln40_reg_208_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln40_1_fu_150_p2;
    sc_signal< sc_lv<1> > icmp_ln40_1_reg_213;
    sc_signal< sc_lv<1> > icmp_ln40_1_reg_213_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln40_fu_160_p2;
    sc_signal< sc_lv<1> > and_ln40_reg_218;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter24_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter25_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter26_reg;
    sc_signal< sc_lv<1> > and_ln40_reg_218_pp0_iter27_reg;
    sc_signal< sc_lv<1> > guard_variable_for_f_1_reg_222;
    sc_signal< sc_lv<1> > guard_variable_for_f_1_reg_222_pp0_iter7_reg;
    sc_signal< sc_lv<1> > guard_variable_for_f_1_reg_222_pp0_iter8_reg;
    sc_signal< sc_lv<1> > guard_variable_for_f_1_reg_222_pp0_iter9_reg;
    sc_signal< sc_lv<1> > guard_variable_for_f_1_reg_222_pp0_iter10_reg;
    sc_signal< sc_lv<32> > grp_fu_54_p2;
    sc_signal< sc_lv<32> > tmp_3_i_reg_231;
    sc_signal< sc_lv<32> > grp_fu_45_p2;
    sc_signal< sc_lv<32> > tmp_4_i_reg_236;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_p_0_i_phi_fu_39_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_p_0_i_reg_36;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_p_0_i_reg_36;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_49_p2;
    sc_signal< sc_lv<32> > bitcast_ln32_fu_70_p1;
    sc_signal< sc_lv<8> > tmp_fu_73_p4;
    sc_signal< sc_lv<23> > trunc_ln32_fu_83_p1;
    sc_signal< sc_lv<1> > icmp_ln32_1_fu_93_p2;
    sc_signal< sc_lv<1> > icmp_ln32_fu_87_p2;
    sc_signal< sc_lv<1> > or_ln32_fu_99_p2;
    sc_signal< sc_lv<32> > xor_ln33_fu_110_p2;
    sc_signal< sc_lv<1> > and_ln32_fu_105_p2;
    sc_signal< sc_lv<32> > bitcast_ln33_fu_116_p1;
    sc_signal< sc_lv<32> > bitcast_ln40_fu_127_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_130_p4;
    sc_signal< sc_lv<23> > trunc_ln40_fu_140_p1;
    sc_signal< sc_lv<1> > or_ln40_fu_156_p2;
    sc_signal< sc_lv<1> > grp_fu_65_p2;
    sc_signal< sc_logic > grp_fu_45_ce;
    sc_signal< sc_logic > grp_fu_49_ce;
    sc_signal< sc_logic > grp_fu_54_ce;
    sc_signal< sc_logic > grp_fu_59_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > grp_fu_65_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to27;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_336;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3E22F983;
    static const sc_lv<32> ap_const_lv32_40C90FDB;
    static const sc_lv<32> ap_const_lv32_40490FDB;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_clk_no_reset_();
    void thread_and_ln32_fu_105_p2();
    void thread_and_ln40_fu_160_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_336();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to27();
    void thread_ap_phi_mux_p_0_i_phi_fu_39_p4();
    void thread_ap_phi_reg_pp0_iter0_p_0_i_reg_36();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln32_fu_70_p1();
    void thread_bitcast_ln33_fu_116_p1();
    void thread_bitcast_ln40_fu_127_p1();
    void thread_grp_fu_45_ce();
    void thread_grp_fu_49_ce();
    void thread_grp_fu_54_ce();
    void thread_grp_fu_59_ce();
    void thread_grp_fu_65_ce();
    void thread_guard_variable_for_f_o();
    void thread_guard_variable_for_f_o_ap_vld();
    void thread_icmp_ln32_1_fu_93_p2();
    void thread_icmp_ln32_fu_87_p2();
    void thread_icmp_ln40_1_fu_150_p2();
    void thread_icmp_ln40_fu_144_p2();
    void thread_n_o();
    void thread_n_o_ap_vld();
    void thread_or_ln32_fu_99_p2();
    void thread_or_ln40_fu_156_p2();
    void thread_select_ln32_fu_120_p3();
    void thread_tmp_2_fu_130_p4();
    void thread_tmp_fu_73_p4();
    void thread_trunc_ln32_fu_83_p1();
    void thread_trunc_ln40_fu_140_p1();
    void thread_xor_ln33_fu_110_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
