<html><body><samp><pre>
<!@TC:1551987141>
#Build: Synplify Pro (R) O-2018.09G-SP1, Build 099R, Feb 12 2019
#install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: LAPTOP-7P3FEATO

# Thu Mar  7 13:32:21 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 115R, Built Feb 12 2019 09:25:38</a>

@N: : <!@TM:1551987142> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 115R, Built Feb 12 2019 09:25:38</a>

@N: : <!@TM:1551987142> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1551987142> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1551987142> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\generic\gw1ns.v" (library work)
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v" (library work)
@I:"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v":"C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\config.v" (library work)
@I:"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v":"C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\gowin_empu_name.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v:1348:9:1348:21:@W:CG1337:@XP_MSG">gowin_empu.v(1348)</a><!@TM:1551987142> | Net master_pse11 is not declared.</font>
@I::"C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v" (library work)
Verilog syntax check successful!
Selecting top level module Gowin_EMPU
Running optimization stage 1 on GSR .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on GW_CLKDIV .......
Running optimization stage 1 on MCU .......
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on GW_GPIO .......
Running optimization stage 1 on DQCE .......
Running optimization stage 1 on FLASH128K .......
Running optimization stage 1 on gw_rom_flash_15s_32s .......
Running optimization stage 1 on GW_FLASH .......
Running optimization stage 1 on SP .......
Running optimization stage 1 on GW_SRAM .......
Running optimization stage 1 on gw_cmsdk_apb2_slave_mux_Z1 .......
Running optimization stage 1 on gw_int_apb2_decoder_8s .......
Running optimization stage 1 on ADC .......
Running optimization stage 1 on gw_cmsdk_apb2_adc .......
Running optimization stage 1 on gw_apb2_i2c_master .......
Running optimization stage 1 on SPI_Z2 .......
Running optimization stage 1 on gw_cmsdk_apb2_spi .......
Running optimization stage 1 on gw_apb2_uart_tx .......
Running optimization stage 1 on gw_peripherals_interconnect_12s .......
Running optimization stage 1 on \~Gowin_EMPU.Gowin_EMPU  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v:4:24:4:25:@N:CG364:@XP_MSG">gowin_empu_top.v(4)</a><!@TM:1551987142> | Synthesizing module Gowin_EMPU in library work.
Running optimization stage 1 on Gowin_EMPU .......
Running optimization stage 2 on Gowin_EMPU .......
Running optimization stage 2 on \~Gowin_EMPU.Gowin_EMPU  .......
Running optimization stage 2 on gw_peripherals_interconnect_12s .......
Running optimization stage 2 on gw_apb2_uart_tx .......
Running optimization stage 2 on gw_cmsdk_apb2_spi .......
Running optimization stage 2 on SPI_Z2 .......
Running optimization stage 2 on gw_apb2_i2c_master .......
Running optimization stage 2 on gw_cmsdk_apb2_adc .......
Running optimization stage 2 on ADC .......
Running optimization stage 2 on gw_int_apb2_decoder_8s .......
Running optimization stage 2 on gw_cmsdk_apb2_slave_mux_Z1 .......
Running optimization stage 2 on GW_SRAM .......
Running optimization stage 2 on SP .......
Running optimization stage 2 on GW_FLASH .......
Running optimization stage 2 on gw_rom_flash_15s_32s .......
Running optimization stage 2 on FLASH128K .......
Running optimization stage 2 on DQCE .......
Running optimization stage 2 on GW_GPIO .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on MCU .......
Running optimization stage 2 on GW_CLKDIV .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on GSR .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 13:32:22 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 115R, Built Feb 12 2019 09:25:38</a>

@N: : <!@TM:1551987142> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu_top.v:4:24:4:25:@N:NF107:@XP_MSG">gowin_empu_top.v(4)</a><!@TM:1551987142> | Selected library: work cell: Gowin_EMPU view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu_top.v:4:24:4:25:@N:NF107:@XP_MSG">gowin_empu_top.v(4)</a><!@TM:1551987142> | Selected library: work cell: Gowin_EMPU view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 13:32:22 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 13:32:22 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1551987141>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 115R, Built Feb 12 2019 09:25:38</a>

@N: : <!@TM:1551987144> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu_top.v:4:24:4:25:@N:NF107:@XP_MSG">gowin_empu_top.v(4)</a><!@TM:1551987144> | Selected library: work cell: Gowin_EMPU view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu_top.v:4:24:4:25:@N:NF107:@XP_MSG">gowin_empu_top.v(4)</a><!@TM:1551987144> | Selected library: work cell: Gowin_EMPU view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 13:32:24 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1551987141>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1551987141>
# Thu Mar  7 13:32:24 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1290R, Built Feb 12 2019 10:21:02</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1551987146> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1551987146> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu_scck.rpt:@XP_FILE">gowin_empu_scck.rpt</a>
Printing clock  summary report in "C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1551987146> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1551987146> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1551987146> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 120MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1551987146> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1551987146> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1551987146> | UMR3 is only supported for HAPS-80. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 196MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                               Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                              222.4 MHz     4.496         system       system_clkgroup           64   
                                                                                                                      
0 -       GW_CLKDIV|clkout_inferred_clock     100.0 MHz     10.000        inferred     Autoconstr_clkgroup_0     401  
======================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                                                Clock Pin                                                                                 Non-clock Pin     Non-clock Pin                                                                              
Clock                               Load      Pin                                                   Seq Example                                                                               Seq Example       Comb Example                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              64        -                                                     Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_uart_tx.read_reg_byte[31:0].C     -                 -                                                                                          
                                                                                                                                                                                                                                                                                                           
GW_CLKDIV|clkout_inferred_clock     401       Gowin_EMPU_inst.sysclk.clkdiv_inst.CLKOUT(CLKDIV)     Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_uart_tx.reg_1[31:0].C             -                 Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.un1_CLK_I.I[0](inv)
===========================================================================================================================================================================================================================================================================================================


@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1551987146> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1551987146> | Writing default property annotation file C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 196MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar  7 13:32:26 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1551987141>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1551987141>
# Thu Mar  7 13:32:26 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1290R, Built Feb 12 2019 10:21:02</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1551987153> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1551987153> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1551987153> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1551987153> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1551987153> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 194MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1551987153> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 194MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 195MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 200MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 201MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 201MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 199MB peak: 201MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 201MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 202MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 201MB peak: 202MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 201MB peak: 202MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 213MB peak: 216MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.12ns		 602 /       384
   2		0h:00m:02s		    -3.12ns		 594 /       384
   3		0h:00m:02s		    -3.12ns		 594 /       384
   4		0h:00m:02s		    -3.12ns		 594 /       384
   5		0h:00m:02s		    -3.12ns		 594 /       384
   6		0h:00m:02s		    -3.12ns		 596 /       384
Timing driven replication report
Added 13 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   7		0h:00m:03s		    -2.86ns		 610 /       397
   8		0h:00m:03s		    -2.86ns		 609 /       397
   9		0h:00m:03s		    -2.86ns		 610 /       397
  10		0h:00m:03s		    -2.67ns		 610 /       397
  11		0h:00m:03s		    -3.12ns		 609 /       397
  12		0h:00m:03s		    -3.12ns		 610 /       397
  13		0h:00m:03s		    -3.12ns		 611 /       397
  14		0h:00m:03s		    -3.12ns		 609 /       397
Timing driven replication report
Added 4 Registers via timing driven replication
Added 1 LUTs via timing driven replication


  15		0h:00m:03s		    -2.86ns		 612 /       401
  16		0h:00m:04s		    -3.12ns		 613 /       401
  17		0h:00m:04s		    -2.86ns		 614 /       401
  18		0h:00m:04s		    -2.61ns		 614 /       401
  19		0h:00m:04s		    -3.12ns		 614 /       401
  20		0h:00m:04s		    -2.86ns		 613 /       401
  21		0h:00m:04s		    -2.86ns		 613 /       401
  22		0h:00m:04s		    -2.86ns		 613 /       401

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 216MB peak: 217MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1551987153> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 216MB peak: 217MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 469 clock pin(s) of sequential element(s)
0 instances converted, 469 sequential instances remain driven by gated/generated clocks

=================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                                                                       Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Gowin_EMPU_inst.sysclk.clkdiv_inst@|E:Gowin_EMPU_inst.u_flash_wrap.rom_haddr_test[6]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Gowin_EMPU_inst.sysclk.clkdiv_inst     CLKDIV                 405        Gowin_EMPU_inst.u_flash_wrap.rom_haddr_test[6]                                        Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:Gowin_EMPU_inst.u_mcu_top@|E:Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_uart_tx.read_reg_byte[27]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Gowin_EMPU_inst.u_mcu_top              MCU                    64         Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_uart_tx.read_reg_byte[27]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 217MB)

Writing Analyst data base C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\synwork\gowin_empu_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 214MB peak: 217MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 215MB peak: 217MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1551987153> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1551987153> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 213MB peak: 217MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 214MB peak: 217MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu.v:396:6:396:15:@W:MT246:@XP_MSG">gowin_empu.v(396)</a><!@TM:1551987153> | Blackbox MCU is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu.v:2157:4:2157:16:@W:MT246:@XP_MSG">gowin_empu.v(2157)</a><!@TM:1551987153> | Blackbox ADC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu.v:746:5:746:11:@W:MT246:@XP_MSG">gowin_empu.v(746)</a><!@TM:1551987153> | Blackbox DQCE is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu.v:826:10:826:13:@W:MT246:@XP_MSG">gowin_empu.v(826)</a><!@TM:1551987153> | Blackbox FLASH128K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\gowin\gowin_yunyuan_v1.9.0beta\ide\ipcore\gowin_empu\data\gowin_empu.v:1025:7:1025:18:@W:MT246:@XP_MSG">gowin_empu.v(1025)</a><!@TM:1551987153> | Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1551987153> | Found inferred clock GW_CLKDIV|clkout_inferred_clock with period 10.25ns. Please declare a user-defined clock on net Gowin_EMPU_inst.sysclk.fclk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Mar  7 13:32:33 2019
#


Top view:               Gowin_EMPU
Requested Frequency:    97.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1551987153> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1551987153> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.658

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
GW_CLKDIV|clkout_inferred_clock     97.5 MHz      64.2 MHz      10.255        15.570        -2.658     inferred     Autoconstr_clkgroup_0
System                              130.4 MHz     110.8 MHz     7.670         9.024         -1.354     system       system_clkgroup      
=========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                           System                           |  7.670       -1.354  |  No paths    -      |  No paths    -       |  No paths    -     
System                           GW_CLKDIV|clkout_inferred_clock  |  10.255      1.572   |  No paths    -      |  No paths    -       |  10.255      8.734 
GW_CLKDIV|clkout_inferred_clock  System                           |  10.255      3.571   |  No paths    -      |  No paths    -       |  No paths    -     
GW_CLKDIV|clkout_inferred_clock  GW_CLKDIV|clkout_inferred_clock  |  10.255      -1.810  |  No paths    -      |  5.127       -2.658  |  5.127       -1.179
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: GW_CLKDIV|clkout_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                                      Starting                                                                  Arrival           
Instance                                                                                              Reference                           Type     Pin     Net                  Time        Slack 
                                                                                                      Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]     GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt_fast[0]     0.367       -2.658
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.c_status_0_rep1      GW_CLKDIV|clkout_inferred_clock     DFFC     Q       c_status_0_rep1      0.367       -2.591
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt[4]          GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt[4]          0.367       -2.462
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt[0]          GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt[0]          0.367       -2.394
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[1]     GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt_fast[1]     0.367       -2.381
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt[3]          GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt[3]          0.367       -2.352
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.c_status_fast[2]     GW_CLKDIV|clkout_inferred_clock     DFFC     Q       c_status_fast[2]     0.367       -2.270
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.clock_cnt[1]         GW_CLKDIV|clkout_inferred_clock     DFFC     Q       clock_cnt[1]         0.367       -2.250
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.c_status_fast[0]     GW_CLKDIV|clkout_inferred_clock     DFFC     Q       c_status_fast[0]     0.367       -2.203
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt[5]          GW_CLKDIV|clkout_inferred_clock     DFFC     Q       data_cnt[5]          0.367       -2.185
==================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                                      Starting                                                                         Required           
Instance                                                                                              Reference                           Type       Pin     Net                       Time         Slack 
                                                                                                      Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     D       n_status_7[2]             4.994        -2.658
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[0]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     D       n_status_7[0]             4.994        -2.270
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i2c_m_sda_1                        GW_CLKDIV|clkout_inferred_clock     DFFPE      D       N_234                     10.122       -1.810
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[1]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     D       n_status_7[1]             4.994        -1.477
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.reg_trdy             GW_CLKDIV|clkout_inferred_clock     DFFPE      CE      un1_reg_trdy9             4.994        -1.179
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[0]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     CE      n_status_1_sqmuxa_1_i     4.994        -0.695
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[1]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     CE      n_status_1_sqmuxa_1_i     4.994        -0.695
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]          GW_CLKDIV|clkout_inferred_clock     DFFNCE     CE      n_status_1_sqmuxa_1_i     4.994        -0.695
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt[2]          GW_CLKDIV|clkout_inferred_clock     DFFC       D       data_cnt_3[2]             10.122       -0.494
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[2]     GW_CLKDIV|clkout_inferred_clock     DFFC       D       data_cnt_3_fast[2]        10.122       -0.494
==========================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu.srr:srsfC:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu.srs:fp:36792:41424:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.127
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.994

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.658

    Number of logic level(s):                7
    Starting point:                          Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0] / Q
    Ending point:                            Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2] / D
    The start point is clocked by            GW_CLKDIV|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            GW_CLKDIV|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]                               DFFC          Q        Out     0.367     0.367       -         
data_cnt_fast[0]                                                                                                                Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          I1       In      -         1.388       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          F        Out     1.099     2.487       -         
g0_2_N_2L1                                                                                                                      Net           -        -       1.021     -           5         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0     LUT4          I2       In      -         3.508       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0     LUT4          F        Out     0.822     4.330       -         
m17_N_6L10_mb_mb_N_3L3_0_0                                                                                                      Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     I0       In      -         4.330       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     O        Out     0.150     4.480       -         
m17_N_6L10_mb_mb_N_3L3_0                                                                                                        Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     I0       In      -         4.480       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     O        Out     0.177     4.657       -         
m17_N_6L10_mb_mb_N_3L3                                                                                                          Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          I3       In      -         5.678       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          F        Out     0.626     6.304       -         
m17_0_0                                                                                                                         Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     I0       In      -         6.304       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     O        Out     0.150     6.454       -         
m17_0                                                                                                                           Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     I0       In      -         6.454       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     O        Out     0.177     6.631       -         
n_status_7[2]                                                                                                                   Net           -        -       1.021     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]                                    DFFNCE        D        In      -         7.652       -         
===============================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.785 is 3.701(47.5%) logic and 4.084(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.127
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.994

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.658

    Number of logic level(s):                7
    Starting point:                          Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0] / Q
    Ending point:                            Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2] / D
    The start point is clocked by            GW_CLKDIV|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            GW_CLKDIV|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]                               DFFC          Q        Out     0.367     0.367       -         
data_cnt_fast[0]                                                                                                                Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          I1       In      -         1.388       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          F        Out     1.099     2.487       -         
g0_2_N_2L1                                                                                                                      Net           -        -       1.021     -           5         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_1     LUT4          I2       In      -         3.508       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_1     LUT4          F        Out     0.822     4.330       -         
m17_N_6L10_mb_mb_N_3L3_0_1                                                                                                      Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     I1       In      -         4.330       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     O        Out     0.150     4.480       -         
m17_N_6L10_mb_mb_N_3L3_0                                                                                                        Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     I0       In      -         4.480       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     O        Out     0.177     4.657       -         
m17_N_6L10_mb_mb_N_3L3                                                                                                          Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          I3       In      -         5.678       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          F        Out     0.626     6.304       -         
m17_0_0                                                                                                                         Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     I0       In      -         6.304       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     O        Out     0.150     6.454       -         
m17_0                                                                                                                           Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     I0       In      -         6.454       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     O        Out     0.177     6.631       -         
n_status_7[2]                                                                                                                   Net           -        -       1.021     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]                                    DFFNCE        D        In      -         7.652       -         
===============================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.785 is 3.701(47.5%) logic and 4.084(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.127
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.994

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.658

    Number of logic level(s):                7
    Starting point:                          Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0] / Q
    Ending point:                            Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2] / D
    The start point is clocked by            GW_CLKDIV|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            GW_CLKDIV|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]                               DFFC          Q        Out     0.367     0.367       -         
data_cnt_fast[0]                                                                                                                Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          I1       In      -         1.388       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          F        Out     1.099     2.487       -         
g0_2_N_2L1                                                                                                                      Net           -        -       1.021     -           5         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_1     LUT4          I2       In      -         3.508       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_1     LUT4          F        Out     0.822     4.330       -         
m17_N_6L10_mb_mb_N_3L3_1_1                                                                                                      Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1       MUX2_LUT5     I1       In      -         4.330       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1       MUX2_LUT5     O        Out     0.150     4.480       -         
m17_N_6L10_mb_mb_N_3L3_1                                                                                                        Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     I1       In      -         4.480       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     O        Out     0.177     4.657       -         
m17_N_6L10_mb_mb_N_3L3                                                                                                          Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          I3       In      -         5.678       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          F        Out     0.626     6.304       -         
m17_0_0                                                                                                                         Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     I0       In      -         6.304       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     O        Out     0.150     6.454       -         
m17_0                                                                                                                           Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     I0       In      -         6.454       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     O        Out     0.177     6.631       -         
n_status_7[2]                                                                                                                   Net           -        -       1.021     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]                                    DFFNCE        D        In      -         7.652       -         
===============================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.785 is 3.701(47.5%) logic and 4.084(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.127
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.994

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.658

    Number of logic level(s):                7
    Starting point:                          Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0] / Q
    Ending point:                            Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2] / D
    The start point is clocked by            GW_CLKDIV|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            GW_CLKDIV|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]                               DFFC          Q        Out     0.367     0.367       -         
data_cnt_fast[0]                                                                                                                Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          I1       In      -         1.388       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          F        Out     1.099     2.487       -         
g0_2_N_2L1                                                                                                                      Net           -        -       1.021     -           5         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_0     LUT4          I2       In      -         3.508       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_0     LUT4          F        Out     0.822     4.330       -         
m17_N_6L10_mb_mb_N_3L3_1_0                                                                                                      Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1       MUX2_LUT5     I0       In      -         4.330       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1       MUX2_LUT5     O        Out     0.150     4.480       -         
m17_N_6L10_mb_mb_N_3L3_1                                                                                                        Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     I1       In      -         4.480       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     O        Out     0.177     4.657       -         
m17_N_6L10_mb_mb_N_3L3                                                                                                          Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          I3       In      -         5.678       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_0                        LUT4          F        Out     0.626     6.304       -         
m17_0_0                                                                                                                         Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     I0       In      -         6.304       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     O        Out     0.150     6.454       -         
m17_0                                                                                                                           Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     I0       In      -         6.454       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     O        Out     0.177     6.631       -         
n_status_7[2]                                                                                                                   Net           -        -       1.021     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]                                    DFFNCE        D        In      -         7.652       -         
===============================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.785 is 3.701(47.5%) logic and 4.084(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.127
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.994

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.658

    Number of logic level(s):                7
    Starting point:                          Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0] / Q
    Ending point:                            Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2] / D
    The start point is clocked by            GW_CLKDIV|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            GW_CLKDIV|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.data_cnt_fast[0]                               DFFC          Q        Out     0.367     0.367       -         
data_cnt_fast[0]                                                                                                                Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          I1       In      -         1.388       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.g0_2_N_2L1                     LUT4          F        Out     1.099     2.487       -         
g0_2_N_2L1                                                                                                                      Net           -        -       1.021     -           5         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0     LUT4          I2       In      -         3.508       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0     LUT4          F        Out     0.822     4.330       -         
m17_N_6L10_mb_mb_N_3L3_0_0                                                                                                      Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     I0       In      -         4.330       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0       MUX2_LUT5     O        Out     0.150     4.480       -         
m17_N_6L10_mb_mb_N_3L3_0                                                                                                        Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     I0       In      -         4.480       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3         MUX2_LUT6     O        Out     0.177     4.657       -         
m17_N_6L10_mb_mb_N_3L3                                                                                                          Net           -        -       1.021     -           4         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_1                        LUT4          I3       In      -         5.678       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0_1                        LUT4          F        Out     0.626     6.304       -         
m17_0_1                                                                                                                         Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     I1       In      -         6.304       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17_0                          MUX2_LUT5     O        Out     0.150     6.454       -         
m17_0                                                                                                                           Net           -        -       0.000     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     I0       In      -         6.454       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status_7_2_0_.m17                            MUX2_LUT6     O        Out     0.177     6.631       -         
n_status_7[2]                                                                                                                   Net           -        -       1.021     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.genblk1\.n_status[2]                                    DFFNCE        D        In      -         7.652       -         
===============================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.785 is 3.701(47.5%) logic and 4.084(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                  Arrival           
Instance                      Reference     Type     Pin                      Net                       Time        Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[11]     apbtargexp2_paddr[11]     0.000       -1.354
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[10]     apbtargexp2_paddr[10]     0.000       -1.286
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PSEL          apbtargexp2_psel          0.000       -1.077
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PWRITE        apbtargexp2_pwrite        0.000       -0.881
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[9]      apbtargexp2_paddr[9]      0.000       0.367 
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[8]      apbtargexp2_paddr[8]      0.000       0.434 
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PENABLE       apbtargexp2_penable       0.000       0.766 
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[6]      apbtargexp2_paddr[6]      0.000       1.572 
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[5]      apbtargexp2_paddr[5]      0.000       2.005 
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PADDR[7]      apbtargexp2_paddr[7]      0.000       2.215 
==========================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                    Required           
Instance                      Reference     Type     Pin                       Net                        Time         Slack 
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[4]      apbtargexp2_prdata[4]      7.670        -1.354
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[7]      apbtargexp2_prdata[7]      7.670        -1.354
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[2]      apbtargexp2_prdata[2]      7.670        -1.286
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[3]      apbtargexp2_prdata[3]      7.670        -1.286
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[0]      apbtargexp2_prdata[0]      7.670        -1.219
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[10]     apbtargexp2_prdata[10]     7.670        -1.219
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[8]      apbtargexp2_prdata[8]      7.670        -0.841
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[14]     apbtargexp2_prdata[14]     7.670        -0.841
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[15]     apbtargexp2_prdata[15]     7.670        -0.841
Gowin_EMPU_inst.u_mcu_top     System        MCU      APBTARGEXP2PRDATA[9]      apbtargexp2_prdata[9]      7.670        -0.760
=============================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu.srr:srsfC:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\rev_1\gowin_empu.srs:fp:73702:76267:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.670
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.670

    - Propagation time:                      9.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.354

    Number of logic level(s):                4
    Starting point:                          Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PADDR[11]
    Ending point:                            Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PRDATA[7]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin                      Pin               Arrival     No. of    
Name                                                                                           Type     Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PADDR[11]     Out     0.000     0.000       -         
apbtargexp2_paddr[11]                                                                          Net      -                        -       1.021     -           6         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     I1                       In      -         1.021       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     F                        Out     1.099     2.120       -         
N_592                                                                                          Net      -                        -       1.082     -           19        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     I0                       In      -         3.202       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     F                        Out     1.032     4.234       -         
N_600                                                                                          Net      -                        -       1.082     -           13        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6       LUT4     I1                       In      -         5.316       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6       LUT4     F                        Out     1.099     6.415       -         
PRDATA_0_0_1[7]                                                                                Net      -                        -       0.766     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[7]          LUT4     I2                       In      -         7.181       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[7]          LUT4     F                        Out     0.822     8.003       -         
apbtargexp2_prdata[7]                                                                          Net      -                        -       1.021     -           1         
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PRDATA[7]     In      -         9.024       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 9.024 is 4.052(44.9%) logic and 4.972(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.670
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.670

    - Propagation time:                      9.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.354

    Number of logic level(s):                4
    Starting point:                          Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PADDR[11]
    Ending point:                            Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PRDATA[4]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin                      Pin               Arrival     No. of    
Name                                                                                           Type     Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PADDR[11]     Out     0.000     0.000       -         
apbtargexp2_paddr[11]                                                                          Net      -                        -       1.021     -           6         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     I1                       In      -         1.021       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     F                        Out     1.099     2.120       -         
N_592                                                                                          Net      -                        -       1.082     -           19        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     I0                       In      -         3.202       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     F                        Out     1.032     4.234       -         
N_600                                                                                          Net      -                        -       1.082     -           13        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6_0     LUT4     I1                       In      -         5.316       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6_0     LUT4     F                        Out     1.099     6.415       -         
PRDATA_0_0_1[4]                                                                                Net      -                        -       0.766     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[4]          LUT4     I2                       In      -         7.181       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[4]          LUT4     F                        Out     0.822     8.003       -         
apbtargexp2_prdata[4]                                                                          Net      -                        -       1.021     -           1         
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PRDATA[4]     In      -         9.024       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 9.024 is 4.052(44.9%) logic and 4.972(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.670
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.670

    - Propagation time:                      8.957
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.287

    Number of logic level(s):                4
    Starting point:                          Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PADDR[10]
    Ending point:                            Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PRDATA[7]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin                      Pin               Arrival     No. of    
Name                                                                                           Type     Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PADDR[10]     Out     0.000     0.000       -         
apbtargexp2_paddr[10]                                                                          Net      -                        -       1.021     -           6         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     I0                       In      -         1.021       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     F                        Out     1.032     2.053       -         
N_592                                                                                          Net      -                        -       1.082     -           19        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     I0                       In      -         3.135       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     F                        Out     1.032     4.167       -         
N_600                                                                                          Net      -                        -       1.082     -           13        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6       LUT4     I1                       In      -         5.249       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L6       LUT4     F                        Out     1.099     6.348       -         
PRDATA_0_0_1[7]                                                                                Net      -                        -       0.766     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[7]          LUT4     I2                       In      -         7.114       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[7]          LUT4     F                        Out     0.822     7.936       -         
apbtargexp2_prdata[7]                                                                          Net      -                        -       1.021     -           1         
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PRDATA[7]     In      -         8.957       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.957 is 3.985(44.5%) logic and 4.972(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.670
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.670

    - Propagation time:                      8.957
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.287

    Number of logic level(s):                4
    Starting point:                          Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PADDR[11]
    Ending point:                            Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PRDATA[3]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin                      Pin               Arrival     No. of    
Name                                                                                           Type     Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PADDR[11]     Out     0.000     0.000       -         
apbtargexp2_paddr[11]                                                                          Net      -                        -       1.021     -           6         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     I1                       In      -         1.021       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     F                        Out     1.099     2.120       -         
N_592                                                                                          Net      -                        -       1.082     -           19        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     I0                       In      -         3.202       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     F                        Out     1.032     4.234       -         
N_600                                                                                          Net      -                        -       1.082     -           13        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L5_0     LUT4     I0                       In      -         5.316       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L5_0     LUT4     F                        Out     1.032     6.348       -         
PRDATA_0_0_1[3]                                                                                Net      -                        -       0.766     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[3]          LUT4     I2                       In      -         7.114       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[3]          LUT4     F                        Out     0.822     7.936       -         
apbtargexp2_prdata[3]                                                                          Net      -                        -       1.021     -           1         
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PRDATA[3]     In      -         8.957       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.957 is 3.985(44.5%) logic and 4.972(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.670
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.670

    - Propagation time:                      8.957
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.287

    Number of logic level(s):                4
    Starting point:                          Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PADDR[11]
    Ending point:                            Gowin_EMPU_inst.u_mcu_top / APBTARGEXP2PRDATA[2]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin                      Pin               Arrival     No. of    
Name                                                                                           Type     Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PADDR[11]     Out     0.000     0.000       -         
apbtargexp2_paddr[11]                                                                          Net      -                        -       1.021     -           6         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     I1                       In      -         1.021       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.N_22_i_0_a2_0               LUT4     F                        Out     1.099     2.120       -         
N_592                                                                                          Net      -                        -       1.082     -           19        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     I0                       In      -         3.202       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_a2_3[7]     LUT4     F                        Out     1.032     4.234       -         
N_600                                                                                          Net      -                        -       1.082     -           13        
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L5_2     LUT4     I0                       In      -         5.316       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0_N_4L5_2     LUT4     F                        Out     1.032     6.348       -         
PRDATA_0_0_1[2]                                                                                Net      -                        -       0.766     -           1         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[2]          LUT4     I2                       In      -         7.114       -         
Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_slave_mux.PRDATA_0_0[2]          LUT4     F                        Out     0.822     7.936       -         
apbtargexp2_prdata[2]                                                                          Net      -                        -       1.021     -           1         
Gowin_EMPU_inst.u_mcu_top                                                                      MCU      APBTARGEXP2PRDATA[2]     In      -         8.957       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.957 is 3.985(44.5%) logic and 4.972(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 214MB peak: 217MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 214MB peak: 217MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for Gowin_EMPU </a>

Mapping to part: gw1ns_2clqfp144-6
Cell usage:
ADC             1 use
ALU             139 uses
CLKDIV          1 use
DFFC            128 uses
DFFCE           266 uses
DFFNCE          3 uses
DFFP            2 uses
DFFPE           2 uses
DLNCE           1 use
DLNE            64 uses
DQCE            1 use
FLASH128K       1 use
GSR             2 uses
INV             21 uses
MCU             1 use
MUX2_LUT5       8 uses
MUX2_LUT6       4 uses
SP              4 uses
LUT2            75 uses
LUT3            186 uses
LUT4            240 uses

I/O ports: 22
I/O primitives: 22
IBUF           3 uses
IOBUF          16 uses
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   401 of 1296 (30%)

RAM/ROM usage summary
Block Rams : 4 of 4 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 501 (28%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 46MB peak: 217MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Thu Mar  7 13:32:33 2019

###########################################################]

</pre></samp></body></html>
