============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:56:27 am
  Module:                 UART_TX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock CLK)             launch                                     0 R 
U0_parity_calc
  DATA_V_reg[0]/CK                                 100    +0       0 R 
  DATA_V_reg[0]/Q       SDFFRHQX1HVT       2  0.5   35  +414     414 R 
  g233__1881/A                                            +0     414   
  g233__1881/Y          XNOR2X1HVT         1  0.2   36  +233     648 F 
  g228__7098/A                                            +0     648   
  g228__7098/Y          XNOR2X1HVT         1  0.2   33  +298     946 R 
  g222__8246/A                                            +0     946   
  g222__8246/Y          XNOR2X1HVT         1  0.3   40  +235    1180 F 
  g221__5122/B                                            +0    1180   
  g221__5122/Y          XNOR2X1HVT         1  0.3   36  +254    1435 R 
  parity_reg/SI    <<<  SDFFRHQX1HVT                      +0    1435   
  parity_reg/CK         setup                      100  +313    1748 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)             capture                                 2500 R 
                        uncertainty                      -10    2490 R 
-----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     742ps 
Start-point  : U0_parity_calc/DATA_V_reg[0]/CK
End-point    : U0_parity_calc/parity_reg/SI

