#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 18 02:36:25 2018
# Process ID: 2289
# Current directory: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/scripts
# Command line: vivado -mode batch -nojournal -log 18_12_18-023624.vivado.log -source create_dcp_from_cl.tcl -tclargs 18_12_18-023624 DEFAULT 1.4.4 0x04261818 0xF000 0x1D0F 0x1D51 0xFEDD A0 B0 C0 2 1
# Log file: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/scripts/18_12_18-023624.vivado.log
# Journal file: 
#-----------------------------------------------------------
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_fifo
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.4
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF000
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       1
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 18_12_18-023624
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (02:36:33) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
AWS FPGA: (02:36:33) EMAIL address for completion notification set to zeqiqin@umass.edu.
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_id_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_fifo_defines.vh                    $TARGET_DIR
## file copy -force $CL_DIR/design/cl_fifo.sv                            $TARGET_DIR 
## file copy -force $CL_DIR/design/user_cl_top_adder.v                   $TARGET_DIR 
## file copy -force $CL_DIR/design/write_to_fifo.v                       $TARGET_DIR 
## file copy -force $CL_DIR/design/fifo_shanquan.v                       $TARGET_DIR  
## file copy -force $CL_DIR/design/adder.v              	              $TARGET_DIR  
## file copy -force $CL_DIR/../common/design/cl_common_defines.vh        $TARGET_DIR 
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2018.2
## puts "vivado_version $vivado_version"
vivado_version 2018.2
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
Attempting to get a license: EncryptedWriter_V1
Feature available: EncryptedWriter_V1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (02:36:34) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# }
AWS FPGA: (02:36:34) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (02:36:34) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2.op2258646/data/ip'.
read_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1690.078 ; gain = 395.691 ; free physical = 28512 ; free virtual = 65251
AWS FPGA: Reading AWS constraints
AWS FPGA: (02:36:49) Start design synthesis.

Running synth_design for cl_fifo /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/scripts [Tue Dec 18 02:36:53 2018]
Command: synth_design -top cl_fifo -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1754.109 ; gain = 0.000 ; free physical = 28234 ; free virtual = 65074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22878]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (6#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22878]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22677]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (7#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22677]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (9#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (13#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (14#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (26#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (27#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (37#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (39#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (41#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (46#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (64#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'cl_debug_bridge' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_a493' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_lut_buffer_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (65#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_lut_buffer_0' (67#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_xsdbm_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (67#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_xsdbm_0' (70#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493' (71#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cl_debug_bridge' (72#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (79#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'ila_vio_counter' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
INFO: [Synth 8-6155] done synthesizing module 'ila_vio_counter' (80#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 00:03:11 . Memory (MB): peak = 1870.141 ; gain = 116.031 ; free physical = 28130 ; free virtual = 64974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:03:12 . Memory (MB): peak = 1870.141 ; gain = 116.031 ; free physical = 28170 ; free virtual = 65014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:22 ; elapsed = 00:03:12 . Memory (MB): peak = 1870.141 ; gain = 116.031 ; free physical = 28170 ; free virtual = 65014
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 612 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2866.980 ; gain = 0.004 ; free physical = 26764 ; free virtual = 63733
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:15 ; elapsed = 00:05:28 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26968 ; free virtual = 63938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:15 ; elapsed = 00:05:28 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26968 ; free virtual = 63938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CL_ILA_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIL_OCL_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_1/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:16 ; elapsed = 00:05:29 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26968 ; free virtual = 63938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'user_cl_top_adder'
INFO: [Synth 8-5546] ROM "data_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'write_to_fifo'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                         00000000
         INPUTS_TO_ADDER |                             0010 |                         00000001
                    WAIT |                             0100 |                         00000010
      OUTPUTS_FROM_ADDER |                             1000 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'user_cl_top_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                         00000001
                    WAIT |                               01 |                         00000000
               READ_FIFO |                               10 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'write_to_fifo'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsmDD1F0200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsmF0956B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm11BD40000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2E4B3A700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm266D9D300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsmE3FB2E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1AE7F5500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1BA756000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1AE830800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2803C6800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsmE8660500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2803B1300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1C66A4D00'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:20 ; elapsed = 00:05:34 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26951 ; free virtual = 63923
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 25    
	   3 Input      2 Bit       Adders := 12    
	   3 Input      1 Bit       Adders := 24    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 71    
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	             1024 Bit    Registers := 6     
	              144 Bit    Registers := 2     
	              132 Bit    Registers := 26    
	              128 Bit    Registers := 4     
	               80 Bit    Registers := 1     
	               70 Bit    Registers := 13    
	               64 Bit    Registers := 11    
	               42 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 12    
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 5     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 329   
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 537   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	               84 Bit         RAMs := 3     
	               64 Bit         RAMs := 3     
	               54 Bit         RAMs := 3     
	               18 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 62    
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 29    
	   3 Input     15 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 102   
	   5 Input      4 Bit        Muxes := 29    
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 29    
	  10 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 273   
	   4 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 35    
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module lib_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               84 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flop_ccf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module flop_ccf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               54 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flop_ccf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               18 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_ddr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO_Shanquan 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module user_cl_top_adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module write_to_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 6     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module xsdbm_v3_0_0_xsdbm_id 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module vio_v3_0_17_probe_in_one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vio_v3_0_17_probe_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vio_v3_0_17_probe_out_one 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module vio_v3_0_17_probe_out_all 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module vio_v3_0_17_probe_width__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module vio_v3_0_17_vio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
Module ila_v6_2_5_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 4     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\user_cl_top_adder_inst/data_dout_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_to_fifo_inst/\rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:05:54 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26903 ; free virtual = 63898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+---------------------------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+---------------------------------------+-----------+----------------------+----------------+
|write_to_fifo_inst | fifo_cl_to_fifotest_inst/regarray_reg | Implied   | 16 x 8               | RAM32M16 x 1   | 
|write_to_fifo_inst | fifo_fifotest_to_cl_inst/regarray_reg | Implied   | 16 x 32              | RAM32M16 x 3   | 
+-------------------+---------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:58 ; elapsed = 00:06:26 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26716 ; free virtual = 63736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:06:27 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26707 ; free virtual = 63727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+---------------------------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+---------------------------------------+-----------+----------------------+----------------+
|write_to_fifo_inst | fifo_cl_to_fifotest_inst/regarray_reg | Implied   | 16 x 8               | RAM32M16 x 1   | 
|write_to_fifo_inst | fifo_fifotest_to_cl_inst/regarray_reg | Implied   | 16 x 32              | RAM32M16 x 3   | 
+-------------------+---------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:02 ; elapsed = 00:06:31 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26705 ; free virtual = 63725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:03 ; elapsed = 00:06:32 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26705 ; free virtual = 63725
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:03 ; elapsed = 00:06:32 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26705 ; free virtual = 63725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:04 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26705 ; free virtual = 63725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:04 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26705 ; free virtual = 63725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:05 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26704 ; free virtual = 63724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26704 ; free virtual = 63724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][131]                                        | 9      | 334   | NO           | NO                 | YES               | 334    | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   111|
|2     |CARRY8   |     5|
|3     |CFGLUT5  |   339|
|4     |LUT1     |   164|
|5     |LUT2     |   210|
|6     |LUT3     |   380|
|7     |LUT4     |   550|
|8     |LUT5     |   404|
|9     |LUT6     |  1575|
|10    |MUXF7    |    84|
|11    |RAM32M16 |     4|
|12    |RAMB36E2 |    10|
|13    |SRL16E   |   346|
|14    |SRLC16E  |     6|
|15    |SRLC32E  |    51|
|16    |FDCE     |    28|
|17    |FDPE     |     2|
|18    |FDRE     |  7869|
|19    |FDSE     |    95|
|20    |IBUFDS   |     3|
|21    |IOBUFDS  |    54|
|22    |IOBUFE3  |   216|
|23    |OBUF     |    84|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                  |Module                                                         |Cells |
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                       |                                                               | 12590|
|2     |  AXIL_OCL_REG_SLC                                                        |axi_register_slice_light                                       |   178|
|3     |    inst                                                                  |axi_register_slice_v2_1_15_axi_register_slice                  |   178|
|4     |      \ar.ar_pipe                                                         |axi_register_slice_v2_1_15_axic_register_slice                 |    42|
|5     |      \aw.aw_pipe                                                         |axi_register_slice_v2_1_15_axic_register_slice_347             |    42|
|6     |      \b.b_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |     9|
|7     |      \r.r_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |    42|
|8     |      \w.w_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized0 |    43|
|9     |  write_to_fifo_inst                                                      |write_to_fifo                                                  |   293|
|10    |    fifo_cl_to_fifotest_inst                                              |FIFO_Shanquan                                                  |    40|
|11    |    fifo_fifotest_to_cl_inst                                              |FIFO_Shanquan_346                                              |   103|
|12    |    user_cl_top_adder_inst                                                |user_cl_top_adder                                              |    46|
|13    |      adder_inst                                                          |adder                                                          |    14|
|14    |  CL_ILA_0                                                                |ila_0__xdcDup__1                                               |  3566|
|15    |    inst                                                                  |ila_v6_2_5_ila__2                                              |  3566|
|16    |      ila_core_inst                                                       |ila_v6_2_5_ila_core_201                                        |  3031|
|17    |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory_202                                |     4|
|18    |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6_334                                         |     4|
|19    |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_335                                   |     4|
|20    |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top_336                                            |     4|
|21    |                \valid.cstr                                               |blk_mem_gen_generic_cstr_337                                   |     4|
|22    |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width_338                                     |     1|
|23    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper_345                                   |     1|
|24    |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0_339                     |     1|
|25    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0_344                   |     1|
|26    |                  \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1_340                     |     1|
|27    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1_343                   |     1|
|28    |                  \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2_341                     |     1|
|29    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2_342                   |     1|
|30    |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy_203                             |   288|
|31    |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_306                       |     5|
|32    |          U_NS0                                                           |ltlib_v1_0_0_cfglut7_307                                       |     6|
|33    |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_308                                       |     6|
|34    |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen_309                                 |   266|
|35    |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_310                                       |     3|
|36    |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter_311                          |    62|
|37    |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_326                                       |     1|
|38    |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_327                                       |     1|
|39    |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_328                                       |     5|
|40    |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_329                                 |    23|
|41    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_330                            |    23|
|42    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_331                     |    13|
|43    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_332               |     5|
|44    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_333               |     6|
|45    |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter_312                          |    70|
|46    |              U_WCE                                                       |ltlib_v1_0_0_cfglut4_313                                       |     1|
|47    |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_314                                       |     1|
|48    |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_315                                       |     1|
|49    |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay_316                                 |    22|
|50    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_322                            |    22|
|51    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_323                     |    12|
|52    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_324               |     5|
|53    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_325               |     5|
|54    |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_317                                 |    22|
|55    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_318                            |    22|
|56    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_319                     |    12|
|57    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_320               |     5|
|58    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_321               |     5|
|59    |        u_ila_regs                                                        |ila_v6_2_5_ila_register_204                                    |  1710|
|60    |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__3                                          |   303|
|61    |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54__3                           |    16|
|62    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_305                                      |    16|
|63    |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_257                                       |    79|
|64    |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_258                       |    77|
|65    |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_259                       |    75|
|66    |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_260                       |    92|
|67    |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_261                       |    75|
|68    |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_262                       |    91|
|69    |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_263                       |    75|
|70    |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36_264                          |    31|
|71    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_304                                       |    31|
|72    |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37_265                          |    18|
|73    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_303                                       |    18|
|74    |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38_266                          |    25|
|75    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_302                                       |    25|
|76    |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39_267                          |    27|
|77    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_301                                       |    27|
|78    |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40_268                          |    17|
|79    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_300                                       |    17|
|80    |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41_269                          |    34|
|81    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_299                       |    34|
|82    |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21_270                          |    37|
|83    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_298                                       |    37|
|84    |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22_271                          |    25|
|85    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_297                       |    25|
|86    |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23_272                          |     8|
|87    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_296                                      |     8|
|88    |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42_273                          |    19|
|89    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_295                       |    19|
|90    |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43_274                          |    17|
|91    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_294                                       |    17|
|92    |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44_275                          |    17|
|93    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_293                       |    17|
|94    |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45_276                          |    50|
|95    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_292                                       |    50|
|96    |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46_277                          |    29|
|97    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_291                                       |    29|
|98    |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47_278                          |    17|
|99    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_290                                       |    17|
|100   |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49_279                          |     2|
|101   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_289                                      |     2|
|102   |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51_280                          |     4|
|103   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_288                                      |     4|
|104   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24_281                          |    21|
|105   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_287                                      |    21|
|106   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6_282                       |   101|
|107   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_283                                    |    25|
|108   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_286                                       |    25|
|109   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_284                    |    19|
|110   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_285                                      |    19|
|111   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl_205                                  |    46|
|112   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_251                         |     5|
|113   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_252                               |     7|
|114   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_253                               |     6|
|115   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_254                               |     7|
|116   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_255                               |     6|
|117   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_256                         |     6|
|118   |        u_trig                                                            |ila_v6_2_5_ila_trigger_206                                     |   405|
|119   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match_208                                         |    16|
|120   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_248                                    |    14|
|121   |              DUT                                                         |ltlib_v1_0_0_all_typeA_249                                     |     8|
|122   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_250                               |     6|
|123   |          U_TM                                                            |ila_v6_2_5_ila_trig_match_209                                  |   388|
|124   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_210                         |    11|
|125   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_245                    |    10|
|126   |                DUT                                                       |ltlib_v1_0_0_all_typeA_246                                     |     8|
|127   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_247                               |     6|
|128   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1_211                         |   172|
|129   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_235                    |   171|
|130   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_236                     |    43|
|131   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_237               |     5|
|132   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_238               |     5|
|133   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_239               |     5|
|134   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_240               |     5|
|135   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_241               |     5|
|136   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_242               |     5|
|137   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_243               |     5|
|138   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_244                               |     6|
|139   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_212                         |    11|
|140   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_232                    |    10|
|141   |                DUT                                                       |ltlib_v1_0_0_all_typeA_233                                     |     8|
|142   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_234                               |     6|
|143   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_213                         |    11|
|144   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_229                    |    10|
|145   |                DUT                                                       |ltlib_v1_0_0_all_typeA_230                                     |     8|
|146   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_231                               |     6|
|147   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_214                         |   172|
|148   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_219                    |   171|
|149   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_220                     |    43|
|150   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_221               |     5|
|151   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_222               |     5|
|152   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_223               |     5|
|153   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_224               |     5|
|154   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_225               |     5|
|155   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_226               |     5|
|156   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_227               |     5|
|157   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_228                               |     6|
|158   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_215                         |    11|
|159   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_216                    |    10|
|160   |                DUT                                                       |ltlib_v1_0_0_all_typeA_217                                     |     8|
|161   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_218                               |     6|
|162   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd_207                                 |   255|
|163   |  CL_ILA_1                                                                |ila_0                                                          |  3566|
|164   |    inst                                                                  |ila_v6_2_5_ila                                                 |  3566|
|165   |      ila_core_inst                                                       |ila_v6_2_5_ila_core                                            |  3031|
|166   |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory                                    |     4|
|167   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                             |     4|
|168   |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                                       |     4|
|169   |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                                |     4|
|170   |                \valid.cstr                                               |blk_mem_gen_generic_cstr                                       |     4|
|171   |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                                         |     1|
|172   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                                       |     1|
|173   |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0                         |     1|
|174   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0                       |     1|
|175   |                  \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1                         |     1|
|176   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1                       |     1|
|177   |                  \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2                         |     1|
|178   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2                       |     1|
|179   |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy_79                              |   288|
|180   |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_173                       |     5|
|181   |          U_NS0                                                           |ltlib_v1_0_0_cfglut7_174                                       |     6|
|182   |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_175                                       |     6|
|183   |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen_176                                 |   266|
|184   |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_177                                       |     3|
|185   |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter_178                          |    62|
|186   |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_193                                       |     1|
|187   |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_194                                       |     1|
|188   |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_195                                       |     5|
|189   |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_196                                 |    23|
|190   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_197                            |    23|
|191   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_198                     |    13|
|192   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_199               |     5|
|193   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_200               |     6|
|194   |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter_179                          |    70|
|195   |              U_WCE                                                       |ltlib_v1_0_0_cfglut4_180                                       |     1|
|196   |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_181                                       |     1|
|197   |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_182                                       |     1|
|198   |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay_183                                 |    22|
|199   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_189                            |    22|
|200   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_190                     |    12|
|201   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_191               |     5|
|202   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_192               |     5|
|203   |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_184                                 |    22|
|204   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_185                            |    22|
|205   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_186                     |    12|
|206   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_187               |     5|
|207   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_188               |     5|
|208   |        u_ila_regs                                                        |ila_v6_2_5_ila_register                                        |  1710|
|209   |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__2                                          |   303|
|210   |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54__2                           |    16|
|211   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_172                                      |    16|
|212   |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_124                                       |    79|
|213   |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_125                       |    77|
|214   |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_126                       |    75|
|215   |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_127                       |    92|
|216   |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_128                       |    75|
|217   |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_129                       |    91|
|218   |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_130                       |    75|
|219   |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36_131                          |    31|
|220   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_171                                       |    31|
|221   |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37_132                          |    18|
|222   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_170                                       |    18|
|223   |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38_133                          |    25|
|224   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_169                                       |    25|
|225   |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39_134                          |    27|
|226   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_168                                       |    27|
|227   |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40_135                          |    17|
|228   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_167                                       |    17|
|229   |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41_136                          |    34|
|230   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_166                       |    34|
|231   |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21_137                          |    37|
|232   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_165                                       |    37|
|233   |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22_138                          |    25|
|234   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_164                       |    25|
|235   |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23_139                          |     8|
|236   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_163                                      |     8|
|237   |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42_140                          |    19|
|238   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_162                       |    19|
|239   |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43_141                          |    17|
|240   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_161                                       |    17|
|241   |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44_142                          |    17|
|242   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_160                       |    17|
|243   |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45_143                          |    50|
|244   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_159                                       |    50|
|245   |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46_144                          |    29|
|246   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_158                                       |    29|
|247   |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47_145                          |    17|
|248   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_157                                       |    17|
|249   |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49_146                          |     2|
|250   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_156                                      |     2|
|251   |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51_147                          |     4|
|252   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_155                                      |     4|
|253   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24_148                          |    21|
|254   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_154                                      |    21|
|255   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6_149                       |   101|
|256   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_150                                    |    25|
|257   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_153                                       |    25|
|258   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_151                    |    19|
|259   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_152                                      |    19|
|260   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl_80                                   |    46|
|261   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_118                         |     5|
|262   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_119                               |     7|
|263   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_120                               |     6|
|264   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_121                               |     7|
|265   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_122                               |     6|
|266   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_123                         |     6|
|267   |        u_trig                                                            |ila_v6_2_5_ila_trigger                                         |   405|
|268   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                             |    16|
|269   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                        |    14|
|270   |              DUT                                                         |ltlib_v1_0_0_all_typeA_116                                     |     8|
|271   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_117                               |     6|
|272   |          U_TM                                                            |ila_v6_2_5_ila_trig_match                                      |   388|
|273   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_81                          |    11|
|274   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_113                    |    10|
|275   |                DUT                                                       |ltlib_v1_0_0_all_typeA_114                                     |     8|
|276   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_115                               |     6|
|277   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1                             |   172|
|278   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_103                    |   171|
|279   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_104                     |    43|
|280   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_105               |     5|
|281   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_106               |     5|
|282   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_107               |     5|
|283   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_108               |     5|
|284   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_109               |     5|
|285   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_110               |     5|
|286   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_111               |     5|
|287   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_112                               |     6|
|288   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_82                          |    11|
|289   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_100                    |    10|
|290   |                DUT                                                       |ltlib_v1_0_0_all_typeA_101                                     |     8|
|291   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_102                               |     6|
|292   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_83                          |    11|
|293   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_97                     |    10|
|294   |                DUT                                                       |ltlib_v1_0_0_all_typeA_98                                      |     8|
|295   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_99                                |     6|
|296   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_84                          |   172|
|297   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                        |   171|
|298   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                         |    43|
|299   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_89                |     5|
|300   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_90                |     5|
|301   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_91                |     5|
|302   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_92                |     5|
|303   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_93                |     5|
|304   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_94                |     5|
|305   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_95                |     5|
|306   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_96                                |     6|
|307   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_85                          |    11|
|308   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_86                     |    10|
|309   |                DUT                                                       |ltlib_v1_0_0_all_typeA_87                                      |     8|
|310   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_88                                |     6|
|311   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                     |   255|
|312   |  CL_DEBUG_BRIDGE                                                         |cl_debug_bridge                                                |    57|
|313   |    inst                                                                  |bd_a493                                                        |    57|
|314   |      lut_buffer                                                          |bd_a493_lut_buffer_0                                           |     1|
|315   |        inst                                                              |lut_buffer_v2_0_0_lut_buffer                                   |     1|
|316   |      xsdbm                                                               |bd_a493_xsdbm_0                                                |    56|
|317   |        inst                                                              |xsdbm_v3_0_0_xsdbm                                             |    56|
|318   |          \BSCANID.u_xsdbm_id                                             |xsdbm_v3_0_0_xsdbm_id                                          |    56|
|319   |  CL_VIO_0                                                                |vio_0                                                          |   775|
|320   |    inst                                                                  |vio_v3_0_17_vio                                                |   775|
|321   |      U_XSDB_SLAVE                                                        |xsdbs_v1_0_2_xsdbs__parameterized0                             |   248|
|322   |      DECODER_INST                                                        |vio_v3_0_17_decoder                                            |    96|
|323   |      PROBE_IN_INST                                                       |vio_v3_0_17_probe_in_one                                       |   245|
|324   |      PROBE_IN_WIDTH_INST                                                 |vio_v3_0_17_probe_width                                        |     8|
|325   |      PROBE_OUT_ALL_INST                                                  |vio_v3_0_17_probe_out_all                                      |   148|
|326   |        \G_PROBE_OUT[0].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one                                      |     3|
|327   |        \G_PROBE_OUT[1].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one_76                                   |     3|
|328   |        \G_PROBE_OUT[2].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized0                      |     3|
|329   |        \G_PROBE_OUT[3].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one_77                                   |     3|
|330   |        \G_PROBE_OUT[4].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized1                      |    16|
|331   |        \G_PROBE_OUT[5].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized2                      |    32|
|332   |        \G_PROBE_OUT[6].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized2_78                   |    32|
|333   |      PROBE_OUT_WIDTH_INST                                                |vio_v3_0_17_probe_width__parameterized0                        |    14|
|334   |  CL_VIO_ILA                                                              |ila_vio_counter                                                |  3417|
|335   |    inst                                                                  |ila_v6_2_5_ila__parameterized0                                 |  3417|
|336   |      ila_core_inst                                                       |ila_v6_2_5_ila_core__parameterized0                            |  3130|
|337   |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory__parameterized0                    |     2|
|338   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6__parameterized0                             |     2|
|339   |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0                       |     2|
|340   |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                                |     2|
|341   |                \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0                       |     2|
|342   |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized3                         |     1|
|343   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3                       |     1|
|344   |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized4                         |     1|
|345   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4                       |     1|
|346   |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy                                 |   288|
|347   |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|348   |          U_NS0                                                           |ltlib_v1_0_0_cfglut7                                           |     6|
|349   |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_61                                        |     6|
|350   |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen                                     |   266|
|351   |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                           |     3|
|352   |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter                              |    62|
|353   |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_68                                        |     1|
|354   |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_69                                        |     1|
|355   |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_70                                        |     5|
|356   |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_71                                  |    23|
|357   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_72                             |    23|
|358   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_73                      |    13|
|359   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_74                |     5|
|360   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_75                |     6|
|361   |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter                              |    70|
|362   |              U_WCE                                                       |ltlib_v1_0_0_cfglut4                                           |     1|
|363   |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                           |     1|
|364   |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_62                                        |     1|
|365   |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                     |    22|
|366   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_64                             |    22|
|367   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_65                      |    12|
|368   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_66                |     5|
|369   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_67                |     5|
|370   |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_63                                  |    22|
|371   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                                |    22|
|372   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1                         |    12|
|373   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|374   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|375   |        u_ila_regs                                                        |ila_v6_2_5_ila_register__parameterized0                        |  2150|
|376   |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                             |   303|
|377   |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54                              |    16|
|378   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_60                                       |    16|
|379   |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                           |    76|
|380   |          \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    93|
|381   |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                           |    75|
|382   |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    79|
|383   |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                           |    91|
|384   |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    75|
|385   |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    75|
|386   |          \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    75|
|387   |          \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    93|
|388   |          \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    74|
|389   |          \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized10                          |    90|
|390   |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    74|
|391   |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36                              |    24|
|392   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_59                                        |    24|
|393   |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37                              |    18|
|394   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_58                                        |    18|
|395   |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38                              |    29|
|396   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_57                                        |    29|
|397   |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39                              |    25|
|398   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_56                                        |    25|
|399   |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40                              |    17|
|400   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_55                                        |    17|
|401   |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41                              |    40|
|402   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_54                        |    40|
|403   |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21                              |    25|
|404   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_53                                        |    25|
|405   |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22                              |    41|
|406   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    41|
|407   |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23                              |    10|
|408   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_52                                       |    10|
|409   |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42                              |    19|
|410   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_51                        |    19|
|411   |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43                              |    17|
|412   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_50                                        |    17|
|413   |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44                              |    17|
|414   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    17|
|415   |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45                              |    50|
|416   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_49                                        |    50|
|417   |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46                              |    32|
|418   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_48                                        |    32|
|419   |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47                              |    17|
|420   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_47                                        |    17|
|421   |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49                              |     3|
|422   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_46                                       |     3|
|423   |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51                              |     6|
|424   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_45                                       |     6|
|425   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24                              |    12|
|426   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_44                                       |    12|
|427   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6                           |   104|
|428   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                                        |    32|
|429   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                           |    32|
|430   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0                        |    17|
|431   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                          |    17|
|432   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                                      |    46|
|433   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                             |     5|
|434   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|435   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_40                                |     6|
|436   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_41                                |     7|
|437   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_42                                |     6|
|438   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_43                          |     6|
|439   |        u_trig                                                            |ila_v6_2_5_ila_trigger__parameterized0                         |   281|
|440   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized2                             |    26|
|441   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized2                        |    24|
|442   |              DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2_37                      |    13|
|443   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_38                |     5|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_39                                |     6|
|445   |          U_TM                                                            |ila_v6_2_5_ila_trig_match__parameterized0                      |   254|
|446   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                             |    11|
|447   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_34                     |    10|
|448   |                DUT                                                       |ltlib_v1_0_0_all_typeA_35                                      |     8|
|449   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_36                                |     6|
|450   |            \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized4                             |    46|
|451   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_30                     |    45|
|452   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_31                      |    13|
|453   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_32                |     5|
|454   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_33                                |     6|
|455   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_0                           |    11|
|456   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_27                     |    10|
|457   |                DUT                                                       |ltlib_v1_0_0_all_typeA_28                                      |     8|
|458   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_29                                |     6|
|459   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized3                             |    25|
|460   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_24                     |    24|
|461   |                DUT                                                       |ltlib_v1_0_0_all_typeA_25                                      |     8|
|462   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_26                                |     6|
|463   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized4_1                           |    46|
|464   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_20                     |    45|
|465   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_21                      |    13|
|466   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_22                |     5|
|467   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_23                                |     6|
|468   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized0_2                           |    11|
|469   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_17                     |    10|
|470   |                DUT                                                       |ltlib_v1_0_0_all_typeA_18                                      |     8|
|471   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_19                                |     6|
|472   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_3                           |    11|
|473   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_14                     |    10|
|474   |                DUT                                                       |ltlib_v1_0_0_all_typeA_15                                      |     8|
|475   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_16                                |     6|
|476   |            \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized0_4                           |    11|
|477   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_11                     |    10|
|478   |                DUT                                                       |ltlib_v1_0_0_all_typeA_12                                      |     8|
|479   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_13                                |     6|
|480   |            \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0_5                           |    11|
|481   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                        |    10|
|482   |                DUT                                                       |ltlib_v1_0_0_all_typeA_9                                       |     8|
|483   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_10                                |     6|
|484   |            \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized3_6                           |    25|
|485   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3                        |    24|
|486   |                DUT                                                       |ltlib_v1_0_0_all_typeA                                         |     8|
|487   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_8                                 |     6|
|488   |            \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized4_7                           |    46|
|489   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4                        |    45|
|490   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2                         |    13|
|491   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     5|
|492   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                   |     6|
|493   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0                     |   164|
|494   |  SH_DDR                                                                  |sh_ddr                                                         |   357|
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:05 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26704 ; free virtual = 63724
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8839 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:14 ; elapsed = 00:04:20 . Memory (MB): peak = 2866.980 ; gain = 116.031 ; free physical = 26735 ; free virtual = 63755
Synthesis Optimization Complete : Time (s): cpu = 00:04:05 ; elapsed = 00:06:33 . Memory (MB): peak = 2866.980 ; gain = 1112.871 ; free physical = 26746 ; free virtual = 63766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 816 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3180.234 ; gain = 227.938 ; free physical = 26514 ; free virtual = 63534
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_synth_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 680 instances were transformed.
  (CARRY4) => CARRY8: 64 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
386 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:06:47 . Memory (MB): peak = 3180.238 ; gain = 1426.129 ; free physical = 26624 ; free virtual = 63644
AWS FPGA: (02:43:41) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3212.254 ; gain = 0.004 ; free physical = 26610 ; free virtual = 63634
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3212.258 ; gain = 32.020 ; free physical = 26607 ; free virtual = 63631
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (02:43:50) - Combining Shell and CL design checkpoints

AWS FPGA: (02:43:50) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
INFO: [Netlist 29-17] Analyzing 7843 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM2_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM1_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM3_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth/cl_fifo_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth/cl_fifo_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 4871.086 ; gain = 622.773 ; free physical = 24976 ; free virtual = 61978
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth/cl_fifo.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.CL.post_synth/cl_fifo.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 5440.145 ; gain = 0.000 ; free physical = 24541 ; free virtual = 61543
Restored from archive | CPU: 21.640000 secs | Memory: 354.123703 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5440.145 ; gain = 0.000 ; free physical = 24541 ; free virtual = 61542
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 5440.145 ; gain = 0.000 ; free physical = 24389 ; free virtual = 61391
Restored from archive | CPU: 0.160000 secs | Memory: 0.187492 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5440.145 ; gain = 0.000 ; free physical = 24389 ; free virtual = 61390
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_pnr_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2.op2258646/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2335 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 412 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 291 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1050 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:05:36 ; elapsed = 00:05:56 . Memory (MB): peak = 5440.145 ; gain = 2227.887 ; free physical = 24823 ; free virtual = 61826

AWS FPGA: (02:49:46) - PLATFORM.IMPL==2
AWS FPGA: (02:49:46) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (02:49:46) - Writing post-link_design checkpoint 18_12_18-023624.post_link.dcp
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 5472.164 ; gain = 0.008 ; free physical = 24141 ; free virtual = 61657
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:40 ; elapsed = 00:03:25 . Memory (MB): peak = 5472.164 ; gain = 32.020 ; free physical = 24614 ; free virtual = 61771

AWS FPGA: (02:53:11) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Tue Dec 18 02:53:11 2018]
	COMMAND: opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5504.176 ; gain = 32.012 ; free physical = 24617 ; free virtual = 61775

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2a14726cd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 5608.156 ; gain = 99.980 ; free physical = 24244 ; free virtual = 61402

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 5612.168 ; gain = 0.000 ; free physical = 24132 ; free virtual = 61363
Netlist sorting complete. Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.70 . Memory (MB): peak = 5612.168 ; gain = 0.000 ; free physical = 24132 ; free virtual = 61363
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2e7067050

Time (s): cpu = 00:03:33 ; elapsed = 00:06:21 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24123 ; free virtual = 61354

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 350 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 228c45d14

Time (s): cpu = 00:04:23 ; elapsed = 00:06:55 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24446 ; free virtual = 61677
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 27b4afcf9

Time (s): cpu = 00:04:33 ; elapsed = 00:07:04 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24445 ; free virtual = 61676
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 54 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2ebd4484c

Time (s): cpu = 00:04:56 ; elapsed = 00:07:28 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24436 ; free virtual = 61668
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 174 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2ebd4484c

Time (s): cpu = 00:05:13 ; elapsed = 00:07:45 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24441 ; free virtual = 61672
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 291dfe22e

Time (s): cpu = 00:05:45 ; elapsed = 00:08:17 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24446 ; free virtual = 61678
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 291dfe22e

Time (s): cpu = 00:05:56 ; elapsed = 00:08:28 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24447 ; free virtual = 61678
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 5612.168 ; gain = 0.000 ; free physical = 24447 ; free virtual = 61678
Ending Logic Optimization Task | Checksum: 2619360a0

Time (s): cpu = 00:06:11 ; elapsed = 00:08:43 . Memory (MB): peak = 5612.168 ; gain = 4.012 ; free physical = 24445 ; free virtual = 61676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 187 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2619360a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6092.164 ; gain = 479.996 ; free physical = 24433 ; free virtual = 61666

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2619360a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6092.164 ; gain = 0.000 ; free physical = 24432 ; free virtual = 61666
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:46 ; elapsed = 00:09:49 . Memory (MB): peak = 6092.164 ; gain = 620.000 ; free physical = 24432 ; free virtual = 61666
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:04:10 ; elapsed = 00:01:18 . Memory (MB): peak = 6739.801 ; gain = 647.637 ; free physical = 22644 ; free virtual = 60016
	Completed: opt_design (WNS=0.018)
	################################
	Running post-opt_design script /home/centos/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
AWS FPGA: Found debug_bridge instance WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm in CL. Processing debug constraints
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:21]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:42]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i_reg
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i_reg
	Writing opt_design checkpoint: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.post_opt_design.dcp [Tue Dec 18 03:04:21 2018]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 6895.566 ; gain = 144.461 ; free physical = 22219 ; free virtual = 60176
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:40 ; elapsed = 00:03:26 . Memory (MB): peak = 6895.566 ; gain = 155.766 ; free physical = 22730 ; free virtual = 60282
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:03:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6927.559 ; gain = 31.992 ; free physical = 22435 ; free virtual = 59987
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.

AWS FPGA: (03:08:29) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Tue Dec 18 03:08:29 2018]
	COMMAND: place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 8205.059 ; gain = 0.000 ; free physical = 21947 ; free virtual = 59501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b1329ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8205.059 ; gain = 0.000 ; free physical = 21945 ; free virtual = 59500
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8205.059 ; gain = 0.000 ; free physical = 22692 ; free virtual = 60246

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2f0fb16

Time (s): cpu = 00:04:39 ; elapsed = 00:03:58 . Memory (MB): peak = 8205.059 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59654

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18fc67590

Time (s): cpu = 00:09:16 ; elapsed = 00:05:54 . Memory (MB): peak = 8795.238 ; gain = 590.180 ; free physical = 21239 ; free virtual = 58824

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18fc67590

Time (s): cpu = 00:09:21 ; elapsed = 00:05:58 . Memory (MB): peak = 8795.238 ; gain = 590.180 ; free physical = 21237 ; free virtual = 58822
Phase 1 Placer Initialization | Checksum: 18fc67590

Time (s): cpu = 00:09:25 ; elapsed = 00:06:03 . Memory (MB): peak = 8795.238 ; gain = 590.180 ; free physical = 21236 ; free virtual = 58821

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15bc9e04b

Time (s): cpu = 00:11:30 ; elapsed = 00:06:57 . Memory (MB): peak = 8947.312 ; gain = 742.254 ; free physical = 21097 ; free virtual = 58682

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 9078.980 ; gain = 0.000 ; free physical = 20767 ; free virtual = 58353

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 155346cdb

Time (s): cpu = 00:22:53 ; elapsed = 00:14:23 . Memory (MB): peak = 9078.980 ; gain = 873.922 ; free physical = 20774 ; free virtual = 58359
Phase 2 Global Placement | Checksum: 1393cb28e

Time (s): cpu = 00:24:14 ; elapsed = 00:14:47 . Memory (MB): peak = 9086.984 ; gain = 881.926 ; free physical = 20854 ; free virtual = 58440

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1393cb28e

Time (s): cpu = 00:24:23 ; elapsed = 00:14:51 . Memory (MB): peak = 9086.984 ; gain = 881.926 ; free physical = 20425 ; free virtual = 58014

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c3f8a2d

Time (s): cpu = 00:26:16 ; elapsed = 00:15:20 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19593 ; free virtual = 57211

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 821dd005

Time (s): cpu = 00:26:32 ; elapsed = 00:15:24 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19654 ; free virtual = 57272

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 821dd005

Time (s): cpu = 00:26:48 ; elapsed = 00:15:29 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19632 ; free virtual = 57250

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: e77640bc

Time (s): cpu = 00:27:00 ; elapsed = 00:15:33 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19683 ; free virtual = 57301

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: e77640bc

Time (s): cpu = 00:27:04 ; elapsed = 00:15:36 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19679 ; free virtual = 57297

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: e77640bc

Time (s): cpu = 00:27:11 ; elapsed = 00:15:39 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19668 ; free virtual = 57287

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 12bfb93a8

Time (s): cpu = 00:27:37 ; elapsed = 00:15:48 . Memory (MB): peak = 9844.738 ; gain = 1639.680 ; free physical = 19560 ; free virtual = 57178

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 95dd6512

Time (s): cpu = 00:32:37 ; elapsed = 00:18:54 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20195 ; free virtual = 57813

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: a8cd431f

Time (s): cpu = 00:32:47 ; elapsed = 00:18:59 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20200 ; free virtual = 57818

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 12633c1e8

Time (s): cpu = 00:32:54 ; elapsed = 00:19:06 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20112 ; free virtual = 57731

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 101670e0a

Time (s): cpu = 00:33:10 ; elapsed = 00:19:15 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20188 ; free virtual = 57806

Phase 3.13 Place Remaining
Phase 3.13 Place Remaining | Checksum: c2f00946

Time (s): cpu = 00:33:16 ; elapsed = 00:19:19 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20325 ; free virtual = 57943

Phase 3.14 Re-assign LUT pins
Phase 3.14 Re-assign LUT pins | Checksum: 18d06dba5

Time (s): cpu = 00:33:23 ; elapsed = 00:19:23 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20352 ; free virtual = 57970

Phase 3.15 Pipeline Register Optimization
Phase 3.15 Pipeline Register Optimization | Checksum: 18d06dba5

Time (s): cpu = 00:33:28 ; elapsed = 00:19:29 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20387 ; free virtual = 58005

Phase 3.16 Fast Optimization
Phase 3.16 Fast Optimization | Checksum: 18d06dba5

Time (s): cpu = 00:35:24 ; elapsed = 00:20:13 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20306 ; free virtual = 57924
Phase 3 Detail Placement | Checksum: 18d06dba5

Time (s): cpu = 00:35:27 ; elapsed = 00:20:15 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20309 ; free virtual = 57927

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2324b90f0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2324b90f0

Time (s): cpu = 00:40:09 ; elapsed = 00:21:46 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20650 ; free virtual = 58269
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.

Phase 4.1.1.2 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Replication | Checksum: 147749200

Time (s): cpu = 00:40:25 ; elapsed = 00:22:01 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20648 ; free virtual = 58267
Phase 4.1.1 Post Placement Optimization | Checksum: 147749200

Time (s): cpu = 00:40:27 ; elapsed = 00:22:04 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20655 ; free virtual = 58273
Phase 4.1 Post Commit Optimization | Checksum: 147749200

Time (s): cpu = 00:40:29 ; elapsed = 00:22:06 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20655 ; free virtual = 58273
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 147749200

Time (s): cpu = 00:40:40 ; elapsed = 00:22:11 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20705 ; free virtual = 58323

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c11999b

Time (s): cpu = 00:43:03 ; elapsed = 00:24:24 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20571 ; free virtual = 58189

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 127c991ff

Time (s): cpu = 00:43:12 ; elapsed = 00:24:32 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20599 ; free virtual = 58217
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 127c991ff

Time (s): cpu = 00:43:20 ; elapsed = 00:24:40 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 20601 ; free virtual = 58219
Ending Placer Task | Checksum: 118c54062

Time (s): cpu = 00:43:21 ; elapsed = 00:24:42 . Memory (MB): peak = 10043.078 ; gain = 1838.020 ; free physical = 21508 ; free virtual = 59126
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:45:22 ; elapsed = 00:26:07 . Memory (MB): peak = 10043.078 ; gain = 3115.520 ; free physical = 21508 ; free virtual = 59126
get_timing_paths: Time (s): cpu = 00:03:25 ; elapsed = 00:00:41 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 21143 ; free virtual = 58761
	Completed: place_design (WNS=0.018)
	################################

AWS FPGA: (03:35:16) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Tue Dec 18 03:35:16 2018]
	COMMAND: route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e880312d ConstDB: 0 ShapeSum: 1ba8079a RouteDB: 149d079b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a268680a

Time (s): cpu = 00:05:07 ; elapsed = 00:02:27 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 21152 ; free virtual = 58770
Post Restoration Checksum: NetGraph: bf0de206 NumContArr: 6605a0dc Constraints: dbbe6d21 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 200d1f003

Time (s): cpu = 00:05:55 ; elapsed = 00:03:15 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20797 ; free virtual = 58415

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 200d1f003

Time (s): cpu = 00:05:59 ; elapsed = 00:03:20 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20786 ; free virtual = 58405

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17bc8e7b2

Time (s): cpu = 00:06:26 ; elapsed = 00:03:42 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20719 ; free virtual = 58337

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fcb08c7e

Time (s): cpu = 00:08:56 ; elapsed = 00:04:29 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20310 ; free virtual = 57928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-1.320 | THS=-91.793|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 211809bc8

Time (s): cpu = 00:13:24 ; elapsed = 00:05:51 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20320 ; free virtual = 57938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f89436a4

Time (s): cpu = 00:13:30 ; elapsed = 00:05:57 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20326 ; free virtual = 57944
Phase 2 Router Initialization | Checksum: 1cf324f93

Time (s): cpu = 00:13:35 ; elapsed = 00:06:02 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20319 ; free virtual = 57937

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 35126f7ae

Time (s): cpu = 00:14:26 ; elapsed = 00:06:21 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20256 ; free virtual = 57874

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1234
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.024 | THS=-0.223 |

Phase 4.1 Global Iteration 0 | Checksum: 209a211e5

Time (s): cpu = 00:19:18 ; elapsed = 00:08:23 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20237 ; free virtual = 57855

Phase 4.2 Additional Iteration for Hold

Phase 4.2.1 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 4.2.1.1 Update Timing
Phase 4.2.1.1 Update Timing | Checksum: 21b3b1cd0

Time (s): cpu = 00:20:23 ; elapsed = 00:08:44 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20218 ; free virtual = 57836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.2.1 Global Iteration for Hold | Checksum: 228fa381a

Time (s): cpu = 00:20:43 ; elapsed = 00:09:03 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20231 ; free virtual = 57850
Phase 4.2 Additional Iteration for Hold | Checksum: 228fa381a

Time (s): cpu = 00:20:47 ; elapsed = 00:09:08 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20231 ; free virtual = 57850
Phase 4 Rip-up And Reroute | Checksum: 228fa381a

Time (s): cpu = 00:20:51 ; elapsed = 00:09:12 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20224 ; free virtual = 57842

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 228fa381a

Time (s): cpu = 00:20:59 ; elapsed = 00:09:16 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20226 ; free virtual = 57844

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228fa381a

Time (s): cpu = 00:21:03 ; elapsed = 00:09:21 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20224 ; free virtual = 57842
Phase 5 Delay and Skew Optimization | Checksum: 228fa381a

Time (s): cpu = 00:21:07 ; elapsed = 00:09:25 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20224 ; free virtual = 57842

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 228fa381a

Time (s): cpu = 00:23:17 ; elapsed = 00:10:07 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20174 ; free virtual = 57792
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2950a39eb

Time (s): cpu = 00:23:37 ; elapsed = 00:10:26 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20189 ; free virtual = 57807
Phase 6 Post Hold Fix | Checksum: 2950a39eb

Time (s): cpu = 00:23:42 ; elapsed = 00:10:30 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20186 ; free virtual = 57805

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1fbbc13f6

Time (s): cpu = 00:25:51 ; elapsed = 00:11:13 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20169 ; free virtual = 57787

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.133935 %
  Global Horizontal Routing Utilization  = 0.141591 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2aacc9d93

Time (s): cpu = 00:26:06 ; elapsed = 00:11:19 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20157 ; free virtual = 57776

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2aacc9d93

Time (s): cpu = 00:26:10 ; elapsed = 00:11:23 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20150 ; free virtual = 57768

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2aacc9d93

Time (s): cpu = 00:26:46 ; elapsed = 00:11:59 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20152 ; free virtual = 57770

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2aacc9d93

Time (s): cpu = 00:26:55 ; elapsed = 00:12:05 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20301 ; free virtual = 57919
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:28:41 ; elapsed = 00:13:42 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20833 ; free virtual = 58451

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:30:47 ; elapsed = 00:15:22 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20833 ; free virtual = 58451
get_timing_paths: Time (s): cpu = 00:03:24 ; elapsed = 00:00:40 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20533 ; free virtual = 58151
	Completed: route_design (WNS=0.018)
	################################
	Writing route_design checkpoint: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.post_route_design.dcp [Tue Dec 18 03:51:18 2018]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 19780 ; free virtual = 58009
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:41 ; elapsed = 00:03:26 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20283 ; free virtual = 58084
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
	Generating report files
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20261 ; free virtual = 58062
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20284 ; free virtual = 58086
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
	Generating route_status report
report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20220 ; free virtual = 58023
AWS FPGA: (03:55:31) - Writing final DCP to to_aws directory.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 19495 ; free virtual = 57909
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/18_12_18-023624.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:41 ; elapsed = 00:03:27 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 20044 ; free virtual = 58029
Attempting to get a license: EncryptedWriter_V2
Feature available: EncryptedWriter_V2
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 19312 ; free virtual = 57907
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_adder_debug/build/checkpoints/to_aws/18_12_18-023624.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:40 ; elapsed = 00:03:27 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 19851 ; free virtual = 58019
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 10043.078 ; gain = 0.000 ; free physical = 23699 ; free virtual = 61867
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (04:02:33) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2018.2

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (04:02:34) - Finished creating final tar file in to_aws directory.
# if {[string compare $notify_via_sns "1"] == 0} {
#   puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Calling notification script to send e-mail to $env(EMAIL)";
#   exec $env(AWS_FPGA_REPO_DIR)/shared/bin/scripts/notify_via_sns.py
# }
AWS FPGA: (04:02:34) - Calling notification script to send e-mail to zeqiqin@umass.edu
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (04:02:34) - Build complete.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 04:02:34 2018...
