#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon May 13 11:09:10 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1215.
1st GP placement takes 2.86 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_205.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.33 sec.

Pre global placement takes 4.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_205.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 988389.
	6 iterations finished.
	Final slack 992415.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 2.23 sec.

Wirelength after global placement is 1760.
Global placement takes 2.25 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1876.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 988389.
	6 iterations finished.
	Final slack 992415.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 2.17 sec.

Wirelength after post global placement is 1694.
Post global placement takes 2.17 sec.

Phase 4 Legalization started.
The average distance in LP is 1.299735.
Wirelength after legalization is 2186.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994813.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 2186.
Phase 5.2 DP placement started.
Legalized cost 994813.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 2186.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 994813, TNS after placement is 0.
Placement done.
Total placement takes 9.52 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.53 sec.
Worst slack is 994813, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.537966 M.
Total nets for routing : 546.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 10 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 556 subnets.
    forward max bucket size 659 , backward 16.
        Unrouted nets 380 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 24.
        Unrouted nets 332 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 19.
        Unrouted nets 279 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 27.
        Unrouted nets 216 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 26.
        Unrouted nets 163 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 40.
        Unrouted nets 108 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 59 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 16.
        Unrouted nets 46 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 29 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 17 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 26.
        Unrouted nets 12 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 8 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
Detailed routing takes 0.22 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.03 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 4144.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.78 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 60       | 6450          | 1                  
|   FF                     | 133      | 38700         | 1                  
|   LUT                    | 199      | 25800         | 1                  
|   LUT-FF pairs           | 96       | 25800         | 1                  
| Use of CLMS              | 45       | 4250          | 2                  
|   FF                     | 107      | 25500         | 1                  
|   LUT                    | 144      | 17000         | 1                  
|   LUT-FF pairs           | 56       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 30       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 7        | 296           | 3                  
|   IOBD                   | 0        | 64            | 0                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 5        | 161           | 4                  
|   IOBS_TB                | 2        | 56            | 4                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 7        | 400           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'ms72xx_ctl' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Action pnr: Real time elapsed is 0h:0m:20s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Mon May 13 11:09:28 2024
Action pnr: Peak memory pool usage is 755 MB
