________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Circuit name: single_inv.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	1 LUTs of size 1
	0 LUTs of size 2
	0 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	1 of type input
	1 of type output
	0 of type latch
	1 of type names
Timing analysis: ON
Circuit netlist file: single_inv.net
Circuit placement file: single_inv.place
Circuit routing file: single_inv.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 120
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'single_inv.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 3, total nets: 2, total inputs: 1, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:top^d_out, type: io
	
Passed route at end.
Complex block 1: cb.top^d_out, type: clb
	
Passed route at end.
Complex block 2: cb.top^d_in, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 2, average # input + clock pins used: 0.5, average # output pins used: 0.5
	clb: # blocks: 1, average # input + clock pins used: 1, average # output pins used: 1
Absorbed logical nets 0 out of 2 nets, 2 nets not absorbed.

Netlist conversion complete.

Packing took 0.03 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'single_inv.net'.

Netlist num_nets: 2
Netlist num_blocks: 3
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 1

The circuit will be mapped into a 10 x 10 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      2	blocks of type: io
	Architecture 320	blocks of type: io
	Netlist      1	blocks of type: clb
	Architecture 100	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 2 point to point connections in this circuit.

Initial placement cost: 1.29268 bb_cost: 0.3 td_cost: 1.102e-09 delay_cost: 1.102e-09

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  2.48618   0.72536    0.198293 8.70293e-10 8.70293e-10    5.51e-10   1.4088   0.9535  0.1313 11.0000  1.0000        43  0.9000
  2.23756   0.99281     0.22093 8.83395e-10 8.83395e-10    4.51e-10   1.2088   1.0000  0.1729 11.0000  1.0000        86  0.5000
  1.11878   0.98892    0.201905    9.02e-10    9.02e-10    4.01e-10   1.1088   0.9767  0.1683 11.0000  1.0000       129  0.5000
  0.55939    1.0453    0.182703 8.50649e-10 8.50649e-10    4.51e-10   1.2088   0.8605  0.1601 11.0000  1.0000       172  0.9000
  0.50345   0.94814    0.147297 7.77676e-10 7.77676e-10    4.01e-10   1.1088   0.8605  0.1940 11.0000  1.0000       215  0.9000
  0.45311    1.6031    0.192222  8.7237e-10  8.7237e-10    4.01e-10   1.1088   0.6279  0.3194 11.0000  1.0000       258  0.9500
  0.43045    1.1456    0.167857    8.02e-10    8.02e-10    4.01e-10   1.1088   0.6512  0.2424 11.0000  1.0000       301  0.9500
  0.40893    0.7706    0.161389 7.74222e-10 7.74222e-10    5.01e-10   1.3088   0.8372  0.2290 11.0000  1.0000       344  0.9000
  0.36804   0.86983    0.182727 8.11091e-10 8.11091e-10    4.51e-10   1.2088   0.7674  0.1247 11.0000  1.0000       387  0.9500
  0.34963   0.84963    0.158857 8.10571e-10 8.10571e-10    4.01e-10   1.1088   0.8140  0.1296 11.0000  1.0000       430  0.9000
  0.31467   0.87411    0.148214 8.09143e-10 8.09143e-10    4.01e-10   1.1088   0.6512  0.1554 11.0000  1.0000       473  0.9500
  0.29894    1.5357   0.0928572 6.16286e-10 6.16286e-10    2.01e-10   0.7088   0.1628  0.3859 11.0000  1.0000       516  0.9500
  0.28399    1.1692       0.153 7.65333e-10 7.65333e-10    3.51e-10   1.0088   0.6977  0.1817  7.9507  3.1345       559  0.9500
  0.26979    0.9306    0.114783 6.80261e-10 6.80261e-10    3.51e-10   1.0088   0.5349  0.2170  9.9994  1.7004       602  0.9500
  0.25630     1.244   0.0866668    6.52e-10    6.52e-10    2.01e-10   0.7088   0.2791  0.1886 10.9482  1.0363       645  0.9500
  0.24349    1.1365   0.0925001 5.18667e-10 5.18667e-10    2.01e-10   0.7088   0.2791  0.2831  9.1863  2.2696       688  0.9500
  0.23131   0.98968    0.160857 7.87714e-10 7.87714e-10    3.51e-10   1.0088   0.8140  0.1082  7.7079  3.3045       731  0.9000
  0.20818   0.78391    0.149655 7.57172e-10 7.57172e-10    4.51e-10   1.2088   0.6744  0.1548 10.5903  1.2868       774  0.9500
  0.19777   0.91772       0.141 7.95333e-10 7.95333e-10    3.51e-10   1.0088   0.6977  0.1074 11.0000  1.0000       817  0.9500
  0.18788   0.91513     0.16381 7.68667e-10 7.68667e-10    4.51e-10   1.2088   0.4884  0.2076 11.0000  1.0000       860  0.9500
  0.17849    1.0333      0.0625    4.27e-10    4.27e-10    2.01e-10   0.7088   0.0930  0.1453 11.0000  1.0000       903  0.9500
  0.16956   0.97778        0.08 4.57556e-10 4.57556e-10    2.51e-10   0.8088   0.2093  0.1646  7.1833  3.6717       946  0.9500
  0.16109      0.95       0.045    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0465  0.0707  5.5261  4.8317       989  0.9500
  0.15303    1.2433   0.0686667 5.15333e-10 5.15333e-10    2.01e-10   0.7088   0.3488  0.3575  3.3516  6.3539      1032  0.9500
  0.14538   0.98778    0.154333 7.48667e-10 7.48667e-10    4.01e-10   1.1088   0.6977  0.1108  3.0461  6.5677      1075  0.9500
  0.13811    1.0599        0.13 7.39931e-10 7.39931e-10    4.01e-10   1.1088   0.6744  0.1234  3.8310  6.0183      1118  0.9500
  0.13121   0.94545    0.103077 6.55846e-10 6.55846e-10    3.51e-10   1.0088   0.6047  0.1662  4.7291  5.3897      1161  0.9500
  0.12465   0.94792     0.08625   6.395e-10   6.395e-10    3.51e-10   1.0088   0.5581  0.2145  5.5077  4.8446      1204  0.9500
  0.11841    1.0786   0.0814286    6.02e-10    6.02e-10    4.01e-10   1.1088   0.3256  0.1557  6.1584  4.3891      1247  0.9500
  0.11249    1.1833     0.08125   4.145e-10   4.145e-10    2.01e-10   0.7088   0.1860  0.1065  5.4537  4.8824      1290  0.9500
  0.10687   0.93365   0.0669231 4.32769e-10 4.32769e-10    2.01e-10   0.7088   0.3023  0.1187  4.0687  5.8519      1333  0.9500
  0.10152   0.93571   0.0778572 4.94857e-10 4.94857e-10    2.01e-10   0.7088   0.3256  0.1151  3.5086  6.2440      1376  0.9500
  0.09645    1.0183   0.0446667    4.22e-10    4.22e-10    2.51e-10   0.8088   0.3488  0.0651  3.1071  6.5250      1419  0.9500
  0.09163    1.0932   0.0463637 4.29273e-10 4.29273e-10    2.01e-10   0.7088   0.2558  0.0582  2.8239  6.7233      1462  0.9500
  0.08704    1.1571   0.0514286 4.30571e-10 4.30571e-10    2.01e-10   0.7088   0.3256  0.1321  2.3038  7.0874      1505  0.9500
  0.08269    1.0536   0.0535715 4.37714e-10 4.37714e-10    2.01e-10   0.7088   0.3256  0.1028  2.0402  7.2719      1548  0.9500
  0.07856    1.1395   0.0773685 5.75684e-10 5.75684e-10    2.01e-10   0.7088   0.4419  0.1299  1.8067  7.4353      1591  0.9500
  0.07463    1.0495   0.0661539 5.55846e-10 5.55846e-10    2.01e-10   0.7088   0.3023  0.1640  1.8101  7.4329      1634  0.9500
  0.07090      1.05   0.0536364 4.29273e-10 4.29273e-10    2.01e-10   0.7088   0.2558  0.1323  1.5609  7.6074      1677  0.9500
  0.06735    1.0286   0.0528572    4.02e-10    4.02e-10    2.01e-10   0.7088   0.3256  0.1204  1.2734  7.8086      1720  0.9500
  0.06399         1        0.05    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0930  0.0816  1.1277  7.9106      1763  0.9500
  0.06079    1.0781     0.04625    4.02e-10    4.02e-10    2.01e-10   0.7088   0.1860  0.0647  1.0000  8.0000      1806  0.9500
  0.05775    1.1071   0.0485715    4.02e-10    4.02e-10    2.01e-10   0.7088   0.1628  0.0863  1.0000  8.0000      1849  0.9500
  0.05486         1        0.05    4.02e-10    4.02e-10    2.01e-10   0.7088   0.1860  0.0756  1.0000  8.0000      1892  0.9500
  0.05212    1.0196    0.062353    4.02e-10    4.02e-10    2.01e-10   0.7088   0.3953  0.0956  1.0000  8.0000      1935  0.9500
  0.04951   0.96667   0.0466667    4.02e-10    4.02e-10    2.01e-10   0.7088   0.1395  0.0516  1.0000  8.0000      1978  0.8000
  0.03961    1.0625       0.045    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0465  0.0884  1.0000  8.0000      2021  0.8000
  0.03169     1.125        0.05    4.02e-10    4.02e-10    2.01e-10   0.7088   0.1395  0.0791  1.0000  8.0000      2064  0.8000
  0.02535         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2107  0.8000
  0.02028         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2150  0.8000
  0.01622         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2193  0.8000
  0.01298         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2236  0.8000
  0.01038         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2279  0.8000
  0.00831         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2322  0.8000
  0.00665         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2365  0.8000
  0.00532         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2408  0.8000
  0.00425         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2451  0.8000
  0.00340         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2494  0.8000
  0.00272         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7088   0.0000  0.0000  1.0000  8.0000      2537  0.8000
  0.00000         1        0.04    4.02e-10    4.02e-10    2.01e-10            0.0000  0.0000  1.0000  8.0000      2580

BB estimate of min-dist (placement) wirelength: 4
bb_cost recomputed from scratch: 0.04
timing_cost recomputed from scratch: 4.02e-10
delay_cost recomputed from scratch: 4.02e-10

Completed placement consistency check successfully.

Swaps called: 2583

Placement estimated critical path delay: 0.70881 ns
Placement cost: 1, bb_cost: 0.04, td_cost: 4.02e-10, delay_cost: 4.02e-10
Placement total # of swap attempts: 2583
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.22 seconds.
Build rr_graph took 0.17 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 17, total available wire length 26400, ratio 0.000643939
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -11510
Circuit successfully routed with a channel width factor of 120.


Average number of bends per net: 1.50000  Maximum # of bends: 3

Number of routed nets (nonglobal): 2
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 17, average net length: 8.50000
	Maximum net length: 13

Wirelength results in terms of physical segments...
	Total wiring segments used: 5, average wire segments per net: 2.50000
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	0	0.00000  	120
1	0	0.00000  	120
2	0	0.00000  	120
3	1	0.300000 	120
4	1	0.200000 	120
5	0	0.00000  	120
6	0	0.00000  	120
7	0	0.00000  	120
8	0	0.00000  	120
9	0	0.00000  	120
10	0	0.00000  	120

Y - Directed channels: i	max occ	av_occ		capacity
0	2	0.800000 	120
1	0	0.00000  	120
2	1	0.400000 	120
3	0	0.00000  	120
4	0	0.00000  	120
5	0	0.00000  	120
6	0	0.00000  	120
7	0	0.00000  	120
8	0	0.00000  	120
9	0	0.00000  	120
10	0	0.00000  	120

Total tracks in x-direction: 1320, in y-direction: 1320

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.26734e+06
	Total used logic block area: 12673.4

Routing area (in minimum width transistor areas)...
	Total routing area: 1.23042e+06, per logic tile: 12304.2

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.000583

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.000583

Nets on critical path: 2 normal, 0 global.
Total logic delay: 3.0681e-10 (s), total net delay: 7.02e-10 (s)
Final critical path: 1.00881 ns
f_max: 991.267 MHz

Least slack in design: -1.00881 ns

Routing took 0.31 seconds.
The entire flow of VPR took 0.6 seconds.
