0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sim_1/new/BRAM_Using_IP_Tb.v,1691621158,verilog,,,,BRAM_Using_IP_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1691620130,verilog,,E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sources_1/new/BRAM_Using_IP.v,,blk_mem_gen_0,,,,,,,,
E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sources_1/new/BRAM_Using_IP.v,1691620955,verilog,,E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sim_1/new/BRAM_Using_IP_Tb.v,,BRAM_Using_IP,,,,,,,,
