Analysis & Synthesis report for main
Sat Jan 08 15:19:26 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Div0
 15. Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Div0
 17. Port Connectivity Checks: "countDown:CountDown"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan 08 15:19:26 2022       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 50                                          ;
; Total pins                      ; 57                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/verilog/main.v                                       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc      ;         ;
; db/lpm_divide_52m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/verilog/db/lpm_divide_52m.tdf                        ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/verilog/db/sign_div_unsign_8kh.tdf                   ;         ;
; db/alt_u_div_mse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/verilog/db/alt_u_div_mse.tdf                         ;         ;
; db/lpm_divide_2am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/verilog/db/lpm_divide_2am.tdf                        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 86        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 164       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 8         ;
;     -- 5 input functions                    ; 4         ;
;     -- 4 input functions                    ; 12        ;
;     -- <=3 input functions                  ; 140       ;
;                                             ;           ;
; Dedicated logic registers                   ; 50        ;
;                                             ;           ;
; I/O pins                                    ; 57        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 33        ;
; Total fan-out                               ; 675       ;
; Average fan-out                             ; 2.06      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 164 (0)             ; 50 (0)                    ; 0                 ; 0          ; 57   ; 0            ; |main                                                                                                                          ; main                ; work         ;
;    |clk1Hz:Clk1Hz|                        ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk1Hz:Clk1Hz                                                                                                            ; clk1Hz              ; work         ;
;    |countDown:CountDown|                  ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |main|countDown:CountDown                                                                                                      ; countDown           ; work         ;
;    |display:CountDownDisplay|             ; 54 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay                                                                                                 ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                   ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                   ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse       ; work         ;
;    |display:LevelDisplay|                 ; 50 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay                                                                                                     ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                       ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                       ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;    |level:Level|                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|level:Level                                                                                                              ; level               ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; display:LevelDisplay|out1[0]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[1]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[2]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[3]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[4]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[5]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[6]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:CountDownDisplay|out1[0]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[1]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[2]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[3]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[4]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[5]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[6]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; addScore:Score|flagNow                ; Stuck at GND due to stuck port data_in      ;
; addScore:Score|score[0..4]            ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 6 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; countDown:CountDown|timeNow[0]         ; 9       ;
; countDown:CountDown|timeNow[1]         ; 10      ;
; countDown:CountDown|timeNow[2]         ; 8       ;
; countDown:CountDown|timeNow[3]         ; 8       ;
; countDown:CountDown|timeNow[4]         ; 6       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|clk1Hz:Clk1Hz|count[30] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "countDown:CountDown"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overFlow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 50                          ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 15                          ;
;     SCLR              ; 33                          ;
; arriav_lcell_comb     ; 168                         ;
;     arith             ; 72                          ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
;     normal            ; 86                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 8                           ;
;     shared            ; 10                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
; boundary_port         ; 57                          ;
;                       ;                             ;
; Max LUT depth         ; 7.80                        ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Jan 08 15:19:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file main.v
    Info (12023): Found entity 1: clk1Hz File: C:/Users/user/Desktop/verilog/main.v Line: 3
    Info (12023): Found entity 2: level File: C:/Users/user/Desktop/verilog/main.v Line: 32
    Info (12023): Found entity 3: countDown File: C:/Users/user/Desktop/verilog/main.v Line: 53
    Info (12023): Found entity 4: display File: C:/Users/user/Desktop/verilog/main.v Line: 122
    Info (12023): Found entity 5: addScore File: C:/Users/user/Desktop/verilog/main.v Line: 162
    Info (12023): Found entity 6: main File: C:/Users/user/Desktop/verilog/main.v Line: 184
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "clk1Hz" for hierarchy "clk1Hz:Clk1Hz" File: C:/Users/user/Desktop/verilog/main.v Line: 189
Info (12128): Elaborating entity "level" for hierarchy "level:Level" File: C:/Users/user/Desktop/verilog/main.v Line: 191
Info (12128): Elaborating entity "countDown" for hierarchy "countDown:CountDown" File: C:/Users/user/Desktop/verilog/main.v Line: 194
Warning (10230): Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (5) File: C:/Users/user/Desktop/verilog/main.v Line: 85
Warning (10230): Verilog HDL assignment warning at main.v(88): truncated value with size 32 to match size of target (5) File: C:/Users/user/Desktop/verilog/main.v Line: 88
Info (12128): Elaborating entity "display" for hierarchy "display:LevelDisplay" File: C:/Users/user/Desktop/verilog/main.v Line: 195
Warning (10230): Verilog HDL assignment warning at main.v(130): truncated value with size 32 to match size of target (5) File: C:/Users/user/Desktop/verilog/main.v Line: 130
Warning (10230): Verilog HDL assignment warning at main.v(131): truncated value with size 32 to match size of target (5) File: C:/Users/user/Desktop/verilog/main.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at main.v(135): variable "first" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/verilog/main.v Line: 135
Warning (10270): Verilog HDL Case Statement warning at main.v(135): incomplete case statement has no default case item File: C:/Users/user/Desktop/verilog/main.v Line: 135
Warning (10235): Verilog HDL Always Construct warning at main.v(147): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/user/Desktop/verilog/main.v Line: 147
Warning (10270): Verilog HDL Case Statement warning at main.v(147): incomplete case statement has no default case item File: C:/Users/user/Desktop/verilog/main.v Line: 147
Warning (10240): Verilog HDL Always Construct warning at main.v(133): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (10240): Verilog HDL Always Construct warning at main.v(133): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[0]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[1]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[2]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[3]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[4]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[5]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out2[6]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[0]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[1]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[2]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[3]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[4]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[5]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (10041): Inferred latch for "out1[6]" at main.v(133) File: C:/Users/user/Desktop/verilog/main.v Line: 133
Info (12128): Elaborating entity "addScore" for hierarchy "addScore:Score" File: C:/Users/user/Desktop/verilog/main.v Line: 199
Warning (10230): Verilog HDL assignment warning at main.v(177): truncated value with size 32 to match size of target (5) File: C:/Users/user/Desktop/verilog/main.v Line: 177
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:LevelDisplay|Mod0" File: C:/Users/user/Desktop/verilog/main.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:LevelDisplay|Div0" File: C:/Users/user/Desktop/verilog/main.v Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:CountDownDisplay|Mod0" File: C:/Users/user/Desktop/verilog/main.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:CountDownDisplay|Div0" File: C:/Users/user/Desktop/verilog/main.v Line: 131
Info (12130): Elaborated megafunction instantiation "display:LevelDisplay|lpm_divide:Mod0" File: C:/Users/user/Desktop/verilog/main.v Line: 130
Info (12133): Instantiated megafunction "display:LevelDisplay|lpm_divide:Mod0" with the following parameter: File: C:/Users/user/Desktop/verilog/main.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/Users/user/Desktop/verilog/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/user/Desktop/verilog/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/Users/user/Desktop/verilog/db/alt_u_div_mse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display:LevelDisplay|lpm_divide:Div0" File: C:/Users/user/Desktop/verilog/main.v Line: 131
Info (12133): Instantiated megafunction "display:LevelDisplay|lpm_divide:Div0" with the following parameter: File: C:/Users/user/Desktop/verilog/main.v Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf
    Info (12023): Found entity 1: lpm_divide_2am File: C:/Users/user/Desktop/verilog/db/lpm_divide_2am.tdf Line: 25
Warning (14026): LATCH primitive "display:LevelDisplay|out2[0]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:LevelDisplay|out2[2]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:LevelDisplay|out2[3]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:LevelDisplay|out2[4]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:LevelDisplay|out2[5]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:LevelDisplay|out2[6]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[0]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[2]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[3]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[4]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[5]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[6]" is permanently enabled File: C:/Users/user/Desktop/verilog/main.v Line: 133
Warning (13012): Latch display:LevelDisplay|out1[0] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: C:/Users/user/Desktop/verilog/main.v Line: 185
Warning (13012): Latch display:LevelDisplay|out1[1] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level:Level|pointOut[4] File: C:/Users/user/Desktop/verilog/main.v Line: 34
Warning (13012): Latch display:LevelDisplay|out1[2] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level:Level|pointOut[4] File: C:/Users/user/Desktop/verilog/main.v Line: 34
Warning (13012): Latch display:LevelDisplay|out1[3] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: C:/Users/user/Desktop/verilog/main.v Line: 185
Warning (13012): Latch display:LevelDisplay|out1[4] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: C:/Users/user/Desktop/verilog/main.v Line: 185
Warning (13012): Latch display:LevelDisplay|out1[5] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: C:/Users/user/Desktop/verilog/main.v Line: 185
Warning (13012): Latch display:LevelDisplay|out1[6] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: C:/Users/user/Desktop/verilog/main.v Line: 185
Warning (13012): Latch display:CountDownDisplay|out1[0] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[1] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[2] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[3] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[4] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[5] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13012): Latch display:CountDownDisplay|out1[6] has unsafe behavior File: C:/Users/user/Desktop/verilog/main.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: C:/Users/user/Desktop/verilog/main.v Line: 80
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out2[1]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out4[1]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[0]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[1]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[2]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[3]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[4]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[5]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out5[6]" is stuck at VCC File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[0]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[1]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[2]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[3]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[4]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[5]" is stuck at GND File: C:/Users/user/Desktop/verilog/main.v Line: 187
    Warning (13410): Pin "out6[6]" is stuck at VCC File: C:/Users/user/Desktop/verilog/main.v Line: 187
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/verilog/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 221 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 164 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Sat Jan 08 15:19:26 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/verilog/output_files/main.map.smsg.


