[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.TrueDualPortRAM32",
    "name":"TrueDualPortRAM32.v",
    "text":"// SPDX-License-Identifier: MIT\n// True dual-port, dual-clock RAM behavioral model\n// Port A: Write port (CPU clock domain)\n// Port B: Read port (Pixel clock domain)\n\nmodule TrueDualPortRAM32 #(\n    parameter DEPTH = 6144,       // Number of 32-bit words\n    parameter ADDR_WIDTH = 13     // Address width in bits\n) (\n    // Port A: Write port (CPU clock domain)\n    input wire clka,\n    input wire wea,\n    input wire [ADDR_WIDTH-1:0] addra,\n    input wire [31:0] dina,\n\n    // Port B: Read port (Pixel clock domain)\n    input wire clkb,\n    input wire [ADDR_WIDTH-1:0] addrb,\n    output reg [31:0] doutb\n);\n\n    // RAM storage\n    reg [31:0] mem [0:DEPTH-1];\n\n    // Port A: Write port\n    always @(posedge clka) begin\n        if (wea) begin\n            mem[addra] <= dina;\n        end\n    end\n\n    // Port B: Read port\n    always @(posedge clkb) begin\n        doutb <= mem[addrb];\n    end\n\n    // Initialize memory to zero\n    integer i;\n    initial begin\n        for (i = 0; i < DEPTH; i = i + 1) begin\n            mem[i] = 32'h0;\n        end\n    end\n\nendmodule\n"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_30",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_28",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_26",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_24",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_22",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_20",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_18",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_16",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_14",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_12",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_10",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_8",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_6",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_4",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_2",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sll":3,
      "sra":9,
      "or":6,
      "xor":5,
      "slt":4,
      "sub":2,
      "add":1,
      "sltu":10,
      "and":7,
      "srl":8,
      "zero":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ImmediateKind",
    "definition":{
      "J":5,
      "U":4,
      "I":1,
      "B":3,
      "None":0,
      "S":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.InstructionDecode.immKind",
    "enumTypeName":"riscv.core.ImmediateKind"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"2-mmio-trap/verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_2",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_0",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_data",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_deviceSelect",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_csr_regs_debug_read_data",
    "sources":[
      "~Top|Top>io_csr_regs_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_regs_debug_read_data",
    "sources":[
      "~Top|Top>io_regs_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_address",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_1",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_3",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_enable",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  }
]