# Pipeline-Register-with-Valid-Ready-Handshake-SystemVerilog-
The pipeline-reg module acts as a single-entry buffer between an upstream producer and a downstream consumer.
