INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/CSR.v:49]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/CSR.v:50]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MIE' cannot be initialized at declaration in SystemVerilog mode [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/CSR.v:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/DBounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBounce
INFO: [VRFC 10-2458] undeclared symbol s_cnt_en, assumed default net type wire [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/DBounce.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp4
INFO: [VRFC 10-311] analyzing module ProgramCounterMod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/imports/Downloads/OTTER_Wrapper_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/imports/Downloads/control_unit_dcdr_v_1_04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/imports/Downloads/control_unit_fsm_v_1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/one_shot_bdir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/one_shot_bdir.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/imports/Downloads/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
