Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Jun 24 14:39:04 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MEALYCounter_timing_summary_routed.rpt -pb MEALYCounter_timing_summary_routed.pb -rpx MEALYCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : MEALYCounter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: CLK_IN (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/aktualis_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/aktualis_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/aktualis_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   41          inf        0.000                      0                   41           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.390ns (53.269%)  route 3.851ns (46.731%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.863     1.319    U3/Q[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.154     1.473 r  U3/hex_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.988     4.461    hex_out_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.241 r  hex_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.241    hex_out[7]
    T10                                                               r  hex_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.491ns (55.134%)  route 3.655ns (44.866%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/aktualis_reg[2]/Q
                         net (fo=13, routed)          1.041     1.460    U3/Q[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.318     1.778 r  U3/hex_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.614     4.392    hex_out_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.754     8.146 r  hex_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.146    hex_out[4]
    K13                                                               r  hex_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.135ns (51.878%)  route 3.836ns (48.122%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.863     1.319    U3/Q[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.124     1.443 r  U3/hex_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.973     4.416    hex_out_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.971 r  hex_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.971    hex_out[6]
    R10                                                               r  hex_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.510ns (57.364%)  route 3.352ns (42.636%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U2/aktualis_reg[2]/Q
                         net (fo=13, routed)          0.781     1.200    U3/Q[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.322     1.522 r  U3/hex_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.571     4.093    hex_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.862 r  hex_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.862    hex_out[2]
    T11                                                               r  hex_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.249ns (56.001%)  route 3.338ns (43.999%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/aktualis_reg[2]/Q
                         net (fo=13, routed)          1.041     1.460    U3/Q[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.296     1.756 r  U3/hex_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.297     4.053    hex_out_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.587 r  hex_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.587    hex_out[3]
    P15                                                               r  hex_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 4.252ns (63.419%)  route 2.453ns (36.581%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/aktualis_reg[2]/Q
                         net (fo=13, routed)          0.781     1.200    U3/Q[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.296     1.496 r  U3/hex_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.168    hex_out_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.705 r  hex_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.705    hex_out[1]
    L18                                                               r  hex_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 4.073ns (61.121%)  route 2.591ns (38.879%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[1]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/aktualis_reg[1]/Q
                         net (fo=13, routed)          0.697     1.153    U2/Q[1]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     1.277 r  U2/hex_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.894     3.171    hex_out_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.664 r  hex_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.664    hex_out[5]
    K16                                                               r  hex_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.976ns (61.704%)  route 2.468ns (38.296%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/z_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/z_reg/Q
                         net (fo=1, routed)           2.468     2.924    z_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.444 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     6.444    z
    H17                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.970ns  (logic 2.133ns (42.914%)  route 2.837ns (57.086%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[25]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.836     1.292    U1/clk_cnt_reg[25]
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.416 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           0.941     2.358    U1/clk_bit_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.482 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.060     3.541    U1/load
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     3.665 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.665    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.066 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.066    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.180    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.294 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.294    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.408 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.408    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.522    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.636    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.970 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.970    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.859ns  (logic 2.022ns (41.610%)  route 2.837ns (58.390%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[25]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.836     1.292    U1/clk_cnt_reg[25]
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.416 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           0.941     2.358    U1/clk_bit_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.482 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.060     3.541    U1/load
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     3.665 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.665    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.066 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.066    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.180    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.294 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.294    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.408 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.408    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.522    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.636    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.859 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.859    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X0Y97          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=5, routed)           0.168     0.309    U1/CLK
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/clk_bit_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/aktualis_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.192     0.333    U2/Q[0]
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.045     0.378 r  U2/aktualis[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    U2/kovetkezo[0]
    SLICE_X1Y92          FDRE                                         r  U2/aktualis_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/aktualis_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.184ns (48.736%)  route 0.194ns (51.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.194     0.335    U2/Q[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.043     0.378 r  U2/aktualis[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    U2/kovetkezo[2]
    SLICE_X1Y92          FDRE                                         r  U2/aktualis_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/aktualis_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.194     0.335    U2/Q[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  U2/aktualis[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    U2/kovetkezo[1]
    SLICE_X1Y92          FDRE                                         r  U2/aktualis_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/aktualis_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z_reg_i_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.189ns (49.195%)  route 0.195ns (50.805%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/aktualis_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/aktualis_reg[0]/Q
                         net (fo=13, routed)          0.195     0.336    U2/Q[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.048     0.384 r  U2/kovetkezo_z0/O
                         net (fo=1, routed)           0.000     0.384    U2_n_5
    SLICE_X1Y90          LDCE                                         r  z_reg_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[11]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[8]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X0Y93          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[15]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[12]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X0Y94          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[23]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[20]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X0Y96          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    U1/clk_cnt_reg[19]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U1/clk_cnt[16]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X0Y95          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





