BEGIN_PROLOG
ExtractWire: {
    module_type: "ExtractWire"
    WireLabelForInput: "wclsspmain"
    WireLabelForTruth: "wclsspalt"
    OutputRanges: [
        [[0,800], 0],
        [[800,1600], 1],
        [[1600, 2080], 2],
        [[2080, 2560], 3]
    ]
}
END_PROLOG
