# riscv-cpu
A RISC-V RV32I cpu implementation on the Zedboard FPGA.

Read Github [Wiki](https://github.com/Tech-Matt/riscv-cpu/wiki) for more details.

## Todo
- [ ] Check Instruction Decode structure
- [ ] Do a review of simulation steps performed by Vivado
- [ ] Write Instruction Decode
- [ ] Do an Instruction Decode testbench

