0.6
2019.2
Nov  6 2019
21:57:16
E:/code/verilog/lab2/adder_32bit/adder_32bit/adder_32bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/code/verilog/lab2/adder_32bit/adder_32bit/adder_32bit.srcs/sim_1/new/adder_32bit_tb.v,1724757328,verilog,,,,adder_32bit_tb,,,,,,,,
E:/code/verilog/lab2/adder_32bit/adder_32bit/adder_32bit.srcs/sources_1/new/adder_32bit.v,1724756697,verilog,,E:/code/verilog/lab2/adder_32bit/adder_32bit/adder_32bit.srcs/sim_1/new/adder_32bit_tb.v,,adder_32bit,,,,,,,,
