// Seed: 2669899332
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output tri0  id_7,
    output tri0  id_8,
    output uwire id_9
);
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply1 id_12
);
  wand id_14, id_15 = id_6, id_16;
  assign id_12 = id_9;
  wire id_17, id_18, id_19, id_20, id_21;
  module_0(
      id_0, id_16, id_7, id_8, id_3, id_3, id_15, id_12, id_15, id_10
  );
endmodule
