Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 19:35:34 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_3_c_control_sets_placed.rpt
| Design       : lab1_3_c
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |           24 |
| No           | Yes                   | No                     |              12 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------------------+------------------+----------------+
|  FIB/temp0_reg[4]_LDC_i_1_n_0 |               | FIB/temp0_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp0_reg[1]_LDC_i_1_n_0 |               | FIB/temp0_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp0_reg[3]_LDC_i_1_n_0 |               | FIB/temp0_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp0_reg[0]_LDC_i_1_n_0 |               | FIB/temp0_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp0_reg[2]_LDC_i_1_n_0 |               | FIB/temp0_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[4]_LDC_i_1_n_0 |               | FIB/temp1_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp0_reg[5]_LDC_i_1_n_0 |               | FIB/temp0_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[2]_LDC_i_1_n_0 |               | FIB/temp1_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[5]_LDC_i_1_n_0 |               | FIB/temp1_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[0]_LDC_i_1_n_0 |               | FIB/temp1_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[3]_LDC_i_1_n_0 |               | FIB/temp1_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  FIB/temp1_reg[1]_LDC_i_1_n_0 |               | FIB/temp1_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp0_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG             |               | FIB/temp1_reg[1]_LDC_i_1_n_0 |                1 |              1 |
+-------------------------------+---------------+------------------------------+------------------+----------------+


