Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 230aec5e884e438985ad428bda928742 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Register_with_synch_reset_load_behavior_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Register_with_synch_reset_load_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Register_with_synch_reset_load_behavior_tb_time_synth.sdf", for root module "Register_with_synch_reset_load_behavior_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Register_with_synch_reset_load_behavior_tb_time_synth.sdf", for root module "Register_with_synch_reset_load_behavior_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Register_with_synch_reset_load_behavior_tb_time_synth
