GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/alu.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/cpu.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/memory.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/register.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v'
Compiling module 'cpu'("/home/luffy/gowin-projects/scpu-fpga/src/cpu.v":8)
Compiling module 'register'("/home/luffy/gowin-projects/scpu-fpga/src/register.v":17)
Compiling module 'memory'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":5)
Compiling module 'io_memory'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":55)
Extracting RAM for identifier 'mem'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":70)
Compiling module 'ram_memory(RAM_SIZE=32768)'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":92)
Extracting RAM for identifier 'mem'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":105)
Compiling module 'pc'("/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v":16)
Compiling module 'alu'("/home/luffy/gowin-projects/scpu-fpga/src/alu.v":1)
Compiling module 'controlUint'("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":5)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":182)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":264)
NOTE  (EX0101) : Current top module is "cpu"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/luffy/gowin-projects/scpu-fpga/impl/gwsynthesis/scpu-fpga.vg" completed
[100%] Generate report file "/home/luffy/gowin-projects/scpu-fpga/impl/gwsynthesis/scpu-fpga_syn.rpt.html" completed
GowinSynthesis finish
