
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003538                       # Number of seconds simulated
sim_ticks                                  3537941841                       # Number of ticks simulated
final_tick                               533102321778                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337361                       # Simulator instruction rate (inst/s)
host_op_rate                                   426741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 294367                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940732                       # Number of bytes of host memory used
host_seconds                                 12018.80                       # Real time elapsed on the host
sim_insts                                  4054678864                       # Number of instructions simulated
sim_ops                                    5128918464                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        86272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        33408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        50688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               318336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       225024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            225024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          261                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          396                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2487                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1758                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1758                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       397971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24384799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39905687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       578868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9442778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       470330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14326974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89977737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       397971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       578868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       470330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1917499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63603081                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63603081                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63603081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       397971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24384799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39905687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       578868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9442778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       470330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14326974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153580817                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8484274                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110464                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553892                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203118                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204297                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314845                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8839                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17063681                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110464                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084457                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        656788                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566290                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8399544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4737337     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366185      4.36%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318490      3.79%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342905      4.08%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298224      3.55%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155590      1.85%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101721      1.21%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271536      3.23%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807556     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8399544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366615                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011213                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371292                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       613286                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481242                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56250                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877465                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507107                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20236303                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877465                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539414                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         267245                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70850                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366140                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278422                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19546367                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          441                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175349                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27148233                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91117915                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91117915                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10341232                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739015                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25861                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       312996                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18418317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774095                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28482                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6143734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18769389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8399544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910778                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2983239     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785599     21.26%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1190035     14.17%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763358      9.09%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755343      8.99%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441357      5.25%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339878      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74953      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65782      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8399544                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108466     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21371     13.64%     82.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26804     17.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142646     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200769      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579143     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849940      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774095                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741351                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156646                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010603                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38132860                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24565489                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14930741                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        25715                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707804                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227646                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877465                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         194413                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16830                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18421625                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937007                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007546                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1710                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12004                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          905                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237681                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515423                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485725                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311391                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057115                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825666                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710862                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372464                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357865                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359381                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26137314                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692292                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358085                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6182755                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205223                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7522079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2996999     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042206     27.15%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834945     11.10%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428592      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368105      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180136      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199593      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101227      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370276      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7522079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370276                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25573885                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37722575                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  84730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848427                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848427                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178651                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178651                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65544937                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19685110                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18988115                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8484274                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3085026                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507168                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212160                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1279989                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1198646                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324485                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9084                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3093335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17100716                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3085026                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1523131                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3758551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134336                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        615618                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514743                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8385062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4626511     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330723      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265731      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646311      7.71%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174669      2.08%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226019      2.70%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163571      1.95%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91167      1.09%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1860360     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8385062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363617                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015578                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3237026                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       597855                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612510                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24654                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913008                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526954                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4583                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20438963                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10430                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913008                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475583                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         132493                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       115960                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3392979                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355031                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19709186                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2988                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146784                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          277                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27592796                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91997066                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91997066                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16868989                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10723773                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4041                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2280                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976879                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1839453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       935377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15073                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       303226                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18628086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14779798                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29520                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6461194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19740815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8385062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762634                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2910363     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1804886     21.53%     56.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1180983     14.08%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875794     10.44%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753454      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390809      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       334843      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62795      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71135      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8385062                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86713     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17610     14.45%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17559     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12314261     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209834      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467618      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786451      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14779798                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742023                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121883                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38096057                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25093238                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14399848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14901681                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55211                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241041                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913008                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57376                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8399                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18631976                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1839453                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       935377                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2254                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245556                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14542230                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376755                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237564                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2142323                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051590                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            765568                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714022                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14409674                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14399848                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9378179                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26478711                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697240                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354178                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9882173                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12136373                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6495650                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212229                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7472054                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138755                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2901375     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2073353     27.75%     66.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842683     11.28%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473859      6.34%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387068      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157566      2.11%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187628      2.51%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93969      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       354553      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7472054                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9882173                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12136373                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1804505                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110169                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1743669                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10935425                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247093                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       354553                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25749524                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38177663                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  99212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9882173                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12136373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9882173                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858543                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858543                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164764                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164764                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65415013                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19902513                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18861002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8484274                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3204254                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2615461                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215184                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1358066                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259795                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331083                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9544                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3321024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17412091                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3204254                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1590878                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3773613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1120729                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        453581                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1617193                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8452009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.342218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4678396     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          310116      3.67%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          460947      5.45%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          321101      3.80%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          224465      2.66%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          219274      2.59%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134718      1.59%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          284242      3.36%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1818750     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8452009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377670                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.052278                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3414764                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       477983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3603114                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52531                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903611                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538510                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20857882                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903611                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3607756                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51460                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       150568                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3458775                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       279834                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20230602                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115955                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28380193                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94179472                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94179472                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17420447                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10959732                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3611                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           835778                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1856676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       947522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11218                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       290988                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18843870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15036933                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30136                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6309903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19318654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8452009                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779096                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3007486     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1691607     20.01%     55.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1231150     14.57%     70.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       814339      9.63%     79.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       818267      9.68%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       393458      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350322      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65321      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80059      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8452009                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          81885     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16205     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16965     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12576748     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189461      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1479973      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789021      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15036933                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772330                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115055                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38671066                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25157280                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14617073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15151988                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46681                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724568                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          632                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227632                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903611                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27475                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4986                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18847337                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1856676                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       947522                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1735                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247712                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14757763                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1381561                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279170                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2151168                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2095925                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            769607                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739426                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14623476                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14617073                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9469070                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26910132                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722843                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351878                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10128772                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12485427                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6361936                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216747                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7548398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654050                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2874377     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2168050     28.72%     66.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       819919     10.86%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       457697      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       388674      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173976      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165953      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113862      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       385890      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7548398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10128772                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12485427                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1851996                       # Number of memory references committed
system.switch_cpus2.commit.loads              1132107                       # Number of loads committed
system.switch_cpus2.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1811575                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11240073                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258253                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       385890                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26009871                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38598910                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10128772                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12485427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10128772                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837641                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837641                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.193829                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.193829                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66281385                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20335589                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19163745                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3460                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8484274                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3125448                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2544823                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       210204                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1331973                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229596                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320424                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9369                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3452373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17077279                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3125448                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1550020                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3587046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1075591                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        502148                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1687397                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8403521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4816475     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          193573      2.30%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252736      3.01%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378829      4.51%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368192      4.38%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          281083      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166305      1.98%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249023      2.96%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1697305     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8403521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368381                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.012816                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3566991                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       491034                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3456486                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27262                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861747                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       528127                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20423240                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861747                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3757318                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102845                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       113168                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3288994                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279443                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19823407                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120407                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27626755                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92309640                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92309640                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17136762                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10489993                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4154                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2314                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           795284                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1836530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18764                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       326156                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18415058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14819081                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28208                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6006538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18268703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8403521                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897082                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2897180     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1855386     22.08%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1199324     14.27%     70.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817131      9.72%     80.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762856      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407200      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299491      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90340      1.08%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74613      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8403521                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72557     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14847     14.16%     83.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17453     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12332451     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209327      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1673      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1462359      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813271      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14819081                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.746653                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104857                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007076                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38174748                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24425616                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14402992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14923938                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50952                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       705459                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246622                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861747                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60244                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9895                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18419002                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1836530                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971562                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2267                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247147                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14535447                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1377755                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283634                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2173169                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2036346                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795414                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713222                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14406970                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14402992                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9249150                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25965007                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.697610                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356216                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10036060                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12335631                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6083398                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213421                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7541774                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635641                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2886652     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2178526     28.89%     67.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800258     10.61%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459766      6.10%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       382385      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       190218      2.52%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187361      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80369      1.07%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       376239      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7541774                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10036060                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12335631                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1856011                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131071                       # Number of loads committed
system.switch_cpus3.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769450                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11118799                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251755                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       376239                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25584564                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37700275                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10036060                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12335631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10036060                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845379                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845379                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.182901                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.182901                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65409861                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19894643                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18866281                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           2487                       # number of replacements
system.l2.tagsinuse                      131071.960405                       # Cycle average of tags in use
system.l2.total_refs                          2806650                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133559                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.014308                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         37014.878847                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.970572                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    356.333798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    587.709350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.962482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    134.627358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.968822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    211.827288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             44.858791                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24043.163035                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          32732.192168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst             87.571059                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          14287.896172                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          21517.032950                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.282401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002719                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.004484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001616                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.183435                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.249727                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.109008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.164162                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4718                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   23184                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9756                       # number of Writeback hits
system.l2.Writeback_hits::total                  9756                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4718                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23184                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9153                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6196                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3117                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4718                       # number of overall hits
system.l2.overall_hits::total                   23184                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          674                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          396                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2487                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          674                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          396                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2487                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          674                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1103                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          261                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          396                       # number of overall misses
system.l2.overall_misses::total                  2487                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       517220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     31392159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       534122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     50081778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       736557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12165107                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       506732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     17036765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       112970440                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       517220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     31392159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       534122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     50081778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       736557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12165107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       506732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     17036765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        112970440                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       517220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     31392159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       534122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     50081778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       736557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12165107                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       506732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     17036765                       # number of overall miss cycles
system.l2.overall_miss_latency::total       112970440                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25671                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9756                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9756                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7299                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3378                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25671                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7299                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3378                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25671                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.068587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.077265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.077434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.096880                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.068587                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.077265                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077434                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096880                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.068587                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.077265                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077434                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096880                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        47020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46575.903561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45405.057117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46034.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46609.605364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 43022.133838                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45424.382791                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        47020                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46575.903561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45405.057117                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46034.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46609.605364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 43022.133838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45424.382791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        47020                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46575.903561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45405.057117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46034.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46609.605364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 43022.133838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45424.382791                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1758                       # number of writebacks
system.l2.writebacks::total                      1758                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          674                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          261                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2487                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2487                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       453139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     27484785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       460628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     43689455                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       645417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10656524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       431863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14725690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     98547501                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       453139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     27484785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       460628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43689455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       645417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10656524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       431863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     14725690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     98547501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       453139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     27484785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       460628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43689455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       645417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10656524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       431863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     14725690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     98547501                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.068587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.077265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.077434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.096880                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.068587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.077265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.068587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.077265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096880                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40778.612760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39609.660018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40338.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40829.593870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 37186.085859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39625.050663                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40778.612760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39609.660018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40338.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40829.593870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 37186.085859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39625.050663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40778.612760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39609.660018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40338.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40829.593870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 37186.085859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39625.050663                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.970554                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573940                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.548094                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.970554                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017581                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882966                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566279                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566279                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566279                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566279                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566279                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566279                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       568590                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       568590                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       568590                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       568590                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       568590                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       568590                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566290                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566290                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566290                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566290                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566290                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566290                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        51690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        51690                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        51690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        51690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        51690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        51690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       528890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       528890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       528890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       528890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       528890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       528890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48080.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9827                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470231                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10083                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17303.404840                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.928026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.071974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898156                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101844                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168475                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945167                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945167                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945167                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945167                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37873                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37873                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37873                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37873                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37873                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    990328136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    990328136                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    990328136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    990328136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    990328136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    990328136                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031395                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031395                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019098                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26148.658305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26148.658305                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26148.658305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26148.658305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26148.658305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26148.658305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3366                       # number of writebacks
system.cpu0.dcache.writebacks::total             3366                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28046                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28046                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28046                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9827                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9827                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9827                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9827                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9827                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    133582185                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    133582185                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    133582185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    133582185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    133582185                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    133582185                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13593.384044                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13593.384044                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13593.384044                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13593.384044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13593.384044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13593.384044                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967689                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595481                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029426.372984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967689                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1514726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1514726                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1514726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1514726                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1514726                       # number of overall hits
system.cpu1.icache.overall_hits::total        1514726                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       727849                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       727849                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       727849                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       727849                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       727849                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       727849                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514743                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42814.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42814.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42814.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       563687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       563687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       563687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       563687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       563687                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       563687                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43360.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7299                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165474520                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7555                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21902.649901                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.989122                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.010878                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046077                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691068                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1737145                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1737145                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1737145                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1737145                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15667                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15667                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    439620917                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    439620917                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    439620917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    439620917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    439620917                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    439620917                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       691068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       691068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752812                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752812                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014756                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014756                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008938                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008938                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28060.312568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28060.312568                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28060.312568                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28060.312568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28060.312568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28060.312568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2658                       # number of writebacks
system.cpu1.dcache.writebacks::total             2658                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8368                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8368                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8368                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8368                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7299                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7299                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7299                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    111445744                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    111445744                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    111445744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    111445744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    111445744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    111445744                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006875                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006875                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004164                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004164                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004164                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004164                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15268.631867                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15268.631867                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15268.631867                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15268.631867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15268.631867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15268.631867                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962441                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007967740                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181748.354978                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962441                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1617175                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1617175                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1617175                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1617175                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1617175                       # number of overall hits
system.cpu2.icache.overall_hits::total        1617175                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       953721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       953721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       953721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       953721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       953721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       953721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1617193                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1617193                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1617193                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1617193                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1617193                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1617193                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52984.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52984.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52984.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52984.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52984.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52984.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       804238                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       804238                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       804238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       804238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       804238                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       804238                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50264.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50264.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50264.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50264.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50264.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50264.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3378                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148912881                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3634                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40977.677766                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.420399                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.579601                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837580                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162420                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1052288                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1052288                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716429                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716429                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1732                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1732                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1730                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1768717                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1768717                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1768717                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1768717                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6971                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6971                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6971                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6971                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6971                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    170320000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    170320000                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    170320000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    170320000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    170320000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    170320000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1059259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1059259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1775688                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1775688                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1775688                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1775688                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006581                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006581                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24432.649548                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24432.649548                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 24432.649548                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24432.649548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 24432.649548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24432.649548                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1137                       # number of writebacks
system.cpu2.dcache.writebacks::total             1137                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3593                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3593                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3593                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3378                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43367304                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43367304                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43367304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43367304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43367304                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43367304                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001902                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001902                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001902                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001902                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12838.159858                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12838.159858                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12838.159858                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12838.159858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12838.159858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12838.159858                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968800                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004910802                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026029.842742                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968800                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1687381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1687381                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1687381                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1687381                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1687381                       # number of overall hits
system.cpu3.icache.overall_hits::total        1687381                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       665061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       665061                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       665061                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       665061                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       665061                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       665061                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1687397                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1687397                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1687397                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1687397                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1687397                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1687397                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41566.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41566.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41566.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       521967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       521967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       521967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       521967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       521967                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       521967                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40151.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5114                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158241742                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5370                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29467.735940                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.211193                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.788807                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883637                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116363                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1047911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1047911                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721238                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721238                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1760                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1769149                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1769149                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1769149                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1769149                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13107                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13361                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13361                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13361                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13361                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    349589111                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    349589111                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12304209                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12304209                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    361893320                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    361893320                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    361893320                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    361893320                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1061018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1782510                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1782510                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1782510                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1782510                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012353                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012353                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007496                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007496                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007496                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007496                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26671.939498                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26671.939498                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48441.767717                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48441.767717                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27085.795973                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27085.795973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27085.795973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27085.795973                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        45501                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        45501                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2595                       # number of writebacks
system.cpu3.dcache.writebacks::total             2595                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7993                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7993                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8247                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8247                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8247                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8247                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5114                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5114                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5114                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5114                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     63757987                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     63757987                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     63757987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     63757987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     63757987                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     63757987                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12467.342002                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12467.342002                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12467.342002                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12467.342002                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12467.342002                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12467.342002                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
