

================================================================
== Vivado HLS Report for 'iosc'
================================================================
* Date:           Fri May 15 11:10:05 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        SC_IO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      2.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (iosc_ssdm_thread_M_iosThrea) | (iosc_ssdm_thread_M_timerThr)
2 --> 
* FSM state operations: 

 <State 1>: 2.52ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !72

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !76

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !80

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !84

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !88

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_switchs_V), !map !92

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_switchs_in_V), !map !96

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_ctrl_in_V), !map !100

ST_1: stg_11 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_second_count_V), !map !104

ST_1: stg_12 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %iosc_second), !map !108

ST_1: stg_13 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %iosc_timerCount_V), !map !112

ST_1: stg_14 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str18, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str19)

ST_1: stg_15 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @p_str, [5 x i8]* @p_str) nounwind

ST_1: iosc_ssdm_thread_M_iosThrea [1/1] 0.00ns
:13  %iosc_ssdm_thread_M_iosThrea = load i1* @iosc_ssdm_thread_M_iosThread, align 1

ST_1: stg_17 [1/1] 0.00ns
:14  br i1 %iosc_ssdm_thread_M_iosThrea, label %1, label %2

ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecProcessDecl([5 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str8, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: iosc_ssdm_thread_M_timerThr [1/1] 0.00ns
:2  %iosc_ssdm_thread_M_timerThr = load i1* @iosc_ssdm_thread_M_timerThread, align 1

ST_1: stg_21 [1/1] 0.00ns
:3  br i1 %iosc_ssdm_thread_M_timerThr, label %3, label %4

ST_1: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecProcessDecl([5 x i8]* @p_str, i32 2, [12 x i8]* @p_str20) nounwind

ST_1: stg_23 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecSensitive([12 x i8]* @p_str20, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecSensitive([12 x i8]* @p_str20, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: stg_25 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_26 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_27 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: stg_28 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: stg_29 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: stg_30 [1/1] 0.00ns
:8  ret void

ST_1: stg_31 [2/2] 2.52ns
:0  call void @"iosc::iosc_iosc::timerThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %iosc_switchs_V, i4* %iosc_switchs_in_V, i4* %iosc_ctrl_in_V, i4* %iosc_second_count_V, i1* %iosc_second, i32* %iosc_timerCount_V)

ST_1: stg_32 [2/2] 1.88ns
:0  call void @"iosc::iosc_iosc::iosThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %iosc_switchs_V, i4* %iosc_switchs_in_V, i4* %iosc_ctrl_in_V, i4* %iosc_second_count_V, i1* %iosc_second, i32* %iosc_timerCount_V)


 <State 2>: 2.44ns
ST_2: stg_33 [1/2] 2.44ns
:0  call void @"iosc::iosc_iosc::timerThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %iosc_switchs_V, i4* %iosc_switchs_in_V, i4* %iosc_ctrl_in_V, i4* %iosc_second_count_V, i1* %iosc_second, i32* %iosc_timerCount_V)

ST_2: stg_34 [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: stg_35 [1/2] 1.37ns
:0  call void @"iosc::iosc_iosc::iosThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %iosc_switchs_V, i4* %iosc_switchs_in_V, i4* %iosc_ctrl_in_V, i4* %iosc_second_count_V, i1* %iosc_second, i32* %iosc_timerCount_V)

ST_2: stg_36 [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: stg_37 [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x756174e30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x756175e80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x756175b20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x756174ad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7561749b0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_switchs_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756174a40; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_switchs_in_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x7561756a0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_ctrl_in_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756175d60; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_second_count_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756175fa0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_second]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756174650; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_timerCount_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756175100; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_ssdm_thread_M_iosThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x756175cd0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ iosc_ssdm_thread_M_timerThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x756174770; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                       (specbitsmap    ) [ 000]
stg_4                       (specbitsmap    ) [ 000]
stg_5                       (specbitsmap    ) [ 000]
stg_6                       (specbitsmap    ) [ 000]
stg_7                       (specbitsmap    ) [ 000]
stg_8                       (specbitsmap    ) [ 000]
stg_9                       (specbitsmap    ) [ 000]
stg_10                      (specbitsmap    ) [ 000]
stg_11                      (specbitsmap    ) [ 000]
stg_12                      (specbitsmap    ) [ 000]
stg_13                      (specbitsmap    ) [ 000]
stg_14                      (specifcore     ) [ 000]
stg_15                      (spectopmodule  ) [ 000]
iosc_ssdm_thread_M_iosThrea (load           ) [ 011]
stg_17                      (br             ) [ 000]
stg_18                      (specprocessdecl) [ 000]
stg_19                      (specsensitive  ) [ 000]
iosc_ssdm_thread_M_timerThr (load           ) [ 010]
stg_21                      (br             ) [ 000]
stg_22                      (specprocessdecl) [ 000]
stg_23                      (specsensitive  ) [ 000]
stg_24                      (specsensitive  ) [ 000]
stg_25                      (specport       ) [ 000]
stg_26                      (specport       ) [ 000]
stg_27                      (specport       ) [ 000]
stg_28                      (specport       ) [ 000]
stg_29                      (specport       ) [ 000]
stg_30                      (ret            ) [ 000]
stg_33                      (call           ) [ 000]
stg_34                      (br             ) [ 000]
stg_35                      (call           ) [ 000]
stg_36                      (br             ) [ 000]
stg_37                      (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iosc_switchs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iosc_switchs_in_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_in_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="iosc_ctrl_in_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_ctrl_in_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="iosc_second_count_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_second_count_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iosc_second">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_second"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="iosc_timerCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_timerCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="iosc_ssdm_thread_M_iosThread">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_ssdm_thread_M_iosThread"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="iosc_ssdm_thread_M_timerThread">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_ssdm_thread_M_timerThread"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc::iosc_iosc::timerThread"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc::iosc_iosc::iosThread"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_iosc_timerThread_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="4" slack="0"/>
<pin id="83" dir="0" index="4" bw="4" slack="0"/>
<pin id="84" dir="0" index="5" bw="4" slack="0"/>
<pin id="85" dir="0" index="6" bw="4" slack="0"/>
<pin id="86" dir="0" index="7" bw="4" slack="0"/>
<pin id="87" dir="0" index="8" bw="4" slack="0"/>
<pin id="88" dir="0" index="9" bw="4" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="0"/>
<pin id="90" dir="0" index="11" bw="32" slack="0"/>
<pin id="91" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_31/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_iosc_iosThread_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="4" slack="0"/>
<pin id="109" dir="0" index="4" bw="4" slack="0"/>
<pin id="110" dir="0" index="5" bw="4" slack="0"/>
<pin id="111" dir="0" index="6" bw="4" slack="0"/>
<pin id="112" dir="0" index="7" bw="4" slack="0"/>
<pin id="113" dir="0" index="8" bw="4" slack="0"/>
<pin id="114" dir="0" index="9" bw="4" slack="0"/>
<pin id="115" dir="0" index="10" bw="1" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_32/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="iosc_ssdm_thread_M_iosThrea_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iosc_ssdm_thread_M_iosThrea/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="iosc_ssdm_thread_M_timerThr_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iosc_ssdm_thread_M_timerThr/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="iosc_ssdm_thread_M_iosThrea_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="iosc_ssdm_thread_M_iosThrea "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="74" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {1 2 }
	Port: iosc_switchs_V | {1 2 }
	Port: iosc_switchs_in_V | {1 2 }
	Port: iosc_ctrl_in_V | {1 2 }
	Port: iosc_second_count_V | {1 2 }
	Port: iosc_second | {1 2 }
	Port: iosc_timerCount_V | {1 2 }
  - Chain level:
	State 1
		stg_17 : 1
		stg_21 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_iosc_timerThread_fu_78 |  3.142  |    1    |   104   |
|          |  grp_iosc_iosThread_fu_104 |  1.571  |    2    |    23   |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  4.713  |    3    |   127   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|iosc_ssdm_thread_M_iosThrea_reg_139|    1   |
+-----------------------------------+--------+
|               Total               |    1   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    3   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    4   |   127  |
+-----------+--------+--------+--------+
