#VRML_SIM R2019a utf8

PROTO SolidSlot [
  field MFNode slot []
]
{
  Solid {
    children IS slot
  }
}
