Source Block: oh/etx/hdl/etx_protocol.v@124:139@HdlStmProcess
   reg     rd_wait_sync;
   reg     wr_wait_sync;
   reg     e_tx_rd_wait;
   reg     e_tx_wr_wait;
   
   always @ (posedge tx_lclk_par) 
     begin
	rd_wait_sync <= tx_rd_wait;
	e_tx_rd_wait <= rd_wait_sync;
	wr_wait_sync <= tx_wr_wait;
	e_tx_wr_wait <= wr_wait_sync;
     end
   
endmodule // e_tx_protocol



Diff Content:
+ 135    assign ecfg_tx_datain[1:0] = {e_tx_wr_wait,
+ 135 				 e_tx_rd_wait};

Clone Blocks:
