{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481033959269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481033959271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 09:19:18 2016 " "Processing started: Tue Dec 06 09:19:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481033959271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481033959271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481033959272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481033960955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_float.v 1 1 " "Found 1 design units, including 1 entities, in source file int_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_to_float " "Found entity 1: int_to_float" {  } { { "int_to_float.v" "" { Text "C:/NN_FPGA/XOR/int_to_float.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/test_bench_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/test_bench_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_tb " "Found entity 1: test_bench_tb" {  } { { "multiplier/test_bench_tb.v" "" { Text "C:/NN_FPGA/XOR/multiplier/test_bench_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "multiplier/test_bench.v" "" { Text "C:/NN_FPGA/XOR/multiplier/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier/multiplier.v" "" { Text "C:/NN_FPGA/XOR/multiplier/multiplier.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_writer.v(105) " "Verilog HDL information at file_writer.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_writer.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_writer.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481033961409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_writer " "Found entity 1: file_writer" {  } { { "multiplier/file_writer.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_writer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reader_b.v(116) " "Verilog HDL information at file_reader_b.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_reader_b.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_b.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481033961424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_reader_b.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_reader_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reader_b " "Found entity 1: file_reader_b" {  } { { "multiplier/file_reader_b.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_b.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reader_a.v(116) " "Verilog HDL information at file_reader_a.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_reader_a.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_a.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481033961440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_reader_a.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_reader_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reader_a " "Found entity 1: file_reader_a" {  } { { "multiplier/file_reader_a.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_a.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033961441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033961441 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/NN_FPGA/XOR/FP_MUL.v C:/NN_FPGA/XOR/db/FP_MUL.v " "Clear box output file C:/NN_FPGA/XOR/FP_MUL.v is not compatible with the current compile. Used regenerated output file C:/NN_FPGA/XOR/db/FP_MUL.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1481033962200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fp_mul.v 2 2 " "Found 2 design units, including 2 entities, in source file db/fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MUL_altfp_mult_trn " "Found entity 1: FP_MUL_altfp_mult_trn" {  } { { "db/FP_MUL.v" "" { Text "C:/NN_FPGA/XOR/db/FP_MUL.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962205 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_MUL " "Found entity 2: FP_MUL" {  } { { "db/FP_MUL.v" "" { Text "C:/NN_FPGA/XOR/db/FP_MUL.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4_32 " "Found entity 1: adder4_32" {  } { { "adder4_32.v" "" { Text "C:/NN_FPGA/XOR/adder4_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_16 " "Found entity 1: multiplier_16" {  } { { "multiplier_16.v" "" { Text "C:/NN_FPGA/XOR/multiplier_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32 " "Found entity 1: multiplier_32" {  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file fixed_point_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_point_multiplier " "Found entity 1: fixed_point_multiplier" {  } { { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ChipInterface.sv(259) " "Verilog HDL information at ChipInterface.sv(259): always construct contains both blocking and non-blocking assignments" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 259 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481033962259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ChipInterface.sv(283) " "Verilog HDL information at ChipInterface.sv(283): always construct contains both blocking and non-blocking assignments" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481033962259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipinterface.sv 4 4 " "Found 4 design units, including 4 entities, in source file chipinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962260 ""} { "Info" "ISGN_ENTITY_NAME" "2 ToppTest " "Found entity 2: ToppTest" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962260 ""} { "Info" "ISGN_ENTITY_NAME" "3 TopTest " "Found entity 3: TopTest" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962260 ""} { "Info" "ISGN_ENTITY_NAME" "4 NeuralHookup " "Found entity 4: NeuralHookup" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu.v 2 2 " "Found 2 design units, including 2 entities, in source file mu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mu_altfp_mult_41o " "Found entity 1: mu_altfp_mult_41o" {  } { { "mu.v" "" { Text "C:/NN_FPGA/XOR/mu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962336 ""} { "Info" "ISGN_ENTITY_NAME" "2 mu " "Found entity 2: mu" {  } { { "mu.v" "" { Text "C:/NN_FPGA/XOR/mu.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mu.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mu " "Found entity 1: FP_Mu" {  } { { "FP_Mu.v" "" { Text "C:/NN_FPGA/XOR/FP_Mu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033962351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033962351 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/NN_FPGA/XOR/CONVERT.v C:/NN_FPGA/XOR/db/CONVERT.v " "Clear box output file C:/NN_FPGA/XOR/CONVERT.v is not compatible with the current compile. Used regenerated output file C:/NN_FPGA/XOR/db/CONVERT.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1481033963243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/convert.v 12 12 " "Found 12 design units, including 12 entities, in source file db/convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERT_altbarrel_shift_n3g " "Found entity 1: CONVERT_altbarrel_shift_n3g" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONVERT_altpriority_encoder_3e8 " "Found entity 2: CONVERT_altpriority_encoder_3e8" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONVERT_altpriority_encoder_6e8 " "Found entity 3: CONVERT_altpriority_encoder_6e8" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONVERT_altpriority_encoder_be8 " "Found entity 4: CONVERT_altpriority_encoder_be8" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONVERT_altpriority_encoder_rf8 " "Found entity 5: CONVERT_altpriority_encoder_rf8" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONVERT_altpriority_encoder_3v7 " "Found entity 6: CONVERT_altpriority_encoder_3v7" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONVERT_altpriority_encoder_6v7 " "Found entity 7: CONVERT_altpriority_encoder_6v7" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONVERT_altpriority_encoder_bv7 " "Found entity 8: CONVERT_altpriority_encoder_bv7" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONVERT_altpriority_encoder_r08 " "Found entity 9: CONVERT_altpriority_encoder_r08" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONVERT_altpriority_encoder_qb6 " "Found entity 10: CONVERT_altpriority_encoder_qb6" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "11 CONVERT_altfp_convert_l1n " "Found entity 11: CONVERT_altfp_convert_l1n" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""} { "Info" "ISGN_ENTITY_NAME" "12 CONVERT " "Found entity 12: CONVERT" {  } { { "db/CONVERT.v" "" { Text "C:/NN_FPGA/XOR/db/CONVERT.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033963250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481033963450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeuralHookup NeuralHookup:nh " "Elaborating entity \"NeuralHookup\" for hierarchy \"NeuralHookup:nh\"" {  } { { "ChipInterface.sv" "nh" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iw ChipInterface.sv(158) " "Verilog HDL or VHDL warning at ChipInterface.sv(158): object \"iw\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481033963487 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "numIterations ChipInterface.sv(239) " "Verilog HDL warning at ChipInterface.sv(239): initial value for variable numIterations should be constant" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 239 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1481033963492 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "input_values ChipInterface.sv(239) " "Verilog HDL warning at ChipInterface.sv(239): initial value for variable input_values should be constant" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 239 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1481033963492 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ChipInterface.sv(261) " "Verilog HDL assignment warning at ChipInterface.sv(261): truncated value with size 32 to match size of target (4)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481033963492 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hexDisplays ChipInterface.sv(123) " "Output port \"hexDisplays\" at ChipInterface.sv(123) has no driver" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481033963523 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[0\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[0\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963538 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[1\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[1\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963538 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[2\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[2\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[3\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[3\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[4\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[4\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[5\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[5\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[6\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[6\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[7\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[7\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[8\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[8\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[9\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[9\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963539 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[10\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[10\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[11\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[11\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[12\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[12\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[13\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[13\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[14\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[14\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[15\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[15\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[16\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[16\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963540 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[17\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[17\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[18\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[18\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[19\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[19\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[20\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[20\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[21\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[21\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[22\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[22\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[23\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[23\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963541 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[24\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[24\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[25\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[25\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[26\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[26\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[27\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[27\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[28\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[28\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[29\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[29\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963542 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[30\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[30\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[31\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[0\]\[31\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[0\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[0\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[1\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[1\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[2\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[2\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[3\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[3\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963543 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[4\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[4\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[5\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[5\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[6\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[6\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[7\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[7\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[8\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[8\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[9\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[9\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[10\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[10\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[11\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[11\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963544 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[12\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[12\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[13\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[13\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[14\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[14\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[15\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[15\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[16\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[16\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[17\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[17\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[18\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[18\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[19\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[19\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963545 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[20\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[20\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[21\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[21\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[22\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[22\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[23\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[23\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[24\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[24\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[25\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[25\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[26\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[26\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963546 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[27\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[27\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[28\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[28\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[29\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[29\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[30\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[30\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[31\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[1\]\[31\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[0\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[0\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[1\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[1\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[2\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[2\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963547 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[3\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[3\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[4\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[4\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[5\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[5\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[6\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[6\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[7\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[7\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[8\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[8\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[9\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[9\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[10\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[10\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963548 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[11\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[11\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[12\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[12\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[13\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[13\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[14\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[14\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[15\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[15\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[16\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[16\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[17\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[17\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[18\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[18\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963549 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[19\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[19\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[20\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[20\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[21\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[21\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[22\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[22\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[23\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[23\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[24\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[24\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[25\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[25\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[26\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[26\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963550 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[27\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[27\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[28\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[28\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[29\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[29\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[30\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[30\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[31\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[2\]\[31\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[0\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[0\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[1\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[1\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[2\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[2\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963551 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[3\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[3\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[4\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[4\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[5\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[5\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[6\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[6\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[7\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[7\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[8\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[8\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[9\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[9\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[10\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[10\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963552 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[11\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[11\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[12\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[12\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[13\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[13\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[14\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[14\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[15\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[15\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[16\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[16\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[17\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[17\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963553 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[18\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[18\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[19\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[19\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[20\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[20\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[21\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[21\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[22\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[22\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[23\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[23\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[24\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[24\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[25\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[25\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963554 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[26\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[26\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[27\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[27\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[28\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[28\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[29\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[29\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[30\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[30\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[31\] ChipInterface.sv(280) " "Inferred latch for \"stored_hidden_error\[3\]\[31\]\" at ChipInterface.sv(280)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[0\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[0\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[1\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[1\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963555 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[2\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[2\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[3\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[3\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[4\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[4\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[5\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[5\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[6\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[6\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[7\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[7\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[8\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[8\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963556 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[9\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[9\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[10\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[10\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[11\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[11\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[12\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[12\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[13\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[13\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[14\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[14\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[15\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[15\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[16\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[16\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963557 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[17\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[17\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[18\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[18\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[19\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[19\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[20\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[20\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[21\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[21\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[22\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[22\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[23\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[23\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[24\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[24\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963558 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[25\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[25\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[26\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[26\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[27\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[27\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[28\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[28\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[29\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[29\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[30\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[30\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[31\] ChipInterface.sv(278) " "Inferred latch for \"stored_output_error\[31\]\" at ChipInterface.sv(278)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481033963559 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hidden_products " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hidden_products\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1481033963632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stored_hidden_weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stored_hidden_weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1481033963633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hidden_correction " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hidden_correction\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1481033963633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_point_multiplier NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT " "Elaborating entity \"fixed_point_multiplier\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\"" {  } { { "ChipInterface.sv" "OERR_MULT" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32 NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2 " "Elaborating entity \"multiplier_32\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\"" {  } { { "fixed_point_multiplier.sv" "int1int2" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_32.v" "lpm_mult_component" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033963889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963890 ""}  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481033963890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481033963995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481033963995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033963999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm " "Elaborating entity \"sigmoid\" for hierarchy \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\"" {  } { { "ChipInterface.sv" "HID_MULTS_INNER\[0\].sigm" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481033964146 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[31\] " "Net \"NeuralHookup:nh\|learn_rate\[31\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[31\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[30\] " "Net \"NeuralHookup:nh\|learn_rate\[30\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[30\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[29\] " "Net \"NeuralHookup:nh\|learn_rate\[29\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[29\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[28\] " "Net \"NeuralHookup:nh\|learn_rate\[28\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[28\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[27\] " "Net \"NeuralHookup:nh\|learn_rate\[27\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[27\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[26\] " "Net \"NeuralHookup:nh\|learn_rate\[26\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[26\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[25\] " "Net \"NeuralHookup:nh\|learn_rate\[25\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[25\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[24\] " "Net \"NeuralHookup:nh\|learn_rate\[24\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[24\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[23\] " "Net \"NeuralHookup:nh\|learn_rate\[23\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[23\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[22\] " "Net \"NeuralHookup:nh\|learn_rate\[22\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[22\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[21\] " "Net \"NeuralHookup:nh\|learn_rate\[21\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[21\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[20\] " "Net \"NeuralHookup:nh\|learn_rate\[20\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[20\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[19\] " "Net \"NeuralHookup:nh\|learn_rate\[19\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[19\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[18\] " "Net \"NeuralHookup:nh\|learn_rate\[18\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[18\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[17\] " "Net \"NeuralHookup:nh\|learn_rate\[17\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[17\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[16\] " "Net \"NeuralHookup:nh\|learn_rate\[16\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[16\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[15\] " "Net \"NeuralHookup:nh\|learn_rate\[15\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[15\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[14\] " "Net \"NeuralHookup:nh\|learn_rate\[14\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[14\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[13\] " "Net \"NeuralHookup:nh\|learn_rate\[13\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[13\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[12\] " "Net \"NeuralHookup:nh\|learn_rate\[12\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[12\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[11\] " "Net \"NeuralHookup:nh\|learn_rate\[11\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[11\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[10\] " "Net \"NeuralHookup:nh\|learn_rate\[10\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[10\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[9\] " "Net \"NeuralHookup:nh\|learn_rate\[9\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[9\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[8\] " "Net \"NeuralHookup:nh\|learn_rate\[8\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[8\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[7\] " "Net \"NeuralHookup:nh\|learn_rate\[7\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[7\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[6\] " "Net \"NeuralHookup:nh\|learn_rate\[6\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[6\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[5\] " "Net \"NeuralHookup:nh\|learn_rate\[5\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[5\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[4\] " "Net \"NeuralHookup:nh\|learn_rate\[4\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[4\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[3\] " "Net \"NeuralHookup:nh\|learn_rate\[3\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[3\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[2\] " "Net \"NeuralHookup:nh\|learn_rate\[2\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[2\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[1\] " "Net \"NeuralHookup:nh\|learn_rate\[1\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[1\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[0\] " "Net \"NeuralHookup:nh\|learn_rate\[0\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[0\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481033966396 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 455 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 446 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 392 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 386 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 347 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 343 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967099 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481033967099 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481033967099 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 432 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 415 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 410 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 438 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033967151 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481033967151 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481033967151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481033968027 "|ChipInterface|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481033968027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "495 " "495 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481033968047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NN_FPGA/XOR/output_files/XOR.map.smsg " "Generated suppressed messages file C:/NN_FPGA/XOR/output_files/XOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481033969686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481033970315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033970315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481033971277 "|ChipInterface|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481033971277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481033971279 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481033971279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481033971279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 485 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 485 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481033971451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 09:19:31 2016 " "Processing ended: Tue Dec 06 09:19:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481033971451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481033971451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481033971451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481033971451 ""}
