
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Tue Mar  5 19:37:10 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock                           Clock                     Clock
Level     Clock                               Frequency     Period        Type                            Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------
0 -       divide|clock                        279.4 MHz     3.580         inferred                        Autoconstr_clkgroup_0     140  
1 .         divide|state_derived_clock[1]     279.4 MHz     3.580         derived (from divide|clock)     Autoconstr_clkgroup_0     8354 
1 .         divide|state_derived_clock[3]     279.4 MHz     3.580         derived (from divide|clock)     Autoconstr_clkgroup_0     161  
=========================================================================================================================================


Clock Load Summary
******************

                                  Clock     Source                            Clock Pin         Non-clock Pin       Non-clock Pin          
Clock                             Load      Pin                               Seq Example       Seq Example         Comb Example           
-------------------------------------------------------------------------------------------------------------------------------------------
divide|clock                      140       clock(port)                       count[6:0].C      -                   -                      
divide|state_derived_clock[1]     8354      state[3:0].Q[1](statemachine)     sign.C            acc[64:0].D[64]     quo_next[63:0].SEL(mux)
divide|state_derived_clock[3]     161       state[3:0].Q[3](statemachine)     d_out[31:0].C     acc[64:0].E         un1_state_2.I[0](inv)  
===========================================================================================================================================
