

================================================================
== Vivado HLS Report for 'memcachedPipeline_merger'
================================================================
* Date:           Wed Oct 21 12:18:39 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      2.91|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.91ns
ST_1: mergerState_load [1/1] 0.00ns
codeRepl:23  %mergerState_load = load i1* @mergerState, align 1

ST_1: dramOrFlash_V_1_load [1/1] 0.00ns
codeRepl:24  %dramOrFlash_V_1_load = load i1* @dramOrFlash_V_1, align 1

ST_1: stg_5 [1/1] 0.00ns
codeRepl:25  br i1 %mergerState_load, label %5, label %0

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merger_V, i32 1) nounwind

ST_1: stg_7 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %2

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merger_V, i32 1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:1  br i1 %tmp_1, label %3, label %._crit_edge86

ST_1: tmp_2317 [1/1] 2.91ns
:0  %tmp_2317 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V) nounwind

ST_1: stg_11 [1/1] 0.89ns
:2  store i1 true, i1* @dramOrFlash_V_1, align 1

ST_1: stg_12 [1/1] 0.89ns
:3  store i1 true, i1* @mergerState, align 1

ST_1: tmp273 [1/1] 2.91ns
:0  %tmp273 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merger_V) nounwind

ST_1: stg_14 [1/1] 0.89ns
:2  store i1 false, i1* @dramOrFlash_V_1, align 1

ST_1: stg_15 [1/1] 0.89ns
:3  store i1 true, i1* @mergerState, align 1

ST_1: stg_16 [1/1] 0.00ns
:0  br i1 %dramOrFlash_V_1_load, label %.critedge, label %6

ST_1: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merger_V, i32 1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:1  br i1 %tmp_3, label %7, label %._crit_edge90

ST_1: tmp_4361 [1/1] 2.91ns
:0  %tmp_4361 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merger_V) nounwind

ST_1: tmp_EOP_V_1 [1/1] 0.00ns
:1  %tmp_EOP_V_1 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_4361, i32 127)

ST_1: stg_21 [1/1] 0.00ns
:3  br i1 %tmp_EOP_V_1, label %8, label %._crit_edge89

ST_1: stg_22 [1/1] 0.89ns
:0  store i1 false, i1* @mergerState, align 1

ST_1: tmp_2 [1/1] 0.00ns
.critedge:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merger_V, i32 1) nounwind

ST_1: stg_24 [1/1] 0.00ns
.critedge:1  br i1 %tmp_2, label %9, label %._crit_edge90

ST_1: tmp_6 [1/1] 2.91ns
:0  %tmp_6 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V) nounwind

ST_1: tmp_EOP_V [1/1] 0.00ns
:1  %tmp_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_6, i32 127)

ST_1: stg_27 [1/1] 0.00ns
:3  br i1 %tmp_EOP_V, label %10, label %._crit_edge92

ST_1: stg_28 [1/1] 0.89ns
:0  store i1 false, i1* @mergerState, align 1


 <State 2>: 2.91ns
ST_2: stg_29 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1370, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1371, [1 x i8]* @str1371, [8 x i8]* @str1370) nounwind

ST_2: stg_30 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1366, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1367, [1 x i8]* @str1367, [8 x i8]* @str1366) nounwind

ST_2: stg_31 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1362, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1363, [1 x i8]* @str1363, [8 x i8]* @str1362) nounwind

ST_2: stg_32 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1358, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1359, [1 x i8]* @str1359, [8 x i8]* @str1358) nounwind

ST_2: stg_33 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1354, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1355, [1 x i8]* @str1355, [8 x i8]* @str1354) nounwind

ST_2: stg_34 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1350, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1351, [1 x i8]* @str1351, [8 x i8]* @str1350) nounwind

ST_2: stg_35 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1346, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1347, [1 x i8]* @str1347, [8 x i8]* @str1346) nounwind

ST_2: stg_36 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1342, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1343, [1 x i8]* @str1343, [8 x i8]* @str1342) nounwind

ST_2: stg_37 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1338, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1339, [1 x i8]* @str1339, [8 x i8]* @str1338) nounwind

ST_2: stg_38 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1334, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1335, [1 x i8]* @str1335, [8 x i8]* @str1334) nounwind

ST_2: stg_39 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1330, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1331, [1 x i8]* @str1331, [8 x i8]* @str1330) nounwind

ST_2: stg_40 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1326, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1327, [1 x i8]* @str1327, [8 x i8]* @str1326) nounwind

ST_2: stg_41 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1322, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1323, [1 x i8]* @str1323, [8 x i8]* @str1322) nounwind

ST_2: stg_42 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merger_V, [8 x i8]* @str1318, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1319, [1 x i8]* @str1319, [8 x i8]* @str1318) nounwind

ST_2: stg_43 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1258, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1259, [1 x i8]* @str1259, [8 x i8]* @str1258) nounwind

ST_2: stg_44 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1254, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1255, [1 x i8]* @str1255, [8 x i8]* @str1254) nounwind

ST_2: stg_45 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1250, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1251, [1 x i8]* @str1251, [8 x i8]* @str1250) nounwind

ST_2: stg_46 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1246, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1247, [1 x i8]* @str1247, [8 x i8]* @str1246) nounwind

ST_2: stg_47 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1242, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1243, [1 x i8]* @str1243, [8 x i8]* @str1242) nounwind

ST_2: stg_48 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1238, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1239, [1 x i8]* @str1239, [8 x i8]* @str1238) nounwind

ST_2: stg_49 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseFormatter_V, [8 x i8]* @str1234, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1235, [1 x i8]* @str1235, [8 x i8]* @str1234) nounwind

ST_2: stg_50 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str37, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str138, [1 x i8]* @p_str138) nounwind

ST_2: stg_51 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str138) nounwind

ST_2: stg_52 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseFormatter_V, i256 %tmp_2317) nounwind

ST_2: stg_53 [1/1] 0.00ns
:4  br label %._crit_edge86

ST_2: stg_54 [1/1] 0.00ns
._crit_edge86:0  br label %4

ST_2: stg_55 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseFormatter_V, i256 %tmp273) nounwind

ST_2: stg_56 [1/1] 0.00ns
:4  br label %4

ST_2: stg_57 [1/1] 0.00ns
:0  br label %._crit_edge85

ST_2: stg_58 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseFormatter_V, i256 %tmp_4361) nounwind

ST_2: stg_59 [1/1] 0.00ns
:1  br label %._crit_edge89

ST_2: stg_60 [1/1] 0.00ns
._crit_edge89:0  br label %11

ST_2: stg_61 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseFormatter_V, i256 %tmp_6) nounwind

ST_2: stg_62 [1/1] 0.00ns
:1  br label %._crit_edge92

ST_2: stg_63 [1/1] 0.00ns
._crit_edge92:0  br label %._crit_edge90

ST_2: stg_64 [1/1] 0.00ns
._crit_edge90:0  br label %11

ST_2: stg_65 [1/1] 0.00ns
:0  br label %._crit_edge85

ST_2: stg_66 [1/1] 0.00ns
._crit_edge85:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
