#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1120-gd8cb29f6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560bd759a640 .scope module, "uart_tx_tb" "uart_tx_tb" 2 2;
 .timescale -9 -9;
P_0x560bd7578aa0 .param/l "delay" 0 2 16, +C4<00000000000000000000000000010100>;
P_0x560bd7578ae0 .param/l "period" 0 2 15, +C4<00000000000000000000000000001010>;
v0x560bd75b9210_0 .var "Baud_Rate", 16 0;
v0x560bd75b92f0_0 .var "UART_STA_TX", 0 0;
v0x560bd75b93b0_0 .net "UART_TXD", 0 0, v0x560bd75b88e0_0;  1 drivers
v0x560bd75b94b0_0 .var "UART_TxREG", 7 0;
v0x560bd75b9580_0 .var "clk", 0 0;
v0x560bd75b96c0_0 .var "index", 10 0;
v0x560bd75b9760_0 .var "recieved_bits", 10 0;
v0x560bd75b9800_0 .var "rst", 0 0;
E_0x560bd75879a0 .event anyedge, v0x560bd75b88e0_0;
S_0x560bd759a870 .scope module, "u1_tx" "uart_tx" 2 19, 3 1 0, S_0x560bd759a640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 17 "Baud_Rate";
    .port_info 3 /INPUT 1 "UART_STA_TX";
    .port_info 4 /INPUT 8 "UART_TxREG";
    .port_info 5 /OUTPUT 1 "UART_TXD";
P_0x560bd758fa20 .param/l "IDLE" 0 3 18, C4<00001>;
P_0x560bd758fa60 .param/l "data_bits" 0 3 20, C4<00100>;
P_0x560bd758faa0 .param/l "parity_bit" 0 3 21, C4<01000>;
P_0x560bd758fae0 .param/l "start_bit" 0 3 19, C4<00010>;
P_0x560bd758fb20 .param/l "stop_bit" 0 3 22, C4<10000>;
v0x560bd75b8760_0 .net "Baud_Rate", 16 0, v0x560bd75b9210_0;  1 drivers
v0x560bd75b8840_0 .net "UART_STA_TX", 0 0, v0x560bd75b92f0_0;  1 drivers
v0x560bd75b88e0_0 .var "UART_TXD", 0 0;
v0x560bd75b89b0_0 .net "UART_TxREG", 7 0, v0x560bd75b94b0_0;  1 drivers
v0x560bd75b8a90_0 .net "clk", 0 0, v0x560bd75b9580_0;  1 drivers
v0x560bd75b8b80_0 .var "current_state", 4 0;
v0x560bd75b8c40_0 .var "next_state", 4 0;
v0x560bd75b8d20_0 .net "parity_check_bit", 0 0, L_0x560bd75b98f0;  1 drivers
v0x560bd75b8de0_0 .net "rst", 0 0, v0x560bd75b9800_0;  1 drivers
v0x560bd75b8eb0_0 .net "tick", 3 0, v0x560bd75b8500_0;  1 drivers
v0x560bd75b8f80_0 .net "tick_spike", 3 0, v0x560bd75b85e0_0;  1 drivers
v0x560bd75b9050_0 .var "transmitted_bit_index", 3 0;
E_0x560bd7587380 .event posedge, v0x560bd75b8500_0;
L_0x560bd75b98f0 .reduce/xor v0x560bd75b94b0_0;
S_0x560bd758fd00 .scope module, "u1_tx" "uart_baud_generator" 3 25, 4 2 0, S_0x560bd759a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 17 "Baud_Rate";
    .port_info 3 /OUTPUT 4 "tick";
    .port_info 4 /OUTPUT 4 "tick_spike";
P_0x560bd759c7c0 .param/l "clock_frequency" 0 4 4, C4<00000101111101011110000100000000>;
v0x560bd75929a0_0 .net "Baud_Rate", 16 0, v0x560bd75b9210_0;  alias, 1 drivers
v0x560bd7592840_0 .var "acc", 13 0;
v0x560bd7592580_0 .net "clk", 0 0, v0x560bd75b9580_0;  alias, 1 drivers
v0x560bd757a8f0_0 .var "count", 13 0;
v0x560bd757b230_0 .net "rst", 0 0, v0x560bd75b9800_0;  alias, 1 drivers
v0x560bd75b8500_0 .var "tick", 3 0;
v0x560bd75b85e0_0 .var "tick_spike", 3 0;
E_0x560bd7587610/0 .event anyedge, v0x560bd75929a0_0;
E_0x560bd7587610/1 .event posedge, v0x560bd7592580_0;
E_0x560bd7587610 .event/or E_0x560bd7587610/0, E_0x560bd7587610/1;
E_0x560bd7571c20/0 .event negedge, v0x560bd757b230_0;
E_0x560bd7571c20/1 .event posedge, v0x560bd7592580_0;
E_0x560bd7571c20 .event/or E_0x560bd7571c20/0, E_0x560bd7571c20/1;
E_0x560bd757f3b0 .event posedge, v0x560bd7592580_0;
    .scope S_0x560bd758fd00;
T_0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x560bd757a8f0_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bd75b8500_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bd75b85e0_0, 0, 4;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %end;
    .thread T_0;
    .scope S_0x560bd758fd00;
T_1 ;
    %wait E_0x560bd757f3b0;
    %load/vec4 v0x560bd75b8500_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x560bd75b85e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560bd75b85e0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560bd758fd00;
T_2 ;
    %wait E_0x560bd7571c20;
    %load/vec4 v0x560bd757b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bd75b8500_0, 0, 4;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x560bd757a8f0_0, 0, 14;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560bd757a8f0_0;
    %load/vec4 v0x560bd7592840_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x560bd75b8500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560bd75b8500_0, 0;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x560bd757a8f0_0, 0, 14;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x560bd757a8f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x560bd757a8f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560bd758fd00;
T_3 ;
    %wait E_0x560bd7587610;
    %load/vec4 v0x560bd75929a0_0;
    %dup/vec4;
    %pushi/vec4 1200, 0, 17;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2400, 0, 17;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4800, 0, 17;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9600, 0, 17;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14400, 0, 17;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 19200, 0, 17;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 28800, 0, 17;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 38400, 0, 17;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 57600, 0, 17;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 115200, 0, 17;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 650, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 5207, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 2603, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 1301, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 650, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 433, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 325, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 216, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 162, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 108, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 53, 0, 14;
    %store/vec4 v0x560bd7592840_0, 0, 14;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560bd759a870;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bd75b9050_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x560bd759a870;
T_5 ;
    %wait E_0x560bd757f3b0;
    %vpi_call 3 29 "$monitor", "UART_TXD = %b, current_state = %b \012", v0x560bd75b88e0_0, v0x560bd75b8b80_0, " " {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x560bd759a870;
T_6 ;
    %wait E_0x560bd757f3b0;
    %load/vec4 v0x560bd75b8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x560bd75b8c40_0;
    %assign/vec4 v0x560bd75b8b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x560bd75b8b80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560bd759a870;
T_7 ;
    %wait E_0x560bd7587380;
    %load/vec4 v0x560bd75b8b80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b88e0_0, 0, 1;
    %load/vec4 v0x560bd75b8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.8 ;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x560bd75b8f80_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bd75b88e0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.10 ;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x560bd75b8f80_0;
    %cmpi/u 9, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz  T_7.11, 5;
    %load/vec4 v0x560bd75b9050_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_7.13, 5;
    %load/vec4 v0x560bd75b89b0_0;
    %load/vec4 v0x560bd75b9050_0;
    %part/u 1;
    %store/vec4 v0x560bd75b88e0_0, 0, 1;
    %load/vec4 v0x560bd75b9050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560bd75b9050_0, 0;
    %vpi_call 3 73 "$monitor", "UART_TXD = %b, current_state = %b \012", v0x560bd75b88e0_0, v0x560bd75b8b80_0, " " {0 0 0};
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bd75b9050_0, 0, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.14 ;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.12 ;
    %jmp T_7.6;
T_7.3 ;
    %vpi_call 3 88 "$finish" {0 0 0};
    %load/vec4 v0x560bd75b8f80_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0x560bd75b8d20_0;
    %store/vec4 v0x560bd75b88e0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.16 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x560bd75b8f80_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b88e0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x560bd75b8c40_0, 0;
T_7.18 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560bd759a640;
T_8 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x560bd75b96c0_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x560bd75b9760_0, 0, 11;
    %end;
    .thread T_8;
    .scope S_0x560bd759a640;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b9580_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x560bd759a640;
T_10 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b9580_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bd75b9580_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560bd759a640;
T_11 ;
    %wait E_0x560bd75879a0;
    %load/vec4 v0x560bd75b93b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 42 "$finish" {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560bd759a640;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b9800_0, 0, 1;
    %pushi/vec4 1200, 0, 17;
    %store/vec4 v0x560bd75b9210_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bd75b92f0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560bd75b94b0_0, 0, 8;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tx_tb.v";
    "uart_tx.v";
    "uart_baud_generator.v";
