Start time: 23:29:53 on Feb 23,2023
qverilog an_fifo_inside.sv 
** Note: (qverilog-2286) an_fifo_inside.sv(2): Using implicit +incdir+/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package an_fifo_inside_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.an_fifo_inside_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.an_fifo_inside_sv_unit(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Questa-sim/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test env...
# buildphase of env
# buildphase of consumer
# buildphase of consumer
# buildphase of producer
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                   Type                        Size  Value
# --------------------------------------------------------------
# uvm_test_top           env                         -     @466 
#   c1                   consumer1                   -     @480 
#     f                  uvm_tlm_analysis_fifo #(T)  -     @502 
#       analysis_export  uvm_analysis_imp            -     @541 
#       get_ap           uvm_analysis_port           -     @533 
#       get_peek_export  uvm_get_peek_imp            -     @517 
#       put_ap           uvm_analysis_port           -     @525 
#       put_export       uvm_put_imp                 -     @509 
#     get_port           uvm_blocking_get_port       -     @494 
#   c2                   consumer2                   -     @487 
#     an_imp             uvm_analysis_imp            -     @549 
#   p                    producer                    -     @473 
#     an_port            uvm_analysis_port           -     @557 
# --------------------------------------------------------------
# 
# c2 got data          20
# sent data is          20
# c1 got data          20
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Questa-sim/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 217  Instance: /top
# End time: 23:29:58 on Feb 23,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
