                                                | Core 0    
  Instructions                                  |  249999879
  Cycles                                        |  396663190
  IPC                                           |      0.630
  Time (ns)                                     |  149121500
  Idle time (ns)                                |        -29
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |       3968
  Read to Write Transition Count at an Eviction |     222721
  Read Intense Block Counter                    |          1
  Write Intense Block Counter                   |         29
  Deadblock Counter                             |       6909
  Valid Blocks Evicted                          |    9917621
  Read Intense Blocks M                         |          1
  Write Intense Blocks M                        |      42334
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |      45097
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |      10456
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |    2877380
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |     317607
  STTRAM Read After Migration                   |       4385
  STTRAM Write Before Migration                 |     675726
  STTRAM Write After Migration                  |       4372
  living SRAM Blocks Evicted                    |     738797
  dead SRAM Blocks Evicted                      |    1190611
  single Migration Count                        |      42334
  double Migration Count                        |          1
  no Migration Count                            |    4961738
  g STTr Write                                  |    3550161
  g STTr Reads                                  |    3992301
  g Sram Write                                  |    3400908
  g Sram Reads                                  |       5186
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |     982223
  e SRAM                                        |          1
  f SRAM                                        |        621
  g SRAM                                        |     702332
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |    2048213
  e STTR                                        |          1
  f STTR                                        |      14280
  g STTR                                        |       1446
  force Migration SramToSTTram                  |     415562
  force Migration STTramToSram                  |      22515
Branch predictor stats                          |           
  num correct                                   |    1470273
  num incorrect                                 |         59
  misprediction rate                            |      0.00%
  mpki                                          |       0.00
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   20924664
    num misses                                  |         14
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   87534442
    num misses                                  |     453530
    miss rate                                   |      0.52%
    mpki                                        |       1.81
  L2 TLB                                        |           
    num accesses                                |     453544
    num misses                                  |     377295
    miss rate                                   |     83.19%
    mpki                                        |       1.51
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   20924664
    num cache misses                            |      53841
    miss rate                                   |      0.26%
    mpki                                        |       0.22
  Cache L1-D                                    |           
    num cache accesses                          |   87534442
    num cache misses                            |    5249058
    miss rate                                   |      6.00%
    mpki                                        |      21.00
  Cache L2                                      |           
    num cache accesses                          |    5782921
    num cache misses                            |    5302899
    miss rate                                   |     91.70%
    mpki                                        |      21.21
  Cache L3                                      |           
    num cache accesses                          |    5782921
    num cache misses                            |    5135144
    miss rate                                   |     88.80%
    mpki                                        |      20.54
DRAM summary                                    |           
  num dram accesses                             |    6756824
  average dram access latency (ns)              |  142288.46
  average dram queueing delay                   |  142235.03
  average dram bandwidth utilization            |     38.00%
Coherency Traffic                               |           
  num loads from dram                           |    3887552
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
