

================================================================
== Vitis HLS Report for 'top_kernel_Outline_VITIS_LOOP_117_4'
================================================================
* Date:           Tue Feb  3 01:04:11 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3713|     3713|  93.571 us|  93.571 us|  3713|  3713|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_4  |     3712|     3712|        58|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:117]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc7 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln117 = store i9 0, i9 %i_1" [top.cpp:117]   --->   Operation 11 'store' 'store_ln117' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_121_5"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:117]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [top.cpp:117]   --->   Operation 14 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %tmp_823, void %VITIS_LOOP_121_5.split, void %for.body72.preheader.exitStub" [top.cpp:117]   --->   Operation 15 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i9 %i" [top.cpp:117]   --->   Operation 16 'trunc' 'trunc_ln117' <Predicate = (!tmp_823)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_5, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:117]   --->   Operation 17 'call' 'call_ln117' <Predicate = (!tmp_823)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_51, i8 %trunc_ln117, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:117]   --->   Operation 18 'call' 'call_ln117' <Predicate = (!tmp_823)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 19 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_53, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %p_loc7" [top.cpp:117]   --->   Operation 19 'call' 'call_ln117' <Predicate = (!tmp_823)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_55, i8 %trunc_ln117, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %p_loc11" [top.cpp:117]   --->   Operation 20 'call' 'call_ln117' <Predicate = (!tmp_823)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 21 [1/1] (0.92ns)   --->   "%add_ln117 = add i9 %i, i9 4" [top.cpp:117]   --->   Operation 21 'add' 'add_ln117' <Predicate = (!tmp_823)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln117 = store i9 %add_ln117, i9 %i_1" [top.cpp:117]   --->   Operation 22 'store' 'store_ln117' <Predicate = (!tmp_823)> <Delay = 0.48>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (tmp_823)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_5, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:117]   --->   Operation 24 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_51, i8 %trunc_ln117, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:117]   --->   Operation 25 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_53, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %p_loc7" [top.cpp:117]   --->   Operation 26 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_55, i8 %trunc_ln117, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %p_loc11" [top.cpp:117]   --->   Operation 27 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 28 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i24 %p_loc_load" [top.cpp:127]   --->   Operation 29 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.10ns)   --->   "%add_ln127 = add i25 %sext_ln127, i25 16384" [top.cpp:127]   --->   Operation 30 'add' 'add_ln127' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127, i32 24" [top.cpp:127]   --->   Operation 31 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln127" [top.cpp:127]   --->   Operation 32 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127, i32 23" [top.cpp:127]   --->   Operation 33 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln127 = xor i1 %tmp_824, i1 1" [top.cpp:127]   --->   Operation 34 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln127 = and i1 %tmp_825, i1 %xor_ln127" [top.cpp:127]   --->   Operation 35 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln127_1 = xor i1 %tmp_824, i1 %tmp_825" [top.cpp:127]   --->   Operation 36 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln127 = select i1 %and_ln127, i24 8388607, i24 8388608" [top.cpp:127]   --->   Operation 37 'select' 'select_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln127_1, i24 %select_ln127, i24 %denom" [top.cpp:127]   --->   Operation 38 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_6, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:117]   --->   Operation 39 'call' 'call_ln117' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc3_load = load i24 %p_loc3"   --->   Operation 40 'load' 'p_loc3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i24 %p_loc3_load" [top.cpp:127]   --->   Operation 41 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.10ns)   --->   "%add_ln127_1 = add i25 %sext_ln127_1, i25 16384" [top.cpp:127]   --->   Operation 42 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_1, i32 24" [top.cpp:127]   --->   Operation 43 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%denom_2 = trunc i25 %add_ln127_1" [top.cpp:127]   --->   Operation 44 'trunc' 'denom_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_1, i32 23" [top.cpp:127]   --->   Operation 45 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln127_2 = xor i1 %tmp_826, i1 1" [top.cpp:127]   --->   Operation 46 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%and_ln127_1 = and i1 %tmp_827, i1 %xor_ln127_2" [top.cpp:127]   --->   Operation 47 'and' 'and_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln127_3 = xor i1 %tmp_826, i1 %tmp_827" [top.cpp:127]   --->   Operation 48 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%select_ln127_2 = select i1 %and_ln127_1, i24 8388607, i24 8388608" [top.cpp:127]   --->   Operation 49 'select' 'select_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_3 = select i1 %xor_ln127_3, i24 %select_ln127_2, i24 %denom_2" [top.cpp:127]   --->   Operation 50 'select' 'denom_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_62, i8 %trunc_ln117, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:117]   --->   Operation 51 'call' 'call_ln117' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc7_load = load i24 %p_loc7"   --->   Operation 52 'load' 'p_loc7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln127_2 = sext i24 %p_loc7_load" [top.cpp:127]   --->   Operation 53 'sext' 'sext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.10ns)   --->   "%add_ln127_2 = add i25 %sext_ln127_2, i25 16384" [top.cpp:127]   --->   Operation 54 'add' 'add_ln127_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_2, i32 24" [top.cpp:127]   --->   Operation 55 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node denom_5)   --->   "%denom_4 = trunc i25 %add_ln127_2" [top.cpp:127]   --->   Operation 56 'trunc' 'denom_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_2, i32 23" [top.cpp:127]   --->   Operation 57 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node denom_5)   --->   "%xor_ln127_4 = xor i1 %tmp_828, i1 1" [top.cpp:127]   --->   Operation 58 'xor' 'xor_ln127_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node denom_5)   --->   "%and_ln127_2 = and i1 %tmp_829, i1 %xor_ln127_4" [top.cpp:127]   --->   Operation 59 'and' 'and_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node denom_5)   --->   "%xor_ln127_5 = xor i1 %tmp_828, i1 %tmp_829" [top.cpp:127]   --->   Operation 60 'xor' 'xor_ln127_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node denom_5)   --->   "%select_ln127_4 = select i1 %and_ln127_2, i24 8388607, i24 8388608" [top.cpp:127]   --->   Operation 61 'select' 'select_ln127_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_5 = select i1 %xor_ln127_5, i24 %select_ln127_4, i24 %denom_4" [top.cpp:127]   --->   Operation 62 'select' 'denom_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_64, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %denom_5" [top.cpp:117]   --->   Operation 63 'call' 'call_ln117' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_loc11_load = load i24 %p_loc11"   --->   Operation 64 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln127_3 = sext i24 %p_loc11_load" [top.cpp:127]   --->   Operation 65 'sext' 'sext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.10ns)   --->   "%add_ln127_3 = add i25 %sext_ln127_3, i25 16384" [top.cpp:127]   --->   Operation 66 'add' 'add_ln127_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_3, i32 24" [top.cpp:127]   --->   Operation 67 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node denom_7)   --->   "%denom_6 = trunc i25 %add_ln127_3" [top.cpp:127]   --->   Operation 68 'trunc' 'denom_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_3, i32 23" [top.cpp:127]   --->   Operation 69 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node denom_7)   --->   "%xor_ln127_6 = xor i1 %tmp_830, i1 1" [top.cpp:127]   --->   Operation 70 'xor' 'xor_ln127_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node denom_7)   --->   "%and_ln127_3 = and i1 %tmp_831, i1 %xor_ln127_6" [top.cpp:127]   --->   Operation 71 'and' 'and_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node denom_7)   --->   "%xor_ln127_7 = xor i1 %tmp_830, i1 %tmp_831" [top.cpp:127]   --->   Operation 72 'xor' 'xor_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node denom_7)   --->   "%select_ln127_6 = select i1 %and_ln127_3, i24 8388607, i24 8388608" [top.cpp:127]   --->   Operation 73 'select' 'select_ln127_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_7 = select i1 %xor_ln127_7, i24 %select_ln127_6, i24 %denom_6" [top.cpp:127]   --->   Operation 74 'select' 'denom_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_66, i8 %trunc_ln117, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_7" [top.cpp:117]   --->   Operation 75 'call' 'call_ln117' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:117]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:117]   --->   Operation 77 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_6, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:117]   --->   Operation 78 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_62, i8 %trunc_ln117, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:117]   --->   Operation 79 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_64, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %denom_5" [top.cpp:117]   --->   Operation 80 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_66, i8 %trunc_ln117, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_7" [top.cpp:117]   --->   Operation 81 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln117 = br void %VITIS_LOOP_121_5" [top.cpp:117]   --->   Operation 82 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:117) [129]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', top.cpp:117) of constant 0 on local variable 'i', top.cpp:117 [134]  (0.489 ns)

 <State 2>: 1.410ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:117) on local variable 'i', top.cpp:117 [137]  (0.000 ns)
	'add' operation 9 bit ('add_ln117', top.cpp:117) [196]  (0.921 ns)
	'store' operation 0 bit ('store_ln117', top.cpp:117) of variable 'add_ln117', top.cpp:117 on local variable 'i', top.cpp:117 [197]  (0.489 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 2.897ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [145]  (0.000 ns)
	'add' operation 25 bit ('add_ln127', top.cpp:127) [147]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:127) [155]  (0.435 ns)
	'call' operation 0 bit ('call_ln117', top.cpp:117) to 'top_kernel_Pipeline_VITIS_LOOP_129_6' [156]  (1.352 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
