// Seed: 2943596772
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    input tri0 id_6
    , id_17,
    input wand id_7,
    output tri0 id_8,
    input wire id_9,
    output wand id_10
    , id_18,
    input wire id_11,
    output tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    output supply0 id_15
);
  wire id_19;
  assign id_8 = id_7 | -1 * -1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    output supply1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    output uwire id_13,
    input wire id_14,
    input wand id_15,
    output supply1 id_16,
    input wand id_17
);
  logic id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_1,
      id_3,
      id_4,
      id_14,
      id_9,
      id_3,
      id_9,
      id_17,
      id_13,
      id_10,
      id_4,
      id_10
  );
  assign modCall_1.id_7 = 0;
endmodule
