Model {
  Name			  "canceshi1"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.129"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "GBK"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "canceshi1"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  CloseFcn		  "rtwprivate ssgencode ModelCloseRequest canceshi1"
  Created		  "Wed May 27 09:28:34 2020"
  Creator		  "Administrator"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Administrator"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Nov 26 15:48:47 2021"
  RTWModifiedTimeStamp	  559842401
  ModelVersionFormat	  "1.%<AutoIncrement:129>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "external"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "0.2"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode4"
	  SolverName		  "ode4"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  off
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Generic->32-bit x86 compatible"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "TargetLang"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "xpctarget.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "xpc_default_tmf"
	  Description		  "xPC Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "xpctarget_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "On"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    xpctarget.xpcTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "XPC_BLAS"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      RL32ModeModifier	      "Real-Time"
	      ExtMode		      on
	      ExtModeMexFile	      "ext_xpc"
	      ExtModeIntrfLevel	      "Level2 - Open"
	      ExtModeArmWhenConnect   off
	      RL32LogTETModifier      on
	      RL32LogBufSizeModifier  "100000"
	      RL32IRQSourceModifier   "Timer"
	      xPCIRQSourceBoard	      "None/Other"
	      xPCIOIRQSlot	      "-1"
	      xpcDblBuff	      off
	      xpcObjCom		      off
	      xPCGenerateASAP2	      off
	      xPCGenerateXML	      off
	      RL32ObjectName	      "tg"
	      xPCisDownloadable	      on
	      xPCisDefaultEnv	      on
	      xPCisModelTimeout	      on
	      xPCModelTimeoutSecs     "5"
	      xPCLoadParamSetFile     off
	      xPCConcurrentTasks      off
	      xPCEnableSFAnimation    off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  13
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      "-aGenerateTraceInfo=0 -aIgnoreTestpoints=0 "
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 200, 197, 1080, 827 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      Table		      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      MultiPortSwitch
      DataPortOrder	      "One-based contiguous"
      Inputs		      "3"
      DataPortIndices	      "{1,2,3}"
      DataPortForDefault      "Last data port"
      DiagnosticForDefault    "Error"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  System {
    Name		    "canceshi1"
    Location		    [2, 82, 1245, 954]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "464"
    Block {
      BlockType		      Reference
      Name		      "1808Send"
      SID		      "88"
      Ports		      [1]
      Position		      [970, 414, 1080, 606]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "[513]"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[3]"
    }
    Block {
      BlockType		      Reference
      Name		      "1808Send1"
      SID		      "1"
      Ports		      [1]
      Position		      [1395, 1158, 1505, 1352]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 2"
      range		      "Standard (11-bit)"
      ids		      "1"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[0]"
    }
    Block {
      BlockType		      Reference
      Name		      "1808Send2"
      SID		      "89"
      Ports		      [1]
      Position		      [970, 648, 1080, 842]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "1537"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[4]"
    }
    Block {
      BlockType		      Reference
      Name		      "1808Send3"
      SID		      "2"
      Ports		      [1]
      Position		      [1395, 1388, 1505, 1582]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "2"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[0]"
    }
    Block {
      BlockType		      Reference
      Name		      "1808Send4"
      SID		      "3"
      Ports		      [1]
      Position		      [1395, 1658, 1505, 1852]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "3"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[1]"
    }
    Block {
      BlockType		      Reference
      Name		      "1808Send5"
      SID		      "258"
      Ports		      [1]
      Position		      [1395, 1928, 1505, 2122]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "4"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[2]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "255_15shineng"
      SID		      "90"
      Ports		      [0, 1]
      Position		      [135, 968, 205, 1002]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"255_15shineng"
	Location		[2, 82, 1262, 971]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"82"
	Block {
	  BlockType		  Reference
	  Name			  "CAN bit-packing 1"
	  SID			  "91"
	  Ports			  [8, 1]
	  Position		  [250, 636, 330, 964]
	  LibraryVersion	  "1.1682"
	  SourceBlock		  "xpclib/CAN/Utilities/CAN bit-packing "
	  SourceType		  "bit2double"
	  bitpatterns		  "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CAN bit-packing 2"
	  SID			  "92"
	  Ports			  [8, 1]
	  Position		  [250, 246, 330, 574]
	  LibraryVersion	  "1.1682"
	  SourceBlock		  "xpclib/CAN/Utilities/CAN bit-packing "
	  SourceType		  "bit2double"
	  bitpatterns		  "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "93"
	  Position		  [30, 342, 65, 358]
	  Value			  "32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "94"
	  Position		  [30, 772, 65, 788]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  SID			  "95"
	  Position		  [30, 812, 65, 828]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  SID			  "96"
	  Position		  [30, 852, 65, 868]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  SID			  "97"
	  Position		  [30, 892, 65, 908]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant14"
	  SID			  "98"
	  Position		  [30, 932, 65, 948]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant15"
	  SID			  "99"
	  Position		  [30, 652, 65, 668]
	  Value			  "47"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant16"
	  SID			  "100"
	  Position		  [30, 302, 65, 318]
	  Value			  "3"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "101"
	  Position		  [30, 382, 65, 398]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "102"
	  Position		  [30, 422, 65, 438]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "103"
	  Position		  [30, 462, 65, 478]
	  Value			  "15"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "104"
	  Position		  [30, 502, 65, 518]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "105"
	  Position		  [30, 542, 65, 558]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "106"
	  Position		  [30, 262, 65, 278]
	  Value			  "43"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "107"
	  Position		  [30, 732, 65, 748]
	  Value			  "32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "108"
	  Position		  [30, 692, 65, 708]
	  Value			  "11"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "109"
	  Position		  [140, 340, 180, 360]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion10"
	  SID			  "110"
	  Position		  [140, 770, 180, 790]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion11"
	  SID			  "111"
	  Position		  [140, 810, 180, 830]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion12"
	  SID			  "112"
	  Position		  [140, 850, 180, 870]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion13"
	  SID			  "113"
	  Position		  [140, 890, 180, 910]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion14"
	  SID			  "114"
	  Position		  [140, 930, 180, 950]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion15"
	  SID			  "115"
	  Position		  [140, 650, 180, 670]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion16"
	  SID			  "116"
	  Position		  [140, 300, 180, 320]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "117"
	  Position		  [140, 380, 180, 400]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "118"
	  Position		  [140, 420, 180, 440]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "119"
	  Position		  [140, 460, 180, 480]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "120"
	  Position		  [140, 500, 180, 520]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "121"
	  Position		  [140, 540, 180, 560]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "122"
	  Position		  [140, 260, 180, 280]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion8"
	  SID			  "123"
	  Position		  [140, 730, 180, 750]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion9"
	  SID			  "124"
	  Position		  [140, 690, 180, 710]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch"
	  SID			  "125"
	  Ports			  [2, 1]
	  Position		  [745, 327, 775, 363]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch1"
	  SID			  "126"
	  Ports			  [2, 1]
	  Position		  [630, 172, 660, 208]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "jihuo"
	  SID			  "127"
	  Ports			  [0, 1]
	  Position		  [180, 150, 220, 210]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "jihuo"
	    Location		    [23, 93, 355, 404]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "82"
	    Block {
	      BlockType		      Reference
	      Name		      "CAN bit-packing 3"
	      SID		      "128"
	      Ports		      [8, 1]
	      Position		      [245, 26, 325, 354]
	      LibraryVersion	      "1.1682"
	      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
	      SourceType	      "bit2double"
	      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant17"
	      SID		      "129"
	      Position		      [25, 122, 60, 138]
	      Value		      "32"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant18"
	      SID		      "130"
	      Position		      [25, 82, 60, 98]
	      Value		      "3"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant19"
	      SID		      "131"
	      Position		      [25, 162, 60, 178]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant20"
	      SID		      "132"
	      Position		      [25, 202, 60, 218]
	      Value		      "255"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant21"
	      SID		      "133"
	      Position		      [25, 242, 60, 258]
	      Value		      "255"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant22"
	      SID		      "134"
	      Position		      [25, 282, 60, 298]
	      Value		      "255"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant23"
	      SID		      "135"
	      Position		      [25, 322, 60, 338]
	      Value		      "255"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant24"
	      SID		      "136"
	      Position		      [25, 42, 60, 58]
	      Value		      "43"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion17"
	      SID		      "137"
	      Position		      [135, 120, 175, 140]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion18"
	      SID		      "138"
	      Position		      [135, 80, 175, 100]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion19"
	      SID		      "139"
	      Position		      [135, 160, 175, 180]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion20"
	      SID		      "140"
	      Position		      [135, 200, 175, 220]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion21"
	      SID		      "141"
	      Position		      [135, 240, 175, 260]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion22"
	      SID		      "142"
	      Position		      [135, 280, 175, 300]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion23"
	      SID		      "143"
	      Position		      [135, 320, 175, 340]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion24"
	      SID		      "144"
	      Position		      [135, 40, 175, 60]
	      OutDataTypeStr	      "uint8"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "145"
	      Position		      [350, 183, 380, 197]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion24"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion18"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion17"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion19"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion20"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion21"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion22"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion23"
	      SrcPort		      1
	      DstBlock		      "CAN bit-packing 3"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Constant24"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant18"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion18"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant17"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant19"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion19"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant20"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion20"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant21"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion21"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant22"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant23"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CAN bit-packing 3"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "146"
	  Position		  [855, 338, 885, 352]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion16"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion15"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion9"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion8"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion10"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Data Type Conversion11"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Data Type Conversion12"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Data Type Conversion13"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Data Type Conversion14"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN bit-packing 1"
	  SrcPort		  1
	  Points		  [370, 0; 0, -445]
	  DstBlock		  "Manual Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CAN bit-packing 2"
	  SrcPort		  1
	  Points		  [195, 0; 0, -210]
	  DstBlock		  "Manual Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jihuo"
	  SrcPort		  1
	  DstBlock		  "Manual Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Manual Switch1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 145]
	  DstBlock		  "Manual Switch"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "255shineng"
      SID		      "147"
      Ports		      [0, 1]
      Position		      [720, 661, 765, 709]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"255shineng"
	Location		[697, 205, 1102, 585]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "CAN bit-packing 2"
	  SID			  "148"
	  Ports			  [8, 1]
	  Position		  [245, 26, 325, 354]
	  LibraryVersion	  "1.1682"
	  SourceBlock		  "xpclib/CAN/Utilities/CAN bit-packing "
	  SourceType		  "bit2double"
	  bitpatterns		  "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "149"
	  Position		  [25, 122, 60, 138]
	  Value			  "32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant16"
	  SID			  "150"
	  Position		  [25, 82, 60, 98]
	  Value			  "3"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "151"
	  Position		  [25, 162, 60, 178]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "152"
	  Position		  [25, 202, 60, 218]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "153"
	  Position		  [25, 242, 60, 258]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "154"
	  Position		  [25, 282, 60, 298]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "155"
	  Position		  [25, 322, 60, 338]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "156"
	  Position		  [25, 42, 60, 58]
	  Value			  "43"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "157"
	  Position		  [135, 120, 175, 140]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion16"
	  SID			  "158"
	  Position		  [135, 80, 175, 100]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "159"
	  Position		  [135, 160, 175, 180]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "160"
	  Position		  [135, 200, 175, 220]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "161"
	  Position		  [135, 240, 175, 260]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "162"
	  Position		  [135, 280, 175, 300]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "163"
	  Position		  [135, 320, 175, 340]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "164"
	  Position		  [135, 40, 175, 60]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "165"
	  Position		  [350, 183, 380, 197]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "CAN bit-packing 2"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion16"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "3402Receive "
      SID		      "166"
      Ports		      [0, 1]
      Position		      [95, 201, 215, 349]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Receive "
      SourceType	      "canac2pcireceive"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "[386]"
      lengths		      "0"
      output		      "Data"
      inten		      off
      ts		      "-1"
      ididx		      "[3]"
    }
    Block {
      BlockType		      Reference
      Name		      "3402Receive 1"
      SID		      "5"
      Ports		      [0, 3]
      Position		      [50, 1393, 180, 1777]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Receive "
      SourceType	      "canac2pcireceive"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "[2 3 4]"
      lengths		      "8"
      output		      "Data"
      inten		      off
      ts		      "-1"
      ididx		      "[0,1,2]"
    }
    Block {
      BlockType		      Reference
      Name		      "3402Receive 2"
      SID		      "167"
      Ports		      [0, 1]
      Position		      [75, 521, 195, 669]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Receive "
      SourceType	      "canac2pcireceive"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "1410"
      lengths		      "0"
      output		      "Data"
      inten		      off
      ts		      "-1"
      ididx		      "[4]"
    }
    Block {
      BlockType		      Reference
      Name		      "3402Receive 3"
      SID		      "286"
      Ports		      [0, 1]
      Position		      [50, 1149, 180, 1301]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Receive "
      SourceType	      "canac2pcireceive"
      board		      "1"
      canPort		      "CAN 2"
      range		      "Standard (11-bit)"
      ids		      "1"
      lengths		      "8"
      output		      "Data"
      inten		      off
      ts		      "-1"
      ididx		      "[0]"
    }
    Block {
      BlockType		      Reference
      Name		      "3402Send"
      SID		      "168"
      Ports		      [1]
      Position		      [265, 889, 375, 1081]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Send "
      SourceType	      "canac2pcisend"
      board		      "1"
      canPort		      "CAN 1"
      range		      "Standard (11-bit)"
      ids		      "[1538]"
      sizes		      "[8]"
      output		      off
      ts		      "-1"
      ididx		      "[5]"
    }
    Block {
      BlockType		      Display
      Name		      "3402tongdaoshineng"
      SID		      "169"
      Ports		      [1]
      Position		      [470, 584, 555, 756]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Constant
      Name		      "88"
      SID		      "170"
      Position		      [1200, 225, 1230, 255]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "99"
      SID		      "171"
      Position		      [445, 472, 480, 488]
      Value		      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "Add"
      SID		      "463"
      Ports		      [2, 1]
      Position		      [635, 77, 665, 108]
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing "
      SID		      "6"
      Ports		      [2, 1]
      Position		      [1065, 1229, 1160, 1276]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 1"
      SID		      "7"
      Ports		      [2, 1]
      Position		      [1065, 1464, 1160, 1511]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 2"
      SID		      "8"
      Ports		      [2, 1]
      Position		      [1065, 1704, 1160, 1751]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 3"
      SID		      "259"
      Ports		      [2, 1]
      Position		      [1065, 1974, 1160, 2021]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 4"
      SID		      "10"
      Ports		      [2, 1]
      Position		      [1065, 1349, 1160, 1396]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 5"
      SID		      "11"
      Ports		      [2, 1]
      Position		      [1065, 1574, 1160, 1621]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 6"
      SID		      "12"
      Ports		      [2, 1]
      Position		      [1065, 1814, 1160, 1861]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-packing 7"
      SID		      "260"
      Ports		      [2, 1]
      Position		      [1065, 2084, 1160, 2131]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-packing "
      SourceType	      "bit2double"
      bitpatterns	      "{ [0:7] [8:15] }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking "
      SID		      "172"
      Ports		      [1, 4]
      Position		      [280, 246, 360, 404]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:15],[16:31],[32:47],[48:63] }"
      dtypes		      "{ 'uint16','uint16','uint16','uint16' }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking 1"
      SID		      "173"
      Ports		      [1, 8]
      Position		      [280, 510, 355, 830]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
      dtypes		      "{ 'uint8','uint8','uint8','uint8','uint8','uint8','uint8','uint8' }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking 2"
      SID		      "14"
      Ports		      [1, 4]
      Position		      [235, 1180, 330, 1270]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31]}"
      dtypes		      "{ 'uint8','uint8','uint8','uint8' }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking 3"
      SID		      "15"
      Ports		      [1, 4]
      Position		      [235, 1410, 330, 1500]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31]}"
      dtypes		      "{ 'uint8','uint8','uint8','uint8' }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking 4"
      SID		      "16"
      Ports		      [1, 5]
      Position		      [235, 1540, 330, 1630]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31],[32:39]}"
      dtypes		      "{ 'uint8','uint8','uint8','uint8','uint8' }"
    }
    Block {
      BlockType		      Reference
      Name		      "CAN bit-unpacking 5"
      SID		      "17"
      Ports		      [1, 5]
      Position		      [235, 1670, 330, 1760]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Utilities/CAN bit-unpacking "
      SourceType	      "double2bit"
      bitpatterns	      "{ [0:7],[8:15],[16:23],[24:31],[32:39]}"
      dtypes		      "{ 'uint8','uint8','uint8','uint8','uint8' }"
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant"
      SID		      "384"
      Ports		      [1, 1]
      Position		      [605, 530, 635, 560]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "=="
      const		      "1"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant1"
      SID		      "385"
      Ports		      [1, 1]
      Position		      [605, 585, 635, 615]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "=="
      const		      "2"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "464"
      Position		      [565, 35, 595, 65]
      Value		      "1000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant10"
      SID		      "174"
      Position		      [1200, 540, 1230, 570]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant11"
      SID		      "175"
      Position		      [1200, 715, 1230, 745]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant12"
      SID		      "176"
      Position		      [1200, 575, 1230, 605]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant13"
      SID		      "177"
      Position		      [1200, 610, 1230, 640]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant14"
      SID		      "178"
      Position		      [1200, 645, 1230, 675]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant15"
      SID		      "179"
      Position		      [1200, 680, 1230, 710]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant16"
      SID		      "180"
      Position		      [1200, 890, 1230, 920]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant17"
      SID		      "181"
      Position		      [1200, 750, 1230, 780]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant18"
      SID		      "182"
      Position		      [820, 517, 855, 533]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant19"
      SID		      "183"
      Position		      [1200, 785, 1230, 815]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "184"
      Position		      [1200, 260, 1230, 290]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant20"
      SID		      "185"
      Position		      [1200, 820, 1230, 850]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant21"
      SID		      "186"
      Position		      [1200, 855, 1230, 885]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant23"
      SID		      "187"
      Position		      [1200, 925, 1230, 955]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant24"
      SID		      "188"
      Position		      [1200, 960, 1230, 990]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant25"
      SID		      "189"
      Position		      [1200, 995, 1230, 1025]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant26"
      SID		      "190"
      Position		      [1200, 1030, 1230, 1060]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      SID		      "191"
      Position		      [1200, 295, 1230, 325]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      SID		      "192"
      Position		      [1200, 330, 1230, 360]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      SID		      "193"
      Position		      [1200, 365, 1230, 395]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant6"
      SID		      "194"
      Position		      [1200, 400, 1230, 430]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant7"
      SID		      "195"
      Position		      [1200, 435, 1230, 465]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant8"
      SID		      "196"
      Position		      [1200, 470, 1230, 500]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant9"
      SID		      "197"
      Position		      [1200, 505, 1230, 535]
      Value		      "0"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      "18"
      Position		      [920, 1218, 995, 1252]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion1"
      SID		      "261"
      Position		      [920, 2078, 995, 2112]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion12"
      SID		      "21"
      Position		      [920, 1338, 995, 1372]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion13"
      SID		      "22"
      Position		      [920, 1393, 995, 1427]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion14"
      SID		      "23"
      Position		      [920, 1563, 995, 1597]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion15"
      SID		      "24"
      Position		      [920, 1618, 995, 1652]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion16"
      SID		      "25"
      Position		      [920, 1808, 995, 1842]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion17"
      SID		      "26"
      Position		      [920, 1863, 995, 1897]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion2"
      SID		      "262"
      Position		      [920, 2133, 995, 2167]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion3"
      SID		      "263"
      Position		      [920, 1963, 995, 1997]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion4"
      SID		      "264"
      Position		      [920, 2023, 995, 2057]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion5"
      SID		      "29"
      Position		      [915, 1273, 990, 1307]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion6"
      SID		      "30"
      Position		      [920, 1453, 995, 1487]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion7"
      SID		      "31"
      Position		      [915, 1508, 990, 1542]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion8"
      SID		      "32"
      Position		      [920, 1693, 995, 1727]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion9"
      SID		      "33"
      Position		      [920, 1753, 995, 1787]
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      SID		      "364"
      Ports		      [1]
      Position		      [660, 415, 750, 445]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      "380"
      Position		      [445, 535, 525, 555]
      GotoTag		      "daoweixinhao"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "330"
      Position		      [900, 15, 940, 45]
      GotoTag		      "weigan"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "331"
      Position		      [915, 103, 975, 137]
      GotoTag		      "dangban"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      "332"
      Position		      [925, 160, 965, 190]
      GotoTag		      "fuyang"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      "379"
      Position		      [655, 1704, 740, 1726]
      GotoTag		      "daoweixinhao"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator"
      SID		      "386"
      Ports		      [2, 1]
      Position		      [690, 537, 720, 568]
      Operator		      "OR"
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch"
      SID		      "198"
      Ports		      [2, 1]
      Position		      [840, 727, 870, 763]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch1"
      SID		      "459"
      Ports		      [2, 1]
      Position		      [720, 1752, 750, 1788]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch2"
      SID		      "461"
      Ports		      [2, 1]
      Position		      [710, 2022, 740, 2058]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      MultiPortSwitch
      Name		      "Multiport\nSwitch"
      SID		      "34"
      Ports		      [3, 1]
      Position		      [1320, 1236, 1355, 1294]
      DataPortOrder	      "Zero-based contiguous"
      Inputs		      "2"
      zeroidx		      on
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      MultiPortSwitch
      Name		      "Multiport\nSwitch1"
      SID		      "35"
      Ports		      [3, 1]
      Position		      [1305, 1472, 1340, 1528]
      DataPortOrder	      "Zero-based contiguous"
      Inputs		      "2"
      zeroidx		      on
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      MultiPortSwitch
      Name		      "Multiport\nSwitch2"
      SID		      "36"
      Ports		      [3, 1]
      Position		      [1290, 1723, 1325, 1777]
      DataPortOrder	      "Zero-based contiguous"
      Inputs		      "2"
      zeroidx		      on
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      MultiPortSwitch
      Name		      "Multiport\nSwitch3"
      SID		      "265"
      Ports		      [3, 1]
      Position		      [1290, 1993, 1325, 2047]
      DataPortOrder	      "Zero-based contiguous"
      Inputs		      "2"
      zeroidx		      on
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      "199"
      Ports		      [4, 1]
      Position		      [390, 246, 395, 404]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      SID		      "200"
      Ports		      [8, 1]
      Position		      [410, 517, 415, 823]
      ShowName		      off
      Inputs		      "8"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      "201"
      Ports		      [24, 1]
      Position		      [1330, 238, 1365, 1047]
      ShowName		      off
      Inputs		      "24"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux3"
      SID		      "38"
      Ports		      [4, 1]
      Position		      [360, 1182, 365, 1268]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux4"
      SID		      "39"
      Ports		      [4, 1]
      Position		      [360, 1412, 365, 1498]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux5"
      SID		      "40"
      Ports		      [5, 1]
      Position		      [360, 1538, 365, 1632]
      ShowName		      off
      Inputs		      "5"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux6"
      SID		      "41"
      Ports		      [5, 1]
      Position		      [360, 1668, 365, 1762]
      ShowName		      off
      Inputs		      "5"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      "S-Function"
      Name		      "PCL731"
      SID		      "202"
      Ports		      [1, 1]
      Position		      [1430, 590, 1515, 700]
      FunctionName	      "pcl731"
      Parameters	      "BaseAddress, [SampleTime SampleOffset]"
      EnableBusSupport	      off
      MaskType		      "PCL731"
      MaskDescription	      "PCL-731\nAdvantech\nAnalog Input"
      MaskPromptString	      "PCL_731 ADRESS :|Sample Time:"
      MaskStyleString	      "edit,edit"
      MaskVariables	      "sBaseAddr=&1;Sample=@2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskInitialization      "BaseAddress = 768;SampleTime = 0.001; SampleOffset = 0;\nsampleLength = length (Sample)"
      ";\n%if (sampleLength > 2)\n%  error ('Sample length vector cannot exceed two elements');\n%end\nif (sampleLength"
      " == 2)\n  SampleTime = Sample(1);\n  SampleOffset = Sample(2);\nelse\n  SampleTime = Sample(1);\n  SampleOffset "
      "= 0;\nend\n\nsBaseAddr(find(sBaseAddr=='''')) = [];\nindex = findstr(lower(sBaseAddr),'0x');\nif ~isempty(index)"
      " & index==1\n  BaseAddr = sBaseAddr(3:end);\n  baLength = length (BaseAddr);\n  baseStringMember = [abs('0'):abs"
      "('9'),abs('a'):abs('f'),abs('A'):abs('F')];\n  for i = 1:baLength\n %   if ~ismember(BaseAddr(i),baseStringMembe"
      "r)\n %     error ('Invalid character in hexadecimal string');\n %   end\n  end\n  BaseAddress = hex2dec(BaseAddr"
      ");\nelse\n  BaseAddrress = str2num(BaseAddr);\nend\n\n"
      MaskDisplay	      "fprintf('PCL731\\n\\nSample time:\\n%g\\nBaseAdress:\\n%s', Sample,sBaseAddr) \nport_label('i"
      "nput',1,'24');\nport_label('output',1,'24');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0x208|-1"
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      SID		      "387"
      Ports		      [2, 1]
      Position		      [750, 532, 780, 563]
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Selector
      Name		      "Selector1"
      SID		      "249"
      Ports		      [1, 1]
      Position		      [460, 74, 505, 96]
      IndexOptions	      "Index vector (dialog)"
      Indices		      "1"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Selector
      Name		      "Selector2"
      SID		      "252"
      Ports		      [1, 1]
      Position		      [460, 134, 505, 156]
      IndexOptions	      "Index vector (dialog)"
      Indices		      "2"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Selector
      Name		      "Selector3"
      SID		      "204"
      Ports		      [1, 1]
      Position		      [460, 189, 505, 211]
      IndexOptions	      "Index vector (dialog)"
      Indices		      "3"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Selector
      Name		      "Selector4"
      SID		      "381"
      Ports		      [1, 1]
      Position		      [565, 1704, 610, 1726]
      IndexOptions	      "Index vector (dialog)"
      Indices		      "3"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Setup "
      SID		      "42"
      Ports		      []
      Position		      [1120, 20, 1230, 80]
      LibraryVersion	      "1.1682"
      SourceBlock	      "xpclib/CAN/Softing/CAN-AC2-PCI\nSJA 1000/Setup "
      SourceType	      "canac2pcisetup"
      board		      "1"
      can1bus		      "Highspeed (ISO 11898) "
      can1Baudrate	      "500 kBaud"
      can1UserBR	      "[1,1,4,3]"
      can2bus		      "Highspeed (ISO 11898) "
      can2Baudrate	      "500 kBaud"
      can2UserBR	      "[1,1,4,3]"
      init		      "[]"
      term		      "[]"
      bus_off_out	      off
      bus_off_rec	      "Off"
      ioBaseAddress	      "-1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "206"
      Ports		      [1, 1]
      Position		      [805, 482, 870, 498]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[10, 82, 1252, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "207"
	  Position		  [250, 98, 280, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "248"
	  Position		  [780, 797, 815, 813]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "450"
	  Position		  [500, 287, 535, 303]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant28"
	  SID			  "208"
	  Position		  [780, 197, 815, 213]
	  Value			  "254"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant29"
	  SID			  "209"
	  Position		  [780, 297, 815, 313]
	  Value			  "253"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "451"
	  Position		  [510, 387, 545, 403]
	  Value			  "254"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant30"
	  SID			  "210"
	  Position		  [780, 397, 815, 413]
	  Value			  "251"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant31"
	  SID			  "211"
	  Position		  [780, 497, 815, 513]
	  Value			  "247"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant32"
	  SID			  "212"
	  Position		  [780, 597, 815, 613]
	  Value			  "239"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant33"
	  SID			  "213"
	  Position		  [780, 697, 815, 713]
	  Value			  "223"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "452"
	  Position		  [510, 487, 545, 503]
	  Value			  "253"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "453"
	  Position		  [510, 587, 545, 603]
	  Value			  "251"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "454"
	  Position		  [510, 687, 545, 703]
	  Value			  "247"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "455"
	  Position		  [510, 787, 545, 803]
	  Value			  "239"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "456"
	  Position		  [510, 887, 545, 903]
	  Value			  "223"
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Multiport\nSwitch"
	  SID			  "214"
	  Ports			  [8, 1]
	  Position		  [880, 48, 895, 862]
	  Inputs		  "7"
	  zeroidx		  off
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Multiport\nSwitch1"
	  SID			  "457"
	  Ports			  [8, 1]
	  Position		  [610, 138, 625, 952]
	  DataPortOrder		  "Zero-based contiguous"
	  Inputs		  "7"
	  zeroidx		  on
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "215"
	  Position		  [955, 448, 985, 462]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Multiport\nSwitch"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant28"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant29"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant30"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant31"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant32"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Constant33"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  8
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem1"
      SID		      "266"
      Ports		      [1, 1]
      Position		      [1080, 1926, 1145, 1954]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem1"
	Location		[2, 82, 1262, 971]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "267"
	  Position		  [25, 73, 55, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay"
	  SID			  "268"
	  Ports			  [1, 1]
	  Position		  [95, 98, 130, 132]
	  LibraryVersion	  "1.225"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "2"
	  InputProcessing	  "Elements as channels (sample based)"
	  vinit			  "0.0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "269"
	  Ports			  [2, 1]
	  Position		  [225, 72, 255, 103]
	  Operator		  "=="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "270"
	  Position		  [280, 83, 310, 97]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integer Delay"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Integer Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem2"
      SID		      "281"
      Ports		      [1, 1]
      Position		      [1065, 1181, 1130, 1209]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem2"
	Location		[2, 82, 1262, 971]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "282"
	  Position		  [25, 73, 55, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay"
	  SID			  "283"
	  Ports			  [1, 1]
	  Position		  [95, 98, 130, 132]
	  LibraryVersion	  "1.225"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "2"
	  InputProcessing	  "Elements as channels (sample based)"
	  vinit			  "0.0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "284"
	  Ports			  [2, 1]
	  Position		  [225, 72, 255, 103]
	  Operator		  "=="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "285"
	  Position		  [280, 83, 310, 97]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integer Delay"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Integer Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem3"
      SID		      "276"
      Ports		      [1, 1]
      Position		      [1080, 1661, 1145, 1689]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem3"
	Location		[2, 82, 1262, 971]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "277"
	  Position		  [25, 73, 55, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay"
	  SID			  "278"
	  Ports			  [1, 1]
	  Position		  [95, 98, 130, 132]
	  LibraryVersion	  "1.225"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "2"
	  InputProcessing	  "Elements as channels (sample based)"
	  vinit			  "0.0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "279"
	  Ports			  [2, 1]
	  Position		  [225, 72, 255, 103]
	  Operator		  "=="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "280"
	  Position		  [280, 83, 310, 97]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Integer Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem4"
      SID		      "216"
      Ports		      [2, 1]
      Position		      [900, 471, 940, 544]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem4"
	Location		[527, 134, 870, 521]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "217"
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "218"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CAN bit-packing 3"
	  SID			  "219"
	  Ports			  [2, 1]
	  Position		  [190, 28, 270, 97]
	  LibraryVersion	  "1.1682"
	  SourceBlock		  "xpclib/CAN/Utilities/CAN bit-packing "
	  SourceType		  "bit2double"
	  bitpatterns		  "{ [0:7],[8:15] }"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion17"
	  SID			  "220"
	  Position		  [80, 35, 120, 55]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion18"
	  SID			  "221"
	  Position		  [80, 70, 120, 90]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "222"
	  Position		  [295, 58, 325, 72]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Data Type Conversion17"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion18"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN bit-packing 3"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion18"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem5"
      SID		      "223"
      Ports		      [0, 1]
      Position		      [725, 725, 765, 785]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem5"
	Location		[437, 597, 842, 977]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "CAN bit-packing 2"
	  SID			  "224"
	  Ports			  [8, 1]
	  Position		  [245, 26, 325, 354]
	  LibraryVersion	  "1.1682"
	  SourceBlock		  "xpclib/CAN/Utilities/CAN bit-packing "
	  SourceType		  "bit2double"
	  bitpatterns		  "{ [0:7],[8:15],[16:23],[24:31],[32:39],[40:47],[48:55],[56:63] }"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant16"
	  SID			  "225"
	  Position		  [25, 82, 60, 98]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "226"
	  Position		  [25, 122, 60, 138]
	  Value			  "32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "227"
	  Position		  [25, 162, 60, 178]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "228"
	  Position		  [25, 202, 60, 218]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "229"
	  Position		  [25, 242, 60, 258]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "230"
	  Position		  [25, 282, 60, 298]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "231"
	  Position		  [25, 322, 60, 338]
	  Value			  "255"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "232"
	  Position		  [25, 42, 60, 58]
	  Value			  "43"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "233"
	  Position		  [135, 120, 175, 140]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion16"
	  SID			  "234"
	  Position		  [135, 80, 175, 100]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "235"
	  Position		  [135, 160, 175, 180]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "236"
	  Position		  [135, 200, 175, 220]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "237"
	  Position		  [135, 240, 175, 260]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "238"
	  Position		  [135, 280, 175, 300]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "239"
	  Position		  [135, 320, 175, 340]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "240"
	  Position		  [135, 40, 175, 60]
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "241"
	  Position		  [350, 183, 380, 197]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion16"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "CAN bit-packing 2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN bit-packing 2"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem6"
      SID		      "289"
      Ports		      [1, 1]
      Position		      [520, 460, 595, 500]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem6"
	Location		[10, 82, 1269, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "300"
	  Position		  [535, 223, 565, 237]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "362"
	  Ports			  [6, 1]
	  Position		  [985, 242, 1040, 608]
	  Inputs		  "++++++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "309"
	  Ports			  [1, 1]
	  Position		  [655, 215, 685, 245]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "1"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  SID			  "310"
	  Ports			  [1, 1]
	  Position		  [655, 300, 685, 330]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "2"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant2"
	  SID			  "311"
	  Ports			  [1, 1]
	  Position		  [655, 385, 685, 415]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "3"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant3"
	  SID			  "312"
	  Ports			  [1, 1]
	  Position		  [655, 485, 685, 515]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "4"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant4"
	  SID			  "313"
	  Ports			  [1, 1]
	  Position		  [655, 560, 685, 590]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "5"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant5"
	  SID			  "314"
	  Ports			  [1, 1]
	  Position		  [655, 640, 685, 670]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "=="
	  const			  "6"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  SID			  "306"
	  Ports			  [1, 1]
	  Position		  [810, 554, 910, 596]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem"
	    Location		    [2, 82, 1262, 971]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "307"
	      Position		      [290, 183, 320, 197]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "389"
	      Ports		      [1, 1]
	      Position		      [275, 254, 335, 286]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      ">"
	      const		      "1200"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "390"
	      Position		      [515, 155, 545, 185]
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "333"
	      Position		      [155, 256, 195, 284]
	      GotoTag		      "weigan"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "392"
	      Ports		      [2, 1]
	      Position		      [515, 232, 545, 263]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "393"
	      Ports		      [2, 1]
	      Position		      [645, 197, 675, 228]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "308"
	      Position		      [720, 208, 750, 222]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [100, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [105, 0; 0, 50]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [35, 0; 0, -30]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      Points		      [410, 75; 270, 0]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  SID			  "315"
	  Ports			  [1, 1]
	  Position		  [810, 634, 910, 676]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem1"
	    Location		    [2, 82, 1262, 971]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "316"
	      Position		      [230, 173, 260, 187]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "396"
	      Ports		      [1, 1]
	      Position		      [215, 244, 275, 276]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      "<"
	      const		      "3500"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      "397"
	      Position		      [455, 145, 485, 175]
	      Value		      "2"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "398"
	      Position		      [65, 242, 140, 278]
	      GotoTag		      "weigan"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "399"
	      Ports		      [2, 1]
	      Position		      [455, 222, 485, 253]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "400"
	      Ports		      [2, 1]
	      Position		      [585, 187, 615, 218]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "317"
	      Position		      [660, 198, 690, 212]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [100, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [105, 0; 0, 50]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [35, 0; 0, -30]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem2"
	  SID			  "318"
	  Ports			  [1, 1]
	  Position		  [810, 209, 910, 251]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem2"
	    Location		    [0, 82, 1260, 995]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "319"
	      Position		      [320, 208, 350, 222]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "339"
	      Ports		      [1, 1]
	      Position		      [305, 284, 365, 316]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      "<"
	      const		      "3800"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant1"
	      SID		      "403"
	      Ports		      [1, 1]
	      Position		      [480, 379, 540, 411]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      ">"
	      const		      "3400"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "342"
	      Position		      [545, 185, 575, 215]
	      Value		      "6"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      "375"
	      Position		      [535, 15, 565, 45]
	      Value		      "6"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "335"
	      Position		      [155, 282, 230, 318]
	      GotoTag		      "fuyang"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "402"
	      Position		      [375, 377, 450, 413]
	      GotoTag		      "weigan"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "359"
	      Ports		      [2, 1]
	      Position		      [545, 262, 575, 293]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "341"
	      Ports		      [3, 1]
	      Position		      [675, 228, 710, 262]
	      Inputs		      "3"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "376"
	      Ports		      [2, 1]
	      Position		      [635, 82, 665, 113]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "320"
	      Position		      [740, 238, 770, 252]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [100, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [105, 0; 0, 55]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      Points		      [470, 135; 115, 0; 0, -30]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 15; 25, 0]
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant1"
	      SrcPort		      1
	      Points		      [115, 0]
	      DstBlock		      "Product"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem3"
	  SID			  "321"
	  Ports			  [1, 1]
	  Position		  [810, 294, 910, 336]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem3"
	    Location		    [2, 82, 1262, 971]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "322"
	      Position		      [250, 233, 280, 247]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "347"
	      Ports		      [1, 1]
	      Position		      [175, 299, 235, 331]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      ">"
	      const		      "1950"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "343"
	      Position		      [395, 185, 425, 215]
	      Value		      "5"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      "377"
	      Position		      [420, 20, 450, 50]
	      Value		      "5"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "336"
	      Position		      [90, 301, 130, 329]
	      GotoTag		      "fuyang"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "360"
	      Ports		      [2, 1]
	      Position		      [405, 277, 435, 308]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "344"
	      Ports		      [2, 1]
	      Position		      [540, 242, 570, 273]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "378"
	      Ports		      [2, 1]
	      Position		      [520, 87, 550, 118]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "346"
	      Position		      [610, 253, 640, 267]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [95, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [40, 0; 0, -30]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [55, 0; 0, 50]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Line {
	      Points		      [375, 150; 100, 0; 0, -40]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [30, 0; 0, 35; 30, 0]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem4"
	  SID			  "324"
	  Ports			  [1, 1]
	  Position		  [810, 379, 910, 421]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem4"
	    Location		    [2, 82, 1262, 971]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "325"
	      Position		      [260, 303, 290, 317]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "348"
	      Ports		      [1, 1]
	      Position		      [340, 364, 400, 396]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      "<"
	      const		      "4200"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "349"
	      Position		      [570, 265, 600, 295]
	      Value		      "4"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "337"
	      Position		      [245, 365, 300, 395]
	      GotoTag		      "dangban"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "358"
	      Ports		      [2, 1]
	      Position		      [570, 342, 600, 373]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "350"
	      Ports		      [2, 1]
	      Position		      [700, 307, 730, 338]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "352"
	      Position		      [785, 318, 815, 332]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [90, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [190, 0; 0, 40]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [35, 0; 0, -30]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem5"
	  SID			  "327"
	  Ports			  [1, 1]
	  Position		  [810, 479, 910, 521]
	  LibraryVersion	  "1.225"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem5"
	    Location		    [2, 82, 1262, 971]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "328"
	      Position		      [120, 243, 150, 257]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "353"
	      Ports		      [1, 1]
	      Position		      [265, 294, 325, 326]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      ">"
	      const		      "2000"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "354"
	      Position		      [500, 195, 530, 225]
	      Value		      "3"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "338"
	      Position		      [100, 296, 160, 324]
	      GotoTag		      "dangban"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "361"
	      Ports		      [2, 1]
	      Position		      [500, 272, 530, 303]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "355"
	      Ports		      [2, 1]
	      Position		      [630, 237, 660, 268]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "357"
	      Position		      [715, 248, 745, 262]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [95, 0; 0, -15]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [260, 0; 0, 30]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [35, 0; 0, -30]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "363"
	  Position		  [1130, 418, 1160, 432]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Constant"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 85]
	      Branch {
		DstBlock		"Compare\nTo Constant2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 100]
		Branch {
		  DstBlock		  "Compare\nTo Constant3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 75]
		  Branch {
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Compare\nTo Constant5"
		    DstPort		    1
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Subsystem2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Subsystem3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant2"
	  SrcPort		  1
	  DstBlock		  "Subsystem4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant3"
	  SrcPort		  1
	  DstBlock		  "Subsystem5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant4"
	  SrcPort		  1
	  DstBlock		  "Subsystem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant5"
	  SrcPort		  1
	  DstBlock		  "Subsystem1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 45]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  1
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "Add"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Add"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem4"
	  SrcPort		  1
	  Points		  [25, 0; 0, -5]
	  DstBlock		  "Add"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Subsystem5"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "Add"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "58"
      Position		      [635, 1380, 655, 1400]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "59"
      Position		      [635, 1515, 655, 1535]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "60"
      Position		      [665, 1650, 685, 1670]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      "61"
      Position		      [580, 1105, 600, 1125]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      SID		      "255"
      Position		      [780, 190, 800, 210]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      SID		      "256"
      Position		      [780, 135, 800, 155]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      SID		      "257"
      Position		      [790, 85, 810, 105]
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace"
      SID		      "370"
      Ports		      [1]
      Position		      [770, 375, 830, 405]
      VariableName	      "simout"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "a"
      SID		      "62"
      Position		      [470, 1098, 545, 1132]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "b"
      SID		      "63"
      Position		      [525, 1373, 600, 1407]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "baozhuaa"
      SID		      "64"
      Position		      [755, 1273, 830, 1307]
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "baozhuay"
      SID		      "65"
      Position		      [655, 1282, 690, 1298]
      Value		      "3"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "c"
      SID		      "66"
      Position		      [525, 1508, 600, 1542]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi"
      SID		      "243"
      Ports		      [1]
      Position		      [515, 280, 600, 370]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi1"
      SID		      "67"
      Ports		      [1]
      Position		      [420, 1533, 505, 1637]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi2"
      SID		      "68"
      Ports		      [1]
      Position		      [420, 1180, 505, 1270]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi3"
      SID		      "69"
      Ports		      [1]
      Position		      [420, 1410, 505, 1500]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi4"
      SID		      "70"
      Ports		      [1]
      Position		      [420, 1663, 505, 1767]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "chuanganqi5"
      SID		      "244"
      Ports		      [1]
      Position		      [635, 250, 720, 340]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Constant
      Name		      "constant1"
      SID		      "71"
      Position		      [815, 1227, 850, 1243]
    }
    Block {
      BlockType		      Constant
      Name		      "constant10"
      SID		      "72"
      Position		      [850, 1572, 885, 1588]
      Value		      "2"
    }
    Block {
      BlockType		      Constant
      Name		      "constant11"
      SID		      "73"
      Position		      [850, 1627, 885, 1643]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "constant12"
      SID		      "74"
      Position		      [850, 1817, 885, 1833]
      Value		      "2"
    }
    Block {
      BlockType		      Constant
      Name		      "constant13"
      SID		      "75"
      Position		      [850, 1872, 885, 1888]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "constant2"
      SID		      "78"
      Position		      [850, 1462, 885, 1478]
    }
    Block {
      BlockType		      Constant
      Name		      "constant3"
      SID		      "271"
      Position		      [850, 2087, 885, 2103]
      Value		      "2"
    }
    Block {
      BlockType		      Constant
      Name		      "constant4"
      SID		      "79"
      Position		      [850, 1702, 885, 1718]
    }
    Block {
      BlockType		      Constant
      Name		      "constant5"
      SID		      "272"
      Position		      [850, 2142, 885, 2158]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "constant6"
      SID		      "81"
      Position		      [850, 1347, 885, 1363]
      Value		      "2"
    }
    Block {
      BlockType		      Constant
      Name		      "constant7"
      SID		      "273"
      Position		      [850, 1972, 885, 1988]
    }
    Block {
      BlockType		      Constant
      Name		      "constant9"
      SID		      "82"
      Position		      [850, 1402, 885, 1418]
      Value		      "0"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "d"
      SID		      "83"
      Position		      [550, 1643, 625, 1677]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "f1"
      SID		      "254"
      Position		      [690, 78, 765, 112]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "f2"
      SID		      "251"
      Position		      [665, 128, 740, 162]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "f3"
      SID		      "247"
      Position		      [665, 183, 740, 217]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "f4"
      SID		      "287"
      Position		      [425, 398, 500, 432]
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Lookup
      Name		      "right1"
      SID		      "250"
      Position		      [550, 79, 585, 91]
      InputValues	      "[1243 3786]"
      Table		      "[0 3200]"
      LookUpMeth	      "Interpolation-Use End Values"
    }
    Block {
      BlockType		      Lookup
      Name		      "right2"
      SID		      "253"
      Position		      [550, 139, 585, 151]
      InputValues	      "[1243 3786]"
      Table		      "[0 3200]"
      LookUpMeth	      "Interpolation-Use End Values"
    }
    Block {
      BlockType		      Lookup
      Name		      "right3"
      SID		      "245"
      Position		      [550, 194, 585, 206]
      InputValues	      "[1243 3786]"
      Table		      "[0 3200]"
      LookUpMeth	      "Interpolation-Use End Values"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "shengjianga"
      SID		      "84"
      Position		      [795, 1753, 870, 1787]
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "shengjiangy"
      SID		      "85"
      Position		      [645, 1752, 680, 1768]
      Value		      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "shengjiangy1"
      SID		      "460"
      Position		      [645, 1797, 680, 1813]
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "sifufa"
      SID		      "246"
      Position		      [645, 463, 720, 497]
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "xuanzhuana"
      SID		      "274"
      Position		      [795, 2023, 870, 2057]
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "xuanzhuany"
      SID		      "275"
      Position		      [635, 2022, 670, 2038]
      Value		      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "xuanzhuany1"
      SID		      "462"
      Position		      [635, 2057, 670, 2073]
      Value		      "2"
    }
    Line {
      SrcBlock		      "3402Receive 1"
      SrcPort		      3
      DstBlock		      "CAN bit-unpacking 5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 2"
      SrcPort		      1
      DstBlock		      "Mux3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 2"
      SrcPort		      2
      DstBlock		      "Mux3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 2"
      SrcPort		      3
      DstBlock		      "Mux3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 2"
      SrcPort		      4
      DstBlock		      "Mux3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 3"
      SrcPort		      1
      DstBlock		      "Mux4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 3"
      SrcPort		      2
      DstBlock		      "Mux4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 3"
      SrcPort		      3
      DstBlock		      "Mux4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 3"
      SrcPort		      4
      DstBlock		      "Mux4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 4"
      SrcPort		      1
      DstBlock		      "Mux5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 4"
      SrcPort		      2
      DstBlock		      "Mux5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 4"
      SrcPort		      3
      DstBlock		      "Mux5"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 4"
      SrcPort		      4
      DstBlock		      "Mux5"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 4"
      SrcPort		      5
      DstBlock		      "Mux5"
      DstPort		      5
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 5"
      SrcPort		      1
      DstBlock		      "Mux6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 5"
      SrcPort		      2
      DstBlock		      "Mux6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 5"
      SrcPort		      3
      DstBlock		      "Mux6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 5"
      SrcPort		      4
      DstBlock		      "Mux6"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 5"
      SrcPort		      5
      DstBlock		      "Mux6"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Mux3"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"chuanganqi2"
	DstPort			1
      }
      Branch {
	Points			[0, -110]
	DstBlock		"a"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux4"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -65]
	DstBlock		"b"
	DstPort			1
      }
      Branch {
	DstBlock		"chuanganqi3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux5"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -60]
	DstBlock		"c"
	DstPort			1
      }
      Branch {
	DstBlock		"chuanganqi1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux6"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"chuanganqi4"
	DstPort			1
      }
      Branch {
	Points			[0, -55; 135, 0]
	Branch {
	  DstBlock		  "d"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 55]
	  DstBlock		  "Selector4"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "b"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "d"
      SrcPort		      1
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "a"
      SrcPort		      1
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "constant1"
      SrcPort		      1
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "CAN bit-packing "
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion5"
      SrcPort		      1
      Points		      [10, 0; 0, -25]
      DstBlock		      "CAN bit-packing "
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant2"
      SrcPort		      1
      DstBlock		      "Data Type Conversion6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion6"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "CAN bit-packing 1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion7"
      SrcPort		      1
      Points		      [10, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant4"
      SrcPort		      1
      DstBlock		      "Data Type Conversion8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion8"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "CAN bit-packing 2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion9"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant6"
      SrcPort		      1
      DstBlock		      "Data Type Conversion12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion12"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "CAN bit-packing 4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion13"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant9"
      SrcPort		      1
      DstBlock		      "Data Type Conversion13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "constant10"
      SrcPort		      1
      DstBlock		      "Data Type Conversion14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion14"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "CAN bit-packing 5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion15"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant11"
      SrcPort		      1
      DstBlock		      "Data Type Conversion15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "constant12"
      SrcPort		      1
      DstBlock		      "Data Type Conversion16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion16"
      SrcPort		      1
      DstBlock		      "CAN bit-packing 6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion17"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant13"
      SrcPort		      1
      DstBlock		      "Data Type Conversion17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Multiport\nSwitch1"
      SrcPort		      1
      Points		      [0, -20]
      DstBlock		      "1808Send3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "baozhuay"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"baozhuaa"
	DstPort			1
      }
      Branch {
	Labels			[0, 0]
	Points			[0, -95]
	DstBlock		"Subsystem2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "shengjianga"
      SrcPort		      1
      DstBlock		      "Data Type Conversion9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Multiport\nSwitch"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "1808Send1"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Multiport\nSwitch2"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "1808Send4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-packing "
      SrcPort		      1
      Points		      [140, 0]
      DstBlock		      "Multiport\nSwitch"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-packing 1"
      SrcPort		      1
      Points		      [125, 0]
      DstBlock		      "Multiport\nSwitch1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-packing 2"
      SrcPort		      1
      Points		      [55, 0; 0, 20]
      DstBlock		      "Multiport\nSwitch2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "baozhuaa"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Data Type Conversion5"
	DstPort			1
      }
      Branch {
	Points			[0, 235]
	DstBlock		"Data Type Conversion7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Subsystem3"
      SrcPort		      1
      Points		      [125, 0]
      DstBlock		      "Multiport\nSwitch2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "255_15shineng"
      SrcPort		      1
      DstBlock		      "3402Send"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "PCL731"
      DstPort		      1
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "88"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      5
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "Constant6"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      9
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      10
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      15
    }
    Line {
      SrcBlock		      "Constant15"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      14
    }
    Line {
      SrcBlock		      "Constant14"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      13
    }
    Line {
      SrcBlock		      "Constant13"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      12
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      11
    }
    Line {
      SrcBlock		      "Constant16"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      20
    }
    Line {
      SrcBlock		      "Constant21"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      19
    }
    Line {
      SrcBlock		      "Constant20"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      18
    }
    Line {
      SrcBlock		      "Constant19"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      17
    }
    Line {
      SrcBlock		      "Constant17"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      16
    }
    Line {
      SrcBlock		      "Constant26"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      24
    }
    Line {
      SrcBlock		      "Constant25"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      23
    }
    Line {
      SrcBlock		      "Constant24"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      22
    }
    Line {
      SrcBlock		      "Constant23"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      21
    }
    Line {
      SrcBlock		      "3402Receive "
      SrcPort		      1
      Points		      [0, 50]
      DstBlock		      "CAN bit-unpacking "
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking "
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			1
      }
      Branch {
	Points			[0, -235]
	DstBlock		"Goto"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "CAN bit-unpacking "
      SrcPort		      2
      Points		      [5, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			2
      }
      Branch {
	Points			[0, -185]
	DstBlock		"Goto1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "CAN bit-unpacking "
      SrcPort		      3
      Points		      [5, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			3
      }
      Branch {
	Points			[0, -170]
	DstBlock		"Goto2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "CAN bit-unpacking "
      SrcPort		      4
      DstBlock		      "Mux"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      2
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      3
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      4
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      5
      DstBlock		      "Mux1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      6
      DstBlock		      "Mux1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      7
      DstBlock		      "Mux1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "CAN bit-unpacking 1"
      SrcPort		      8
      DstBlock		      "Mux1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "3402Receive 2"
      SrcPort		      1
      Points		      [25, 0; 0, -15; 20, 0; 0, 90]
      DstBlock		      "CAN bit-unpacking 1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[30, 0]
	Branch {
	  Points		  [0, -125]
	  Branch {
	    DstBlock		    "Selector3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    Branch {
	      DstBlock		      "Selector2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Selector1"
	      DstPort		      1
	    }
	  }
	}
	Branch {
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "chuanganqi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "To Workspace"
	    DstPort		    1
	  }
	}
      }
      Branch {
	DstBlock		"f4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "3402tongdaoshineng"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Selector3"
      SrcPort		      1
      DstBlock		      "right3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant18"
      SrcPort		      1
      DstBlock		      "Subsystem4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Subsystem4"
      SrcPort		      1
      DstBlock		      "1808Send"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      DstBlock		      "Subsystem4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Manual Switch"
      SrcPort		      1
      DstBlock		      "1808Send2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "255shineng"
      SrcPort		      1
      Points		      [35, 0; 0, 50]
      DstBlock		      "Manual Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem5"
      SrcPort		      1
      DstBlock		      "Manual Switch"
      DstPort		      2
    }
    Line {
      SrcBlock		      "right3"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"f3"
	DstPort			1
      }
      Branch {
	Points			[0, 95]
	DstBlock		"chuanganqi5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Selector2"
      SrcPort		      1
      DstBlock		      "right2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Selector1"
      SrcPort		      1
      DstBlock		      "right1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f1"
      SrcPort		      1
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f2"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f3"
      SrcPort		      1
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "right2"
      SrcPort		      1
      DstBlock		      "f2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "right1"
      SrcPort		      1
      DstBlock		      "Add"
      DstPort		      1
    }
    Line {
      SrcBlock		      "constant7"
      SrcPort		      1
      DstBlock		      "Data Type Conversion3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion3"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "CAN bit-packing 3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion4"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant3"
      SrcPort		      1
      DstBlock		      "Data Type Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion1"
      SrcPort		      1
      DstBlock		      "CAN bit-packing 7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion2"
      SrcPort		      1
      Points		      [5, 0; 0, -20; 45, 0]
      DstBlock		      "CAN bit-packing 7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "constant5"
      SrcPort		      1
      DstBlock		      "Data Type Conversion2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xuanzhuana"
      SrcPort		      1
      DstBlock		      "Data Type Conversion4"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Multiport\nSwitch3"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "1808Send5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-packing 3"
      SrcPort		      1
      Points		      [55, 0; 0, 20]
      DstBlock		      "Multiport\nSwitch3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Subsystem1"
      SrcPort		      1
      Points		      [125, 0]
      DstBlock		      "Multiport\nSwitch3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN bit-packing 4"
      SrcPort		      1
      Points		      [30, 0; 0, -90]
      DstBlock		      "Multiport\nSwitch"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-packing 5"
      SrcPort		      1
      Points		      [35, 0; 0, -80]
      DstBlock		      "Multiport\nSwitch1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-packing 6"
      SrcPort		      1
      Points		      [55, 0; 0, -70]
      DstBlock		      "Multiport\nSwitch2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN bit-packing 7"
      SrcPort		      1
      Points		      [55, 0; 0, -70]
      DstBlock		      "Multiport\nSwitch3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "3402Receive 1"
      SrcPort		      2
      DstBlock		      "CAN bit-unpacking 4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "3402Receive 1"
      SrcPort		      1
      DstBlock		      "CAN bit-unpacking 3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "3402Receive 3"
      SrcPort		      1
      DstBlock		      "CAN bit-unpacking 2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem6"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, -50]
	DstBlock		"Display"
	DstPort			1
      }
      Branch {
	DstBlock		"sifufa"
	DstPort			1
      }
    }
    Line {
      Points		      [715, 510; 20, 0]
      DstBlock		      "Product"
      DstPort		      1
    }
    Line {
      SrcBlock		      "99"
      SrcPort		      1
      DstBlock		      "Subsystem6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Selector4"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Compare\nTo Constant"
	DstPort			1
      }
      Branch {
	Points			[0, 55]
	DstBlock		"Compare\nTo Constant1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Compare\nTo Constant"
      SrcPort		      1
      DstBlock		      "Logical\nOperator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant1"
      SrcPort		      1
      Points		      [20, 0; 0, -40]
      DstBlock		      "Logical\nOperator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nOperator"
      SrcPort		      1
      DstBlock		      "Product"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sifufa"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "Subsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem2"
      SrcPort		      1
      Points		      [20, 0; 0, -50; 45, 0]
      Branch {
	Points			[105, 0]
	DstBlock		"Multiport\nSwitch"
	DstPort			1
      }
      Branch {
	Points			[0, 335]
	DstBlock		"Multiport\nSwitch1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Manual Switch1"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"shengjianga"
	DstPort			1
      }
      Branch {
	Points			[0, -95]
	DstBlock		"Subsystem3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "shengjiangy"
      SrcPort		      1
      DstBlock		      "Manual Switch1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shengjiangy1"
      SrcPort		      1
      Points		      [10, 0; 0, -25]
      DstBlock		      "Manual Switch1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Manual Switch2"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"xuanzhuana"
	DstPort			1
      }
      Branch {
	Points			[0, -100]
	DstBlock		"Subsystem1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "xuanzhuany"
      SrcPort		      1
      DstBlock		      "Manual Switch2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xuanzhuany1"
      SrcPort		      1
      Points		      [10, 0; 0, -15]
      DstBlock		      "Manual Switch2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [15, 0; 0, 50]
      DstBlock		      "Add"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Add"
      SrcPort		      1
      DstBlock		      "f1"
      DstPort		      1
    }
    Annotation {
      Position		      [839, 1275]
    }
    Annotation {
      Position		      [839, 1500]
    }
    Annotation {
      Position		      [839, 1740]
    }
    Annotation {
      Position		      [839, 1385]
    }
    Annotation {
      Position		      [1333, 338]
    }
    Annotation {
      Position		      [839, 2010]
    }
  }
}
MatData {
  NumRecords		  3
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.5 (R2010a) dated Jul 24 2010, 07:30:36
#
#


Stateflow {
  machine {
    id			    1
    name		    "canceshi1"
    created		    "01-Jun-2020 14:57:38"
    isLibrary		    0
    firstTarget		    2
    sfVersion		    75014000.000003
  }
  target {
    id			    2
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 3]
  }
  target {
    id			    3
    name		    "rtw"
    machine		    1
    linkNode		    [1 2 0]
  }
}
