# EESchema Netlist Version 1.1 created  Sun 10 Jan 2010 11:34:45 PM PST
(
 ( /4B491031 TED_TERMINAL_3.5MM_2PIN  J8 TERMINAL_3.5MM_PCB_2PIN {Lib=TERMINAL_3.5MM_PCB_2PIN}
  (    1 /GND )
  (    2 /AN0 )
 )
 ( /4B3B18ED $noname  C7 .47uF {Lib=C_POL}
  (    1 /Vusb )
  (    2 /GND )
 )
 ( /4B3B18A6 $noname  C8 10uF {Lib=C_POL}
  (    1 /+5v )
  (    2 /GND )
 )
 ( /4B3B1861 $noname  R5 1M {Lib=R}
  (    1 /OSC2 )
  (    2 /OSC1 )
 )
 ( /4B0A214F $noname  D2 3.9v_220mW {Lib=ZENER}
  (    1 /AnologIn )
  (    2 /GND )
 )
 ( /4B0A2128 $noname  R4 20ohm {Lib=R_SMALL}
  (    1 /AnologIn )
  (    2 /AN0 )
 )
 ( /4B0A16C9 $noname  R3 20ohm {Lib=R_small}
  (    1 /+5v )
  (    2 /+4v )
 )
 ( /4B0A1568 $noname  D1 3.9v_200mW {Lib=ZENER}
  (    1 /+4v )
  (    2 /GND )
 )
 ( /4B0A0B52 $noname  C6 10uF {Lib=C_POL_small}
  (    1 /+4v )
  (    2 /GND )
 )
 ( /4B0A0A76 $noname  C5 10uF {Lib=C_POL_small}
  (    1 /+5v )
  (    2 /GND )
 )
 ( /4B09E23C $noname  U2 TLC5510A {Lib=TLC5510A}
  (    1 /GND )
  (    2 /GND )
  (    3 /D0 )
  (    4 /D1 )
  (    5 /D2 )
  (    6 /D3 )
  (    7 /D4 )
  (    8 /D5 )
  (    9 /D6 )
  (   10 /D7 )
  (   11 /+5v )
  (   12 /ext_a2d_clk_RC6 )
  (   13 /+5v )
  (   14 /+5v )
  (   15 /+5v )
  (   16 /+5v )
  (   17 /+4v )
  (   18 /+5v )
  (   19 /AnologIn )
  (   20 /GND )
  (   21 /GND )
  (   22 /GND )
  (   23 /GND )
  (   24 /GND )
 )
 ( /4B09DA99 $noname  U1 PIC18F4455 {Lib=PIC18F4455}
  (    1 /MCLR )
  (    2 /AN0 )
  (    3 /A0 )
  (    4 /A1 )
  (    5 /A2 )
  (    6 /A3 )
  (    7 /A4 )
  (    8 ? )
  (    9 ? )
  (   10 ? )
  (   11 /+5v )
  (   12 /GND )
  (   13 /OSC1 )
  (   14 /OSC2 )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 /Vusb )
  (   19 /D0 )
  (   20 /D1 )
  (   21 /D2 )
  (   22 /D3 )
  (   23 /D- )
  (   24 /D+ )
  (   25 /ext_a2d_clk_RC6 )
  (   26 ? )
  (   27 /D4 )
  (   28 /D5 )
  (   29 /D6 )
  (   30 /D7 )
  (   31 /GND )
  (   32 /+5v )
  (   33 /B0 )
  (   34 /B1 )
  (   35 /B2 )
  (   36 /B3 )
  (   37 /B4 )
  (   38 /B5 )
  (   39 /B6 )
  (   40 /B7 )
 )
 ( /4B0833D7 TED_CONNECTOR_STEREO_3.5  J5 3.5_STEREO_SMT {Lib=3.5_STEREO_SMT}
  (    2 /GND )
  (    3 /AN0 )
  (    4 /AN0 )
 )
 ( /4B0833B6 TED_RCA_MONO_220572  J6 RCA_MONO_PC {Lib=RCA_MONO_PC}
  (    1 /GND )
  (    2 /AN0 )
 )
 ( /4B07A1B2 $noname  C4 .1uF {Lib=C}
  (    1 /USB_SHELL )
  (    2 /GND )
 )
 ( /4B07A153 $noname  J4 USB {Lib=USB}
  (    1 /+5v )
  (    2 /D- )
  (    3 /D+ )
  (    4 /GND )
  (    5 /USB_SHELL )
 )
 ( /4AED0632 $noname  R2 10k {Lib=R}
  (    1 /+5v )
  (    2 /MCLR )
 )
 ( /4AED0588 TED_SPST_MPB-129  J3 SPST_Switch {Lib=SPST_Switch}
  (    1 /MCLR )
  (    2 /GND )
 )
 ( /4AE127E6 $noname  C3 15-33pF {Lib=C}
  (    1 /OSC2 )
  (    2 /GND )
 )
 ( /4AE127E1 $noname  C2 15-33pF {Lib=C}
  (    1 /OSC1 )
  (    2 /GND )
 )
 ( /4AE126E3 $noname  C1 10uF {Lib=C_POL}
  (    1 /+5v )
  (    2 /GND )
 )
 ( /4AE126A1 $noname  X1 20mhz {Lib=CRYSTAL}
  (    1 /OSC1 )
  (    2 /OSC2 )
 )
 ( /4ABB36DF $noname  J1 IDE_10x2 {Lib=IDE_10x2}
  (    1 /GND )
  (    2 /B7 )
  (    3 /B6 )
  (    4 /B5 )
  (    5 /B4 )
  (    6 /B3 )
  (    7 /B2 )
  (    8 /B1 )
  (    9 /B0 )
  (   10 /+5v )
  (   11 /+5v )
  (   12 /A0 )
  (   13 /A1 )
  (   14 /A2 )
  (   15 /A3 )
  (   16 /A4 )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 /GND )
 )
)
*
{ Allowed footprints by component:
$component C7
 SM*
 C?
 C1-1
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component R5
 R?
 SM0603
 SM0805
$endlist
$component D2
 D?
 SO*
 SM*
$endlist
$component R4
 R?
 SM0603
 SM0805
$endlist
$component R3
 R?
 SM0603
 SM0805
$endlist
$component D1
 D?
 SO*
 SM*
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component R2
 R?
 SM0603
 SM0805
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 3 "/A4" "A4"
 U1 7
 J1 16
Net 4 "/A2" "A2"
 U1 5
 J1 14
Net 5 "/A0" "A0"
 U1 3
 J1 12
Net 6 "/A1" "A1"
 U1 4
 J1 13
Net 7 "/A3" "A3"
 U1 6
 J1 15
Net 8 "/+5v" "+5v"
 C8 1
 R3 1
 C5 1
 U2 13
 U2 11
 U2 16
 U2 18
 U2 15
 U2 14
 U1 11
 U1 32
 J4 1
 R2 1
 C1 1
 J1 11
 J1 10
Net 9 "/USB_SHELL" "USB_SHELL"
 C4 1
 J4 5
Net 10 "/Vusb" "Vusb"
 C7 1
 U1 18
Net 11 "/ext_a2d_clk_RC6" "ext_a2d_clk_RC6"
 U2 12
 U1 25
Net 12 "/GND" "GND"
 J8 1
 C7 2
 C8 2
 D2 2
 D1 2
 C6 2
 C5 2
 U2 24
 U2 2
 U2 1
 U2 21
 U2 20
 U2 23
 U2 22
 U1 31
 U1 12
 J5 2
 J6 1
 C4 2
 J4 4
 J3 2
 C3 2
 C2 2
 C1 2
 J1 20
 J1 1
Net 13 "/AnologIn" "AnologIn"
 D2 1
 R4 1
 U2 19
Net 14 "/+4v" "+4v"
 R3 2
 D1 1
 C6 1
 U2 17
Net 20 "/B7" "B7"
 U1 40
 J1 2
Net 21 "/B6" "B6"
 U1 39
 J1 3
Net 22 "/B5" "B5"
 U1 38
 J1 4
Net 23 "/D7" "D7"
 U2 10
 U1 30
Net 24 "/D6" "D6"
 U2 9
 U1 29
Net 25 "/D5" "D5"
 U2 8
 U1 28
Net 26 "/D4" "D4"
 U2 7
 U1 27
Net 27 "/D3" "D3"
 U2 6
 U1 22
Net 28 "/D2" "D2"
 U2 5
 U1 21
Net 29 "/D1" "D1"
 U2 4
 U1 20
Net 30 "/D0" "D0"
 U2 3
 U1 19
Net 31 "/AN0" "AN0"
 J8 2
 R4 2
 U1 2
 J5 3
 J5 4
 J6 2
Net 32 "/D-" "D-"
 U1 23
 J4 2
Net 33 "/D+" "D+"
 U1 24
 J4 3
Net 34 "/MCLR" "MCLR"
 U1 1
 R2 2
 J3 1
Net 38 "/OSC2" "OSC2"
 R5 1
 U1 14
 C3 1
 X1 2
Net 39 "/OSC1" "OSC1"
 R5 2
 U1 13
 C2 1
 X1 1
Net 40 "/B0" "B0"
 U1 33
 J1 9
Net 41 "/B1" "B1"
 U1 34
 J1 8
Net 42 "/B2" "B2"
 U1 35
 J1 7
Net 43 "/B3" "B3"
 U1 36
 J1 6
Net 44 "/B4" "B4"
 U1 37
 J1 5
}
#End
