Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_core_clk_int = PERIOD TIMEGRP "core_cl | SETUP   |    -0.756ns|     8.756ns|      25|        5862
  k_int" 8 ns HIGH 50%                      | HOLD    |     0.226ns|            |       0|           0
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFT | MAXDELAY|    -0.535ns|     4.535ns|       4|        1661
  ER COMP "core_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFT | MAXDELAY|     0.025ns|     3.975ns|       0|           0
  ER COMP "core_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP   |     0.088ns|     7.912ns|       0|           0
  s HIGH 50%                                | HOLD    |     0.244ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | SETUP   |     0.568ns|     7.432ns|       0|           0
  _gmii" 8 ns HIGH 50%                      | HOLD    |     0.334ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[2].nf2_m | MAXDELAY|     0.843ns|     5.257ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT"     |         |            |            |        |            
       MAXDELAY = 6.1 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[0].nf2_m | MAXDELAY|     1.027ns|     5.073ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I |         |            |            |        |            
  /RESET_OUT"         MAXDELAY = 6.1 ns     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFO | SETUP   |     1.135ns|     2.865ns|       0|           0
  RE COMP "cpci_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns B | SETUP   |     1.147ns|     2.853ns|       0|           0
  EFORE COMP "cpci_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns | SETUP   |     1.233ns|     2.767ns|       0|           0
   BEFORE COMP "cpci_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[2].nf2_m | MAXDELAY|     1.252ns|     4.848ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I |         |            |            |        |            
  /RESET_OUT"         MAXDELAY = 6.1 ns     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BE | SETUP   |     1.272ns|     2.728ns|       0|           0
  FORE COMP "cpci_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[3].nf2_m | MAXDELAY|     1.283ns|     4.817ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT"     |         |            |            |        |            
       MAXDELAY = 6.1 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFOR | SETUP   |     1.316ns|     2.684ns|       0|           0
  E COMP "cpci_clk"                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[1].nf2_m | MAXDELAY|     1.518ns|     4.582ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I |         |            |            |        |            
  /RESET_OUT"         MAXDELAY = 6.1 ns     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AF | MAXDELAY|     1.701ns|     2.299ns|       0|           0
  TER COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AF | MAXDELAY|     1.717ns|     2.283ns|       0|           0
  TER COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_rgmii_falling_to_rising = MAXDELAY FRO | SETUP   |     1.804ns|     1.396ns|       0|           0
  M TIMEGRP "rgmii_falling" TO TIMEGRP      |         |            |            |        |            
      "rgmii_rising" 3.2 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     1.897ns|     0.603ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     1.897ns|     0.603ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[0].nf2_m | MAXDELAY|     1.906ns|     4.194ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT"     |         |            |            |        |            
       MAXDELAY = 6.1 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     1.912ns|     0.588ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     2.034ns|     0.466ns|       0|           0
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEF | SETUP   |     2.266ns|     1.734ns|       0|           0
  ORE COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEF | SETUP   |     2.269ns|     1.731ns|       0|           0
  ORE COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 n | MAXDELAY|     2.311ns|     4.689ns|       0|           0
  s AFTER COMP "cpci_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[3].nf2_m | MAXDELAY|     2.630ns|     3.470ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I |         |            |            |        |            
  /RESET_OUT"         MAXDELAY = 6.1 ns     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[1].nf2_m | MAXDELAY|     2.874ns|     3.226ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT"     |         |            |            |        |            
       MAXDELAY = 6.1 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTE | MAXDELAY|     3.350ns|     4.650ns|       0|           0
  R COMP "cpci_clk"                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns  | MAXDELAY|     3.359ns|     4.641ns|       0|           0
  AFTER COMP "cpci_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[3].nf2_m | MAXDELAY|     5.019ns|     1.081ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t3"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[3].nf2_m | MAXDELAY|     5.099ns|     1.001ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t1"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[1].nf2_m | MAXDELAY|     5.305ns|     0.795ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t2"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[2].nf2_m | MAXDELAY|     5.337ns|     0.763ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t2"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AF | MAXDELAY|     5.370ns|     4.630ns|       0|           0
  TER COMP "cpci_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[3].nf2_m | MAXDELAY|     5.567ns|     0.533ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t2"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[1].nf2_m | MAXDELAY|     5.568ns|     0.532ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t3"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[0].nf2_m | MAXDELAY|     5.570ns|     0.530ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t2"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[2].nf2_m | MAXDELAY|     5.571ns|     0.529ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t1"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[1].nf2_m | MAXDELAY|     5.571ns|     0.529ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t1"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[0].nf2_m | MAXDELAY|     5.573ns|     0.527ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t1"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[0].nf2_m | MAXDELAY|     5.746ns|     0.354ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t3"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "nf2_core/mac_groups[2].nf2_m | MAXDELAY|     5.844ns|     0.256ns|       0|           0
  ac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INS |         |            |            |        |            
  T/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shif |         |            |            |        |            
  t3"         MAXDELAY = 6.1 ns             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 1 | SETUP   |     6.024ns|     9.976ns|       0|           0
  6 ns HIGH 50%                             | HOLD    |     0.337ns|            |       0|           0
------------------------------------------------------------------------------------------------------


2 constraints not met.


