\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [0][-]{chapter.2}{Logic Design}{}% 2
\BOOKMARK [1][-]{section.2.1}{Boolean algebra}{chapter.2}% 3
\BOOKMARK [2][-]{subsection.2.1.1}{Unary operators}{section.2.1}% 4
\BOOKMARK [2][-]{subsection.2.1.2}{Binary operators and disjunctive normal form}{section.2.1}% 5
\BOOKMARK [2][-]{subsection.2.1.3}{Boolean equations}{section.2.1}% 6
\BOOKMARK [2][-]{subsection.2.1.4}{Gates}{section.2.1}% 7
\BOOKMARK [1][-]{section.2.2}{Combinational logic}{chapter.2}% 8
\BOOKMARK [2][-]{subsection.2.2.1}{Decoder}{section.2.2}% 9
\BOOKMARK [2][-]{subsection.2.2.2}{Multiplexer}{section.2.2}% 10
\BOOKMARK [2][-]{subsection.2.2.3}{Two-level logic}{section.2.2}% 11
\BOOKMARK [2][-]{subsection.2.2.4}{Programmable logic array}{section.2.2}% 12
\BOOKMARK [0][-]{chapter.3}{Synchronous Message Exchange}{}% 13
\BOOKMARK [1][-]{section.3.1}{Communicating Sequential Processes}{chapter.3}% 14
\BOOKMARK [1][-]{section.3.2}{Synchronous Message Exchange}{chapter.3}% 15
\BOOKMARK [2][-]{subsection.3.2.1}{SME setup and structure}{section.3.2}% 16
\BOOKMARK [2][-]{subsection.3.2.2}{The Decoder}{section.3.2}% 17
\BOOKMARK [2][-]{subsection.3.2.3}{The Multiplexer}{section.3.2}% 18
\BOOKMARK [2][-]{subsection.3.2.4}{Full Adder}{section.3.2}% 19
\BOOKMARK [2][-]{subsection.3.2.5}{Arithmetic Logic Unit}{section.3.2}% 20
\BOOKMARK [0][-]{chapter.4}{Introduction to RISC-V instructions}{}% 21
\BOOKMARK [1][-]{section.4.1}{RISC-V Assembly}{chapter.4}% 22
\BOOKMARK [1][-]{section.4.2}{Register}{chapter.4}% 23
\BOOKMARK [1][-]{section.4.3}{Data transfer instructions}{chapter.4}% 24
\BOOKMARK [1][-]{section.4.4}{Immediate instructions}{chapter.4}% 25
\BOOKMARK [1][-]{section.4.5}{Numeral system of a computer}{chapter.4}% 26
\BOOKMARK [2][-]{subsection.4.5.1}{Signed and Unsigned numbers}{section.4.5}% 27
\BOOKMARK [1][-]{section.4.6}{Instruction representation in binary}{chapter.4}% 28
\BOOKMARK [2][-]{subsection.4.6.1}{Hexadecimal}{section.4.6}% 29
\BOOKMARK [1][-]{section.4.7}{Operators}{chapter.4}% 30
\BOOKMARK [2][-]{subsection.4.7.1}{Shifts}{section.4.7}% 31
\BOOKMARK [2][-]{subsection.4.7.2}{Bitwise logical operations}{section.4.7}% 32
\BOOKMARK [1][-]{section.4.8}{Branching Instructions}{chapter.4}% 33
\BOOKMARK [0][-]{chapter.5}{The RISC-V processor}{}% 34
\BOOKMARK [1][-]{section.5.1}{Single Cycle RISC-V Units}{chapter.5}% 35
\BOOKMARK [2][-]{subsection.5.1.1}{Program Counter}{section.5.1}% 36
\BOOKMARK [2][-]{subsection.5.1.2}{Instruction Memory}{section.5.1}% 37
\BOOKMARK [2][-]{subsection.5.1.3}{Next instruction Unit}{section.5.1}% 38
\BOOKMARK [2][-]{subsection.5.1.4}{Register}{section.5.1}% 39
\BOOKMARK [2][-]{subsection.5.1.5}{Arithmetic Logic Unit \(ALU\)}{section.5.1}% 40
\BOOKMARK [2][-]{subsection.5.1.6}{Immediate generator}{section.5.1}% 41
\BOOKMARK [2][-]{subsection.5.1.7}{Data Memory}{section.5.1}% 42
\BOOKMARK [2][-]{subsection.5.1.8}{Go to Unit}{section.5.1}% 43
\BOOKMARK [2][-]{subsection.5.1.9}{Multiplexer}{section.5.1}% 44
\BOOKMARK [2][-]{subsection.5.1.10}{Write Back Unit}{section.5.1}% 45
\BOOKMARK [2][-]{subsection.5.1.11}{AND gate unit}{section.5.1}% 46
\BOOKMARK [1][-]{section.5.2}{Designing the Control}{chapter.5}% 47
\BOOKMARK [1][-]{section.5.3}{Single Cycle RISC-V datapaths}{chapter.5}% 48
\BOOKMARK [2][-]{subsection.5.3.1}{RV64I Base Instructions Support}{section.5.3}% 49
\BOOKMARK [2][-]{subsection.5.3.2}{Supporting R-Format}{section.5.3}% 50
\BOOKMARK [2][-]{subsection.5.3.3}{Supporting I-Format}{section.5.3}% 51
\BOOKMARK [2][-]{subsection.5.3.4}{Supporting S-Format}{section.5.3}% 52
\BOOKMARK [2][-]{subsection.5.3.5}{Supporting B-Format}{section.5.3}% 53
\BOOKMARK [2][-]{subsection.5.3.6}{Supporting U-Format}{section.5.3}% 54
\BOOKMARK [2][-]{subsection.5.3.7}{Supporting J-Format}{section.5.3}% 55
\BOOKMARK [1][-]{section.5.4}{Debugging the instructions}{chapter.5}% 56
\BOOKMARK [2][-]{subsection.5.4.1}{Writing assembly to test instructions}{section.5.4}% 57
\BOOKMARK [2][-]{subsection.5.4.2}{Writing simple C code to run on RISC-V}{section.5.4}% 58
\BOOKMARK [0][-]{chapter.6}{Conclusion and future work}{}% 59
\BOOKMARK [0][-]{appendix.A}{Unary Operators}{}% 60
\BOOKMARK [0][-]{appendix.B}{Binary Operators}{}% 61
