###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:53 2012
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.842
- Setup                         0.180
+ Phase Shift                   7.000
= Required Time                 7.662
- Arrival Time                  7.783
= Slack Time                   -0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.021 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.115 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.429 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.689 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.470 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.750 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.941 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.068 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.657 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.660 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.423 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.441 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.749 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.855 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.199 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.495 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.747 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.003 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.128 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.611 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.858 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.371 | 
     | I0/U_4/U24                | B v -> Y ^     | AOI22X1 | 0.205 | 0.178 |   7.669 |    7.549 | 
     | I0/U_4/U23                | C ^ -> Y v     | OAI21X1 | 0.348 | 0.113 |   7.782 |    7.662 | 
     | I0/U_4/\tsrDataReg_reg[6] | D v            | DFFSR   | 0.348 | 0.001 |   7.783 |    7.662 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.221 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.356 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.670 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |    0.931 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.284 | 0.031 |   0.842 |    0.962 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 7.664
- Arrival Time                  7.779
= Slack Time                   -0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.015 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.121 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.435 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.695 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.476 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.756 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.947 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.074 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.663 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.666 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.429 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.447 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.755 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.861 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.205 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.501 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.753 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.009 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.134 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.617 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.864 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.377 | 
     | I0/U_4/U27                | B v -> Y ^     | AOI22X1 | 0.225 | 0.177 |   7.668 |    7.553 | 
     | I0/U_4/U26                | C ^ -> Y v     | OAI21X1 | 0.345 | 0.110 |   7.778 |    7.664 | 
     | I0/U_4/\tsrDataReg_reg[7] | D v            | DFFSR   | 0.345 | 0.001 |   7.779 |    7.664 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.215 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.350 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.664 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |    0.925 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.285 | 0.032 |   0.843 |    0.957 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.840
- Setup                         0.175
+ Phase Shift                   7.000
= Required Time                 7.665
- Arrival Time                  7.771
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.007 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.129 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.443 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.703 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.484 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.764 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.955 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.082 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.672 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.674 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.437 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.455 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.763 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.869 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.213 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.509 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.761 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.017 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.142 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.625 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.872 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.385 | 
     | I0/U_4/U21                | B v -> Y ^     | AOI22X1 | 0.208 | 0.182 |   7.673 |    7.567 | 
     | I0/U_4/U20                | C ^ -> Y v     | OAI21X1 | 0.334 | 0.098 |   7.771 |    7.664 | 
     | I0/U_4/\tsrDataReg_reg[5] | D v            | DFFSR   | 0.334 | 0.000 |   7.771 |    7.665 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.207 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.342 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.656 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |    0.917 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.284 | 0.029 |   0.840 |    0.946 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
- Setup                         0.151
+ Phase Shift                   7.000
= Required Time                 7.693
- Arrival Time                  7.796
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.004 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.132 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.446 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.706 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.487 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.767 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.958 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.085 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.674 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.677 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.440 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.458 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.766 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.872 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.216 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.512 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.764 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.020 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.145 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.628 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.875 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.388 | 
     | I0/U_4/U6                 | A v -> Y ^     | AOI22X1 | 0.229 | 0.204 |   7.695 |    7.591 | 
     | I0/U_4/U5                 | C ^ -> Y v     | OAI21X1 | 0.265 | 0.101 |   7.796 |    7.692 | 
     | I0/U_4/\tsrDataReg_reg[0] | D v            | DFFSR   | 0.265 | 0.000 |   7.796 |    7.693 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.204 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.339 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.653 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |    0.914 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.285 | 0.033 |   0.844 |    0.947 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.174
+ Phase Shift                   7.000
= Required Time                 7.696
- Arrival Time                  7.774
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |    0.023 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.158 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.472 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.732 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.513 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.793 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.984 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.112 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.701 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.703 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.466 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.484 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.792 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.898 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.242 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.538 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.790 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.046 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.171 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.654 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.901 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.414 | 
     | I0/U_4/U15                | B v -> Y ^     | AOI22X1 | 0.214 | 0.187 |   7.679 |    7.601 | 
     | I0/U_4/U14                | C ^ -> Y v     | OAI21X1 | 0.331 | 0.095 |   7.773 |    7.696 | 
     | I0/U_4/\tsrDataReg_reg[3] | D v            | DFFSR   | 0.331 | 0.000 |   7.774 |    7.696 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.177 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.313 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.627 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |    0.903 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |    0.948 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 7.693
- Arrival Time                  7.769
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |    0.023 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.159 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.473 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.733 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.514 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.794 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.985 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.112 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.701 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.704 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.467 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.485 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.793 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.899 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.243 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.539 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.791 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.047 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.172 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.655 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.902 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.415 | 
     | I0/U_4/U18                | B v -> Y ^     | AOI22X1 | 0.200 | 0.172 |   7.663 |    7.586 | 
     | I0/U_4/U17                | C ^ -> Y v     | OAI21X1 | 0.342 | 0.106 |   7.769 |    7.692 | 
     | I0/U_4/\tsrDataReg_reg[4] | D v            | DFFSR   | 0.342 | 0.001 |   7.769 |    7.693 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.177 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.312 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.626 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |    0.902 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |    0.947 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.845
- Setup                         0.151
+ Phase Shift                   7.000
= Required Time                 7.693
- Arrival Time                  7.769
= Slack Time                   -0.076
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |    0.024 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.160 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.474 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.734 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.515 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.795 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.986 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.113 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.702 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.704 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.468 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.486 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.794 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.899 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.244 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.540 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.792 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.048 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.173 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.656 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.902 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.415 | 
     | I0/U_4/U9                 | B v -> Y ^     | AOI22X1 | 0.205 | 0.177 |   7.668 |    7.592 | 
     | I0/U_4/U8                 | C ^ -> Y v     | OAI21X1 | 0.265 | 0.101 |   7.769 |    7.693 | 
     | I0/U_4/\tsrDataReg_reg[1] | D v            | DFFSR   | 0.265 | 0.000 |   7.769 |    7.693 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.176 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.311 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.625 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |    0.886 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.285 | 0.034 |   0.845 |    0.920 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.175
+ Phase Shift                   7.000
= Required Time                 7.695
- Arrival Time                  7.766
= Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |    0.029 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    0.165 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    0.479 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    0.739 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    1.520 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    1.800 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    1.990 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.118 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    2.707 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    3.709 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    4.473 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    4.491 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    4.799 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX2   | 0.097 | 0.106 |   4.975 |    4.904 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.393 | 0.345 |   5.320 |    5.249 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.237 | 0.296 |   5.616 |    5.545 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.252 |   5.868 |    5.797 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.318 | 0.256 |   6.123 |    6.053 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.152 | 0.125 |   6.249 |    6.178 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.490 | 0.483 |   6.732 |    6.661 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.206 | 0.247 |   6.978 |    6.907 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.454 | 0.513 |   7.491 |    7.420 | 
     | I0/U_4/U12                | B v -> Y ^     | AOI22X1 | 0.206 | 0.177 |   7.668 |    7.597 | 
     | I0/U_4/U11                | C ^ -> Y v     | OAI21X1 | 0.334 | 0.097 |   7.766 |    7.695 | 
     | I0/U_4/\tsrDataReg_reg[2] | D v            | DFFSR   | 0.334 | 0.000 |   7.766 |    7.695 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.171 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |    0.306 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |    0.620 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |    0.896 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |    0.941 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/U_6/\count1_reg[0] /CLK 
Endpoint:   I0/U_6/\count1_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.149
+ Phase Shift                   7.000
= Required Time                 7.694
- Arrival Time                  6.900
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.894 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.030 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.344 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.604 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.385 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.665 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.856 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.983 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.572 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.036 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.537 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.827 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.274 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.630 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.767 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.971 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.307 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.455 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.714 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.929 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.022 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.513 | 
     | I0/U_6/U93            | A v -> Y ^     | OAI21X1 | 0.208 | 0.181 |   6.899 |    7.694 | 
     | I0/U_6/\count1_reg[0] | D ^            | DFFSR   | 0.208 | 0.000 |   6.900 |    7.694 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.694 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.559 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.245 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |    0.029 | 
     | I0/U_6/\count1_reg[0] | CLK ^          | DFFSR  | 0.264 | 0.020 |   0.843 |    0.049 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/U_6/\count1_reg[4] /CLK 
Endpoint:   I0/U_6/\count1_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
- Setup                         0.141
+ Phase Shift                   7.000
= Required Time                 7.706
- Arrival Time                  6.910
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.896 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.032 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.345 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.606 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.387 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.667 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.857 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.985 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.574 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.037 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.539 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.828 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.276 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.631 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.769 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.973 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.308 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.457 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.716 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.930 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.023 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.514 | 
     | I0/U_6/U85            | A v -> Y ^     | OAI21X1 | 0.214 | 0.191 |   6.909 |    7.705 | 
     | I0/U_6/\count1_reg[4] | D ^            | DFFSR   | 0.214 | 0.001 |   6.910 |    7.706 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.696 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.560 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.247 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |    0.014 | 
     | I0/U_6/\count1_reg[4] | CLK ^          | DFFSR  | 0.313 | 0.037 |   0.847 |    0.051 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/U_6/\count1_reg[2] /CLK 
Endpoint:   I0/U_6/\count1_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.149
+ Phase Shift                   7.000
= Required Time                 7.694
- Arrival Time                  6.898
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.896 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.032 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.346 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.606 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.387 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.667 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.857 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.985 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.574 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.038 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.539 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.829 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.276 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.631 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.769 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.973 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.308 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.457 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.716 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.930 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.023 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.514 | 
     | I0/U_6/U89            | A v -> Y ^     | OAI21X1 | 0.206 | 0.179 |   6.898 |    7.694 | 
     | I0/U_6/\count1_reg[2] | D ^            | DFFSR   | 0.206 | 0.000 |   6.898 |    7.694 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.696 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.561 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.247 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |    0.027 | 
     | I0/U_6/\count1_reg[2] | CLK ^          | DFFSR  | 0.264 | 0.020 |   0.843 |    0.047 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/U_6/\count1_reg[5] /CLK 
Endpoint:   I0/U_6/\count1_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.850
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.710
- Arrival Time                  6.905
= Slack Time                    0.805
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.905 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.041 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.354 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.615 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.396 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.676 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.866 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.994 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.583 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.046 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.548 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.837 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.285 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.640 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.778 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.982 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.317 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.466 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.725 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.939 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.032 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.523 | 
     | I0/U_6/U82            | A v -> Y ^     | OAI21X1 | 0.209 | 0.187 |   6.905 |    7.710 | 
     | I0/U_6/\count1_reg[5] | D ^            | DFFSR   | 0.209 | 0.000 |   6.905 |    7.710 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.705 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.569 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.256 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |    0.005 | 
     | I0/U_6/\count1_reg[5] | CLK ^          | DFFSR  | 0.314 | 0.041 |   0.850 |    0.045 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/U_6/\count1_reg[1] /CLK 
Endpoint:   I0/U_6/\count1_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.832
- Setup                         0.136
+ Phase Shift                   7.000
= Required Time                 7.696
- Arrival Time                  6.888
= Slack Time                    0.809
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.908 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.044 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.358 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.618 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.399 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.679 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.870 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    2.997 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.587 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.050 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.551 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.841 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.288 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.644 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.781 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.986 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.321 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.469 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.728 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.943 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.036 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.527 | 
     | I0/U_6/U91            | A v -> Y ^     | OAI21X1 | 0.199 | 0.169 |   6.887 |    7.696 | 
     | I0/U_6/\count1_reg[1] | D ^            | DFFSR   | 0.199 | 0.000 |   6.888 |    7.696 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.709 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.573 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.259 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |    0.001 | 
     | I0/U_6/\count1_reg[1] | CLK ^          | DFFSR  | 0.303 | 0.023 |   0.832 |    0.024 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/U_6/\count1_reg[3] /CLK 
Endpoint:   I0/U_6/\count1_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.138
+ Phase Shift                   7.000
= Required Time                 7.706
- Arrival Time                  6.893
= Slack Time                    0.813
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.913 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.048 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.362 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.622 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.403 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.684 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.874 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.002 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.591 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.054 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.556 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.845 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.293 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.648 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.785 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.990 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.325 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.473 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.733 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.947 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.040 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.531 | 
     | I0/U_6/U87            | A v -> Y ^     | OAI21X1 | 0.200 | 0.174 |   6.893 |    7.706 | 
     | I0/U_6/\count1_reg[3] | D ^            | DFFSR   | 0.200 | 0.000 |   6.893 |    7.706 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.713 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.577 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.263 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.003 | 
     | I0/U_6/\count1_reg[3] | CLK ^          | DFFSR  | 0.311 | 0.034 |   0.843 |    0.031 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.716
- Arrival Time                  6.902
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.914 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.050 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.364 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.624 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.405 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.685 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.876 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.003 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.592 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.056 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.557 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.847 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.294 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.649 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.787 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    5.991 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.326 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.475 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.734 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.355 | 0.214 |   6.134 |    6.948 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.181 | 0.093 |   6.227 |    7.041 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.424 | 0.491 |   6.718 |    7.532 | 
     | I0/U_6/U76            | A v -> Y ^     | OAI21X1 | 0.206 | 0.183 |   6.901 |    7.716 | 
     | I0/U_6/\count1_reg[6] | D ^            | DFFSR   | 0.206 | 0.000 |   6.902 |    7.716 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.714 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.579 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.265 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.005 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.856 |    0.041 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.148
+ Phase Shift                   7.000
= Required Time                 7.714
- Arrival Time                  6.826
= Slack Time                    0.888
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.988 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.124 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.438 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.698 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.479 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.759 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.949 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.077 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.666 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.130 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.631 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.921 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.368 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.723 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.861 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    6.065 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.400 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.549 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.808 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.324 | 0.243 |   6.163 |    7.051 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.500 | 0.459 |   6.622 |    7.510 | 
     | I0/U_6/U68            | A v -> Y ^     | OAI21X1 | 0.243 | 0.203 |   6.825 |    7.713 | 
     | I0/U_6/\count2_reg[1] | D ^            | DFFSR   | 0.243 | 0.001 |   6.826 |    7.714 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.788 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.653 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.339 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.079 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.315 | 0.052 |   0.862 |   -0.027 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.146
+ Phase Shift                   7.000
= Required Time                 7.715
- Arrival Time                  6.820
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.995 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.131 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.445 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.705 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.486 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.766 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.957 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.084 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.674 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.137 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.638 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.928 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.375 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.731 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.868 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    6.073 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.408 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.556 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.815 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.324 | 0.243 |   6.163 |    7.058 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.500 | 0.459 |   6.622 |    7.518 | 
     | I0/U_6/U70            | A v -> Y ^     | MUX2X1  | 0.237 | 0.197 |   6.819 |    7.715 | 
     | I0/U_6/\count2_reg[0] | D ^            | DFFSR   | 0.237 | 0.000 |   6.820 |    7.715 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.796 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.660 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.346 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.086 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.315 | 0.052 |   0.862 |   -0.034 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.146
+ Phase Shift                   7.000
= Required Time                 7.712
- Arrival Time                  6.814
= Slack Time                    0.898
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.998 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.134 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.448 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.708 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.489 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.769 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.959 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.087 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.676 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.140 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.641 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.931 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.378 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.733 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.871 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    6.075 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.410 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.559 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.818 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.324 | 0.243 |   6.163 |    7.061 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.500 | 0.459 |   6.622 |    7.520 | 
     | I0/U_6/U66            | A v -> Y ^     | OAI21X1 | 0.234 | 0.192 |   6.814 |    7.712 | 
     | I0/U_6/\count2_reg[2] | D ^            | DFFSR   | 0.234 | 0.000 |   6.814 |    7.712 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.798 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.663 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.349 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.089 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.315 | 0.048 |   0.858 |   -0.040 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/U_6/\count2_reg[3] /CLK 
Endpoint:   I0/U_6/\count2_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.855
- Setup                         0.144
+ Phase Shift                   7.000
= Required Time                 7.711
- Arrival Time                  6.805
= Slack Time                    0.906
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.006 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.141 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.455 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    1.715 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.496 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    2.777 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    2.967 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.095 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    3.684 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.147 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    4.648 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    4.938 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.386 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    5.741 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    5.878 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    6.083 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.418 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.566 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    6.826 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.324 | 0.243 |   6.163 |    7.069 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.500 | 0.459 |   6.622 |    7.528 | 
     | I0/U_6/U64            | A v -> Y ^     | OAI21X1 | 0.227 | 0.183 |   6.805 |    7.711 | 
     | I0/U_6/\count2_reg[3] | D ^            | DFFSR   | 0.227 | 0.000 |   6.805 |    7.711 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.806 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -0.670 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.356 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.096 | 
     | I0/U_6/\count2_reg[3] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.855 |   -0.051 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/U_5/\count_reg[1] /CLK 
Endpoint:   I0/U_5/\count_reg[1] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.730
- Arrival Time                  6.437
= Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.393 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.529 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.842 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.103 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.884 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.164 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.354 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.482 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.071 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.073 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.837 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.854 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.163 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.385 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.607 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.846 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.330 | 
     | I0/U_5/U27            | B v -> Y v     | AND2X1  | 0.113 | 0.400 |   6.436 |    7.729 | 
     | I0/U_5/\count_reg[1]  | D v            | DFFSR   | 0.113 | 0.000 |   6.437 |    7.730 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.193 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.057 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.743 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.468 | 
     | I0/U_5/\count_reg[1] | CLK ^          | DFFSR  | 0.286 | 0.021 |   0.846 |   -0.447 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/U_5/\count_reg[0] /CLK 
Endpoint:   I0/U_5/\count_reg[0] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.730
- Arrival Time                  6.433
= Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.397 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.533 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.847 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.107 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.888 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.168 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.359 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.486 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.075 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.077 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.841 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.859 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.167 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.390 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.611 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.851 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.334 | 
     | I0/U_5/U28            | B v -> Y v     | AND2X1  | 0.112 | 0.396 |   6.433 |    7.730 | 
     | I0/U_5/\count_reg[0]  | D v            | DFFSR   | 0.112 | 0.000 |   6.433 |    7.730 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.197 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.062 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.748 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.472 | 
     | I0/U_5/\count_reg[0] | CLK ^          | DFFSR  | 0.286 | 0.021 |   0.847 |   -0.451 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/U_5/\count_reg[2] /CLK 
Endpoint:   I0/U_5/\count_reg[2] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.848
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.732
- Arrival Time                  6.435
= Slack Time                    1.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.398 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.533 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.847 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.107 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.888 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.168 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.359 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.487 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.076 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.078 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.841 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.859 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.167 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.390 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.612 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.851 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.334 | 
     | I0/U_5/U26            | B v -> Y v     | AND2X1  | 0.109 | 0.398 |   6.434 |    7.732 | 
     | I0/U_5/\count_reg[2]  | D v            | DFFSR   | 0.109 | 0.000 |   6.435 |    7.732 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.198 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.062 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.748 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.472 | 
     | I0/U_5/\count_reg[2] | CLK ^          | DFFSR  | 0.287 | 0.022 |   0.848 |   -0.450 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.740
- Arrival Time                  6.437
= Slack Time                    1.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.402 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.538 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.852 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.112 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.893 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.173 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.364 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.491 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.080 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    4.544 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    5.045 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    5.335 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    5.782 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    6.138 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    6.275 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    6.479 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    6.815 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.303 | 0.148 |   5.661 |    6.963 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.262 | 0.259 |   5.920 |    7.222 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.324 | 0.243 |   6.163 |    7.465 | 
     | I0/U_6/U26            | A ^ -> Y v     | AOI22X1 | 0.229 | 0.176 |   6.339 |    7.641 | 
     | I0/U_6/U27            | A v -> Y ^     | INVX2   | 0.096 | 0.098 |   6.437 |    7.739 | 
     | I0/U_6/\count2_reg[4] | D ^            | DFFSR   | 0.096 | 0.000 |   6.437 |    7.740 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -1.202 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.067 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.753 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -0.493 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.315 | 0.047 |   0.856 |   -0.446 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/U_5/\count_reg[5] /CLK 
Endpoint:   I0/U_5/\count_reg[5] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.742
- Arrival Time                  6.437
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.405 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.541 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    1.854 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.115 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.896 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.176 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.366 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.494 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.083 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.085 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.849 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.866 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.174 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.397 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.619 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.858 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.341 | 
     | I0/U_5/U23            | B v -> Y v     | AND2X1  | 0.109 | 0.400 |   6.436 |    7.741 | 
     | I0/U_5/\count_reg[5]  | D v            | DFFSR   | 0.109 | 0.000 |   6.437 |    7.742 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.205 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.069 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.755 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.480 | 
     | I0/U_5/\count_reg[5] | CLK ^          | DFFSR  | 0.292 | 0.032 |   0.858 |   -0.447 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/U_5/\count_reg[8] /CLK 
Endpoint:   I0/U_5/\count_reg[8] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.747
- Arrival Time                  6.438
= Slack Time                    1.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.409 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.544 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.858 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.118 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.899 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.180 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.370 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.498 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.087 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.089 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.853 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.870 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.178 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.401 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.623 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.862 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.345 | 
     | I0/U_5/U20            | B v -> Y v     | AND2X1  | 0.108 | 0.401 |   6.437 |    7.746 | 
     | I0/U_5/\count_reg[8]  | D v            | DFFSR   | 0.108 | 0.000 |   6.438 |    7.747 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.209 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.073 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.759 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.483 | 
     | I0/U_5/\count_reg[8] | CLK ^          | DFFSR  | 0.293 | 0.037 |   0.862 |   -0.446 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/U_5/\count_reg[7] /CLK 
Endpoint:   I0/U_5/\count_reg[7] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.861
- Setup                         0.115
+ Phase Shift                   7.000
= Required Time                 7.746
- Arrival Time                  6.435
= Slack Time                    1.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.410 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.546 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.860 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.120 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.901 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.181 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.372 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.499 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.088 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.091 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.854 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.872 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.180 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.403 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.624 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.864 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.347 | 
     | I0/U_5/U21            | B v -> Y v     | AND2X1  | 0.106 | 0.398 |   6.435 |    7.745 | 
     | I0/U_5/\count_reg[7]  | D v            | DFFSR   | 0.106 | 0.000 |   6.435 |    7.746 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.210 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.075 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.761 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.485 | 
     | I0/U_5/\count_reg[7] | CLK ^          | DFFSR  | 0.293 | 0.036 |   0.861 |   -0.449 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/U_5/\count_reg[6] /CLK 
Endpoint:   I0/U_5/\count_reg[6] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.115
+ Phase Shift                   7.000
= Required Time                 7.744
- Arrival Time                  6.431
= Slack Time                    1.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.413 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.549 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.863 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.123 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.904 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.184 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.374 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.502 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.091 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.093 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.857 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.874 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.183 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.405 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.627 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.866 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.350 | 
     | I0/U_5/U22            | B v -> Y v     | AND2X1  | 0.104 | 0.395 |   6.431 |    7.744 | 
     | I0/U_5/\count_reg[6]  | D v            | DFFSR   | 0.104 | 0.000 |   6.431 |    7.744 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.213 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.077 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.764 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.488 | 
     | I0/U_5/\count_reg[6] | CLK ^          | DFFSR  | 0.292 | 0.034 |   0.859 |   -0.454 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/U_5/\count_reg[4] /CLK 
Endpoint:   I0/U_5/\count_reg[4] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         0.114
+ Phase Shift                   7.000
= Required Time                 7.743
- Arrival Time                  6.429
= Slack Time                    1.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.414 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.549 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    1.863 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.123 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.904 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.185 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.375 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.503 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.092 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.094 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.858 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.875 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.183 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.406 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.628 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.867 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.350 | 
     | I0/U_5/U24            | B v -> Y v     | AND2X1  | 0.101 | 0.392 |   6.429 |    7.743 | 
     | I0/U_5/\count_reg[4]  | D v            | DFFSR   | 0.101 | 0.000 |   6.429 |    7.743 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.214 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.078 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.764 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.488 | 
     | I0/U_5/\count_reg[4] | CLK ^          | DFFSR  | 0.292 | 0.032 |   0.857 |   -0.456 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/U_5/\count_reg[3] /CLK 
Endpoint:   I0/U_5/\count_reg[3] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         0.114
+ Phase Shift                   7.000
= Required Time                 7.743
- Arrival Time                  6.429
= Slack Time                    1.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.414 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    1.550 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    1.863 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.124 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    2.905 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.185 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    3.375 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    3.503 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.092 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 1.083 | 1.002 |   3.780 |    5.094 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.626 | 0.763 |   4.544 |    5.858 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.231 | 0.018 |   4.561 |    5.875 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X2   | 0.199 | 0.308 |   4.870 |    6.184 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.206 | 0.223 |   5.092 |    6.406 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.242 | 0.221 |   5.314 |    6.628 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.253 | 0.240 |   5.553 |    6.867 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.698 | 0.483 |   6.037 |    7.351 | 
     | I0/U_5/U25            | B v -> Y v     | AND2X1  | 0.102 | 0.392 |   6.428 |    7.742 | 
     | I0/U_5/\count_reg[3]  | D v            | DFFSR   | 0.102 | 0.000 |   6.429 |    7.743 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.214 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.078 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -0.764 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -0.489 | 
     | I0/U_5/\count_reg[3] | CLK ^          | DFFSR  | 0.292 | 0.032 |   0.857 |   -0.457 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
- Setup                         0.136
+ Phase Shift                   7.000
= Required Time                 7.719
- Arrival Time                  5.755
= Slack Time                    1.964
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.065 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.200 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.514 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.774 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    3.555 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.835 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    4.026 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    4.154 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.743 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    5.206 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    5.707 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    5.997 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    6.444 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    6.800 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    6.937 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    7.141 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.379 | 0.335 |   5.512 |    7.477 | 
     | I0/U_6/U48            | B v -> Y ^     | NAND3X1 | 0.190 | 0.242 |   5.755 |    7.719 | 
     | I0/U_6/\sd_reg[1]     | D ^            | DFFSR   | 0.190 | 0.000 |   5.755 |    7.719 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.864 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.729 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -1.415 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -1.155 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.856 |   -1.109 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/U_5/sclReg_reg/CLK 
Endpoint:   I0/U_5/sclReg_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\sd_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.149
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  5.751
= Slack Time                    1.970
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |                |         |       |       |  Time   |   Time   | 
     |-------------------+----------------+---------+-------+-------+---------+----------| 
     |                   | clk ^          |         | 0.161 |       |   0.100 |    2.070 | 
     | U6                | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.206 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.520 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.780 | 
     | I0/U_6/\sd_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.688 | 1.044 |   1.853 |    3.824 | 
     | I0/U_6/U227       | B v -> Y ^     | NOR2X1  | 0.447 | 0.394 |   2.248 |    4.218 | 
     | I0/U_6/U210       | C ^ -> Y v     | NAND3X1 | 0.628 | 0.415 |   2.662 |    4.633 | 
     | I0/U_6/U206       | A v -> Y ^     | NAND2X1 | 0.408 | 0.461 |   3.124 |    5.094 | 
     | I0/U_6/U205       | A ^ -> Y v     | INVX1   | 0.363 | 0.364 |   3.487 |    5.458 | 
     | I0/U_6/U204       | B v -> Y ^     | NAND2X1 | 0.496 | 0.449 |   3.936 |    5.906 | 
     | I0/U_6/U198       | A ^ -> Y v     | NOR3X1  | 0.453 | 0.503 |   4.439 |    6.410 | 
     | I0/U_6/U197       | C v -> Y ^     | OAI21X1 | 0.388 | 0.222 |   4.661 |    6.632 | 
     | I0/U_6/U196       | B ^ -> Y ^     | OR2X2   | 0.200 | 0.422 |   5.083 |    7.054 | 
     | I0/U_5/U45        | A ^ -> Y v     | NAND3X1 | 0.167 | 0.088 |   5.171 |    7.141 | 
     | I0/U_5/U44        | B v -> Y ^     | NOR2X1  | 0.182 | 0.163 |   5.334 |    7.305 | 
     | I0/U_5/U43        | A ^ -> Y v     | INVX1   | 0.257 | 0.249 |   5.583 |    7.553 | 
     | I0/U_5/U35        | B v -> Y ^     | OAI21X1 | 0.249 | 0.167 |   5.750 |    7.721 | 
     | I0/U_5/sclReg_reg | D ^            | DFFSR   | 0.249 | 0.001 |   5.751 |    7.721 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.870 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.735 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.421 | 
     | nclk__L2_I2       | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -1.145 | 
     | I0/U_5/sclReg_reg | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |   -1.100 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/U_6/\sd_reg[0] /CLK 
Endpoint:   I0/U_6/\sd_reg[0] /D     (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.827
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.711
- Arrival Time                  5.583
= Slack Time                    2.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.228 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.364 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.677 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.938 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    3.719 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    3.999 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    4.189 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    4.317 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.906 | 
     | I0/U_6/U134           | B ^ -> Y v     | NOR2X1  | 0.899 | 0.875 |   3.653 |    5.781 | 
     | I0/U_6/U133           | A v -> Y ^     | NAND2X1 | 0.464 | 0.561 |   4.215 |    6.343 | 
     | I0/U_6/U132           | A ^ -> Y v     | NOR2X1  | 0.379 | 0.388 |   4.603 |    6.731 | 
     | I0/U_6/U131           | A v -> Y ^     | INVX1   | 0.360 | 0.344 |   4.947 |    7.075 | 
     | I0/U_6/U59            | C ^ -> Y v     | OAI21X1 | 0.376 | 0.188 |   5.136 |    7.264 | 
     | I0/U_6/U58            | A v -> Y ^     | INVX1   | 0.175 | 0.173 |   5.309 |    7.437 | 
     | I0/U_6/U55            | B ^ -> Y v     | NAND3X1 | 0.137 | 0.083 |   5.392 |    7.520 | 
     | I0/U_6/U54            | B v -> Y v     | OR2X1   | 0.111 | 0.190 |   5.582 |    7.710 | 
     | I0/U_6/\sd_reg[0]     | D v            | DFFSR   | 0.111 | 0.001 |   5.583 |    7.711 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -2.028 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.892 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.578 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -1.318 | 
     | I0/U_6/\sd_reg[0] | CLK ^          | DFFSR  | 0.298 | 0.018 |   0.827 |   -1.300 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.723
- Arrival Time                  5.586
= Slack Time                    2.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.236 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.372 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.686 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.266 | 0.260 |   0.810 |    2.946 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.451 | 0.781 |   1.591 |    3.727 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.236 | 0.280 |   1.871 |    4.007 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.212 | 0.191 |   2.061 |    4.198 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX2   | 0.131 | 0.128 |   2.189 |    4.325 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.834 | 0.589 |   2.778 |    4.914 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.410 | 0.463 |   3.241 |    5.378 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.604 | 0.501 |   3.743 |    5.879 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.293 | 0.290 |   4.032 |    6.169 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.617 | 0.447 |   4.480 |    6.616 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.205 | 0.355 |   4.835 |    6.972 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.265 | 0.137 |   4.973 |    7.109 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.316 | 0.204 |   5.177 |    7.313 | 
     | I0/U_6/U44            | C ^ -> Y v     | AOI21X1 | 0.190 | 0.211 |   5.388 |    7.524 | 
     | I0/U_6/U40            | B v -> Y ^     | NAND3X1 | 0.208 | 0.197 |   5.585 |    7.722 | 
     | I0/U_6/\sd_reg[2]     | D ^            | DFFSR   | 0.208 | 0.001 |   5.586 |    7.723 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -2.036 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -1.901 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.587 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -1.327 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.315 | 0.053 |   0.863 |   -1.274 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/U_3/U_4/\state_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
- Setup                         0.149
+ Phase Shift                   7.000
= Required Time                 7.704
- Arrival Time                  5.416
= Slack Time                    2.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.388 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.524 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.837 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.259 | 0.273 |   0.823 |    3.111 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.432 | 0.733 |   1.556 |    3.844 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.302 | 0.344 |   1.900 |    4.188 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.302 | 0.259 |   2.159 |    4.447 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.403 | 0.404 |   2.563 |    4.850 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.295 | 0.299 |   2.862 |    5.149 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.223 | 0.126 |   2.987 |    5.275 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.190 | 0.144 |   3.131 |    5.419 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.244 | 0.238 |   3.370 |    5.658 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.219 | 0.322 |   3.692 |    5.980 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.265 | 0.211 |   3.903 |    6.191 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.149 | 0.151 |   4.054 |    6.342 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.432 | 0.331 |   4.385 |    6.673 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.370 | 0.372 |   4.757 |    7.045 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.364 | 0.470 |   5.227 |    7.515 | 
     | I0/U_3/U_4/U12           | A v -> Y ^     | OAI22X1 | 0.231 | 0.189 |   5.416 |    7.704 | 
     | I0/U_3/U_4/\state_reg[0] | D ^            | DFFSR   | 0.231 | 0.001 |   5.416 |    7.704 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.188 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.052 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.738 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -1.457 | 
     | I0/U_3/U_4/\state_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.022 |   0.853 |   -1.435 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/U_3/U_4/\state_reg[2] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
- Setup                         0.148
+ Phase Shift                   7.000
= Required Time                 7.688
- Arrival Time                  5.400
= Slack Time                    2.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.388 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.524 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.837 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.259 | 0.273 |   0.823 |    3.111 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.432 | 0.733 |   1.556 |    3.844 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.302 | 0.344 |   1.900 |    4.188 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.302 | 0.259 |   2.159 |    4.447 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.403 | 0.404 |   2.563 |    4.850 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.295 | 0.299 |   2.862 |    5.149 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.223 | 0.126 |   2.987 |    5.275 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.190 | 0.144 |   3.131 |    5.419 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.244 | 0.238 |   3.370 |    5.658 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.219 | 0.322 |   3.692 |    5.980 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.265 | 0.211 |   3.903 |    6.191 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.149 | 0.151 |   4.054 |    6.342 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.432 | 0.331 |   4.385 |    6.673 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.370 | 0.372 |   4.757 |    7.045 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.364 | 0.470 |   5.227 |    7.515 | 
     | I0/U_3/U_4/U14           | A v -> Y ^     | OAI21X1 | 0.199 | 0.173 |   5.399 |    7.687 | 
     | I0/U_3/U_4/\state_reg[2] | D ^            | DFFSR   | 0.199 | 0.001 |   5.400 |    7.688 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.188 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.052 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.738 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -1.465 | 
     | I0/U_3/U_4/\state_reg[2] | CLK ^          | DFFSR  | 0.262 | 0.013 |   0.836 |   -1.452 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/U_3/U_4/\state_reg[3] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
- Setup                         0.153
+ Phase Shift                   7.000
= Required Time                 7.700
- Arrival Time                  5.385
= Slack Time                    2.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.415 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.551 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.865 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.259 | 0.273 |   0.823 |    3.138 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.432 | 0.733 |   1.556 |    3.871 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.302 | 0.344 |   1.900 |    4.215 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.302 | 0.259 |   2.159 |    4.474 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.403 | 0.404 |   2.563 |    4.878 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.295 | 0.299 |   2.862 |    5.177 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.223 | 0.126 |   2.987 |    5.303 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.190 | 0.144 |   3.131 |    5.446 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.244 | 0.238 |   3.370 |    5.685 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.219 | 0.322 |   3.692 |    6.007 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.265 | 0.211 |   3.903 |    6.218 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.149 | 0.151 |   4.054 |    6.369 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.432 | 0.331 |   4.385 |    6.701 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.370 | 0.372 |   4.757 |    7.072 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.364 | 0.470 |   5.227 |    7.542 | 
     | I0/U_3/U_4/U6            | C v -> Y ^     | OAI22X1 | 0.249 | 0.158 |   5.385 |    7.700 | 
     | I0/U_3/U_4/\state_reg[3] | D ^            | DFFSR   | 0.249 | 0.000 |   5.385 |    7.700 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.215 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.080 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -1.766 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -1.485 | 
     | I0/U_3/U_4/\state_reg[3] | CLK ^          | DFFSR  | 0.280 | 0.023 |   0.853 |   -1.462 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.833
- Setup                         0.125
+ Phase Shift                   7.000
= Required Time                 7.707
- Arrival Time                  5.340
= Slack Time                    2.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.467 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.603 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    2.917 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.191 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.840 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.143 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.367 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.649 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.162 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.703 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.895 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.324 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.623 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.241 | 
     | I0/U_2/U_0/U59                 | S ^ -> Y v     | MUX2X1  | 0.221 | 0.343 |   5.216 |    7.583 | 
     | I0/U_2/U_0/U58                 | A v -> Y ^     | INVX1   | 0.123 | 0.124 |   5.340 |    7.707 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | D ^            | DFFSR   | 0.123 | 0.000 |   5.340 |    7.707 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.267 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.132 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.818 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -1.557 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | CLK ^          | DFFSR  | 0.282 | 0.022 |   0.833 |   -1.535 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.838
- Setup                         0.124
+ Phase Shift                   7.000
= Required Time                 7.714
- Arrival Time                  5.344
= Slack Time                    2.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.470 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.606 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.920 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.194 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.843 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.146 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.370 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.652 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.165 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.706 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.898 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.327 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.626 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.244 | 
     | I0/U_2/U_0/U75                 | S ^ -> Y v     | MUX2X1  | 0.224 | 0.353 |   5.227 |    7.597 | 
     | I0/U_2/U_0/U74                 | A v -> Y ^     | INVX1   | 0.117 | 0.118 |   5.344 |    7.714 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | D ^            | DFFSR   | 0.117 | 0.000 |   5.344 |    7.714 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.270 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.135 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.821 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -1.560 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | CLK ^          | DFFSR  | 0.283 | 0.028 |   0.838 |   -1.532 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.851
- Setup                         0.124
+ Phase Shift                   7.000
= Required Time                 7.727
- Arrival Time                  5.352
= Slack Time                    2.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.474 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.610 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.924 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.198 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.847 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.150 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.374 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.656 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.169 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.710 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.902 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.331 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.630 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.248 | 
     | I0/U_2/U_0/U83                 | S ^ -> Y v     | MUX2X1  | 0.223 | 0.349 |   5.223 |    7.597 | 
     | I0/U_2/U_0/U82                 | A v -> Y ^     | INVX1   | 0.128 | 0.129 |   5.352 |    7.726 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | D ^            | DFFSR   | 0.128 | 0.001 |   5.352 |    7.727 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.274 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.139 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.825 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -1.549 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | CLK ^          | DFFSR  | 0.289 | 0.025 |   0.851 |   -1.524 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.825
- Setup                         0.125
+ Phase Shift                   7.000
= Required Time                 7.700
- Arrival Time                  5.321
= Slack Time                    2.379
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.479 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.615 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.929 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.203 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.851 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.155 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.378 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.661 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.174 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.715 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.906 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.336 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.635 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.253 | 
     | I0/U_2/U_0/U43                 | S ^ -> Y v     | MUX2X1  | 0.221 | 0.336 |   5.210 |    7.589 | 
     | I0/U_2/U_0/U42                 | A v -> Y ^     | INVX1   | 0.111 | 0.111 |   5.321 |    7.700 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | D ^            | DFFSR   | 0.111 | 0.000 |   5.321 |    7.700 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.279 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.143 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.830 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -1.569 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | CLK ^          | DFFSR  | 0.277 | 0.014 |   0.825 |   -1.554 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         0.120
+ Phase Shift                   7.000
= Required Time                 7.746
- Arrival Time                  5.363
= Slack Time                    2.384
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.484 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.619 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    2.933 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.207 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.856 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.160 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.383 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.666 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.178 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.720 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.911 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.340 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.639 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.257 | 
     | I0/U_2/U_0/U67                 | S ^ -> Y v     | MUX2X1  | 0.229 | 0.371 |   5.244 |    7.628 | 
     | I0/U_2/U_0/U66                 | A v -> Y ^     | INVX1   | 0.118 | 0.118 |   5.363 |    7.746 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | D ^            | DFFSR   | 0.118 | 0.000 |   5.363 |    7.746 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.284 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.148 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.834 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.275 | 0.271 |   0.820 |   -1.563 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | CLK ^          | DFFSR  | 0.296 | 0.046 |   0.866 |   -1.517 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.838
- Setup                         0.126
+ Phase Shift                   7.000
= Required Time                 7.713
- Arrival Time                  5.328
= Slack Time                    2.384
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.484 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.620 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    2.934 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.208 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.857 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.160 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.384 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.667 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.179 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.720 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.912 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.341 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.640 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.258 | 
     | I0/U_2/U_0/U51                 | S ^ -> Y v     | MUX2X1  | 0.226 | 0.334 |   5.207 |    7.592 | 
     | I0/U_2/U_0/U50                 | A v -> Y ^     | INVX1   | 0.120 | 0.121 |   5.328 |    7.712 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | D ^            | DFFSR   | 0.120 | 0.000 |   5.328 |    7.713 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.284 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.149 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.835 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.254 | 0.261 |   0.810 |   -1.574 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | CLK ^          | DFFSR  | 0.280 | 0.028 |   0.838 |   -1.546 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.835
- Setup                         0.122
+ Phase Shift                   7.000
= Required Time                 7.713
- Arrival Time                  5.317
= Slack Time                    2.397
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.497 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.632 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.550 |    2.946 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.220 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.869 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.172 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.396 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.679 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.191 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.733 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.924 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.353 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.652 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.270 | 
     | I0/U_2/U_0/U35                 | S ^ -> Y v     | MUX2X1  | 0.220 | 0.333 |   5.206 |    7.603 | 
     | I0/U_2/U_0/U34                 | A v -> Y ^     | INVX1   | 0.110 | 0.110 |   5.316 |    7.713 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | D ^            | DFFSR   | 0.110 | 0.000 |   5.317 |    7.713 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.297 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.161 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.847 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.811 |   -1.586 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | CLK ^          | DFFSR  | 0.283 | 0.025 |   0.836 |   -1.561 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         0.119
+ Phase Shift                   7.000
= Required Time                 7.747
- Arrival Time                  5.345
= Slack Time                    2.403
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.503 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.638 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    2.952 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.227 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.875 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.179 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.402 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.685 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.198 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.739 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.930 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.360 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.221 | 0.299 |   4.256 |    6.658 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.704 | 0.618 |   4.874 |    7.276 | 
     | I0/U_2/U_0/U92                 | S ^ -> Y v     | MUX2X1  | 0.199 | 0.357 |   5.230 |    7.633 | 
     | I0/U_2/U_0/U91                 | A v -> Y ^     | INVX1   | 0.112 | 0.114 |   5.345 |    7.747 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | D ^            | DFFSR   | 0.112 | 0.000 |   5.345 |    7.747 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.303 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.167 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -1.853 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.275 | 0.271 |   0.820 |   -1.582 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^          | DFFSR  | 0.296 | 0.046 |   0.866 |   -1.537 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.825
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 7.697
- Arrival Time                  5.246
= Slack Time                    2.451
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.551 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.686 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.000 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.274 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.923 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.227 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.450 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.733 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.245 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.787 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.978 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.408 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.228 | 0.258 |   4.215 |    6.665 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.648 | 0.571 |   4.786 |    7.237 | 
     | I0/U_2/U_0/U63                 | S ^ -> Y v     | MUX2X1  | 0.228 | 0.337 |   5.123 |    7.574 | 
     | I0/U_2/U_0/U62                 | A v -> Y ^     | INVX1   | 0.122 | 0.122 |   5.246 |    7.697 | 
     | I0/U_2/U_0/\gregData_reg[3][4] | D ^            | DFFSR   | 0.122 | 0.000 |   5.246 |    7.697 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.351 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.215 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.901 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.254 | 0.261 |   0.810 |   -1.640 | 
     | I0/U_2/U_0/\gregData_reg[3][4] | CLK ^          | DFFSR  | 0.273 | 0.015 |   0.825 |   -1.625 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
- Setup                         0.130
+ Phase Shift                   7.000
= Required Time                 7.706
- Arrival Time                  5.252
= Slack Time                    2.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.554 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.690 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.004 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.278 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.927 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.230 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.454 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.737 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.249 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.791 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.982 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.411 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.228 | 0.258 |   4.215 |    6.669 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.648 | 0.571 |   4.786 |    7.241 | 
     | I0/U_2/U_0/U55                 | S ^ -> Y v     | MUX2X1  | 0.218 | 0.323 |   5.109 |    7.563 | 
     | I0/U_2/U_0/U54                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   5.251 |    7.706 | 
     | I0/U_2/U_0/\gregData_reg[3][5] | D ^            | DFFSR   | 0.141 | 0.001 |   5.252 |    7.706 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.354 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.219 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.905 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.254 | 0.261 |   0.810 |   -1.644 | 
     | I0/U_2/U_0/\gregData_reg[3][5] | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.836 |   -1.618 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.818
- Setup                         0.130
+ Phase Shift                   7.000
= Required Time                 7.688
- Arrival Time                  5.227
= Slack Time                    2.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.561 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.697 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.011 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.285 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.933 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.237 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.460 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.743 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.256 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.797 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.988 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.418 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.211 | 0.291 |   4.248 |    6.709 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.567 | 0.543 |   4.791 |    7.252 | 
     | I0/U_2/U_0/U61                 | S ^ -> Y v     | MUX2X1  | 0.215 | 0.312 |   5.103 |    7.564 | 
     | I0/U_2/U_0/U60                 | A v -> Y ^     | INVX1   | 0.123 | 0.124 |   5.227 |    7.688 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | D ^            | DFFSR   | 0.123 | 0.000 |   5.227 |    7.688 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.361 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.225 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.912 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.254 | 0.261 |   0.810 |   -1.651 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | CLK ^          | DFFSR  | 0.267 | 0.008 |   0.819 |   -1.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
- Setup                         0.125
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  5.260
= Slack Time                    2.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.562 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.698 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.011 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.286 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.934 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.238 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.461 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.744 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.257 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.798 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.989 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.419 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.228 | 0.258 |   4.215 |    6.677 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.648 | 0.571 |   4.786 |    7.248 | 
     | I0/U_2/U_0/U87                 | S ^ -> Y v     | MUX2X1  | 0.239 | 0.347 |   5.133 |    7.595 | 
     | I0/U_2/U_0/U86                 | A v -> Y ^     | INVX1   | 0.126 | 0.126 |   5.259 |    7.721 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | D ^            | DFFSR   | 0.126 | 0.000 |   5.260 |    7.721 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.362 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.226 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.912 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -1.637 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | CLK ^          | DFFSR  | 0.286 | 0.021 |   0.846 |   -1.616 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
- Setup                         0.124
+ Phase Shift                   7.000
= Required Time                 7.715
- Arrival Time                  5.251
= Slack Time                    2.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.565 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.700 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.014 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.288 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.937 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.240 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.464 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.747 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.259 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.801 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.992 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.421 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.228 | 0.258 |   4.215 |    6.679 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.648 | 0.571 |   4.786 |    7.251 | 
     | I0/U_2/U_0/U71                 | S ^ -> Y v     | MUX2X1  | 0.228 | 0.348 |   5.134 |    7.598 | 
     | I0/U_2/U_0/U70                 | A v -> Y ^     | INVX1   | 0.116 | 0.117 |   5.251 |    7.715 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | D ^            | DFFSR   | 0.116 | 0.000 |   5.251 |    7.715 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.365 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.229 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.915 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -1.639 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | CLK ^          | DFFSR  | 0.283 | 0.014 |   0.839 |   -1.626 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.827
- Setup                         0.127
+ Phase Shift                   7.000
= Required Time                 7.701
- Arrival Time                  5.234
= Slack Time                    2.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.567 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.069 | 0.136 |   0.236 |    2.703 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.393 | 0.314 |   0.549 |    3.016 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.266 | 0.274 |   0.824 |    3.291 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.289 | 0.649 |   1.472 |    3.939 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.308 | 0.304 |   1.776 |    4.243 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.212 | 0.224 |   1.999 |    4.466 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.295 | 0.283 |   2.282 |    4.749 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.644 | 0.513 |   2.795 |    5.262 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.567 | 0.541 |   3.336 |    5.803 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.199 | 0.191 |   3.527 |    5.994 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.465 | 0.430 |   3.957 |    6.424 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.211 | 0.291 |   4.248 |    6.715 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.567 | 0.543 |   4.791 |    7.258 | 
     | I0/U_2/U_0/U53                 | S ^ -> Y v     | MUX2X1  | 0.235 | 0.324 |   5.115 |    7.582 | 
     | I0/U_2/U_0/U52                 | A v -> Y ^     | INVX1   | 0.118 | 0.118 |   5.233 |    7.700 | 
     | I0/U_2/U_0/\gregData_reg[2][5] | D ^            | DFFSR   | 0.118 | 0.000 |   5.234 |    7.701 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.367 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -2.231 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -1.918 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.254 | 0.261 |   0.810 |   -1.657 | 
     | I0/U_2/U_0/\gregData_reg[2][5] | CLK ^          | DFFSR  | 0.275 | 0.017 |   0.827 |   -1.640 | 
     +-----------------------------------------------------------------------------------------------+ 

