#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Jan  9 20:23:51 2020
# Process ID: 4105
# Current directory: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/transmitter_without_encoder/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/transmitter_without_encoder/build/vivado.log
# Journal file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/transmitter_without_encoder/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
