Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2a511f892c5747f08c202f92712f2d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfad_df_tb_behav xil_defaultlib.halfad_df_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.halfad_df [halfad_df_default]
Compiling architecture behavioral of entity xil_defaultlib.halfad_df_tb
Built simulation snapshot halfad_df_tb_behav
