#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x244d160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x244d2f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x245a950 .functor NOT 1, L_0x2486900, C4<0>, C4<0>, C4<0>;
L_0x2486660 .functor XOR 1, L_0x2486500, L_0x24865c0, C4<0>, C4<0>;
L_0x24867f0 .functor XOR 1, L_0x2486660, L_0x2486720, C4<0>, C4<0>;
v0x2481b80_0 .net *"_ivl_10", 0 0, L_0x2486720;  1 drivers
v0x2481c80_0 .net *"_ivl_12", 0 0, L_0x24867f0;  1 drivers
v0x2481d60_0 .net *"_ivl_2", 0 0, L_0x2483b30;  1 drivers
v0x2481e20_0 .net *"_ivl_4", 0 0, L_0x2486500;  1 drivers
v0x2481f00_0 .net *"_ivl_6", 0 0, L_0x24865c0;  1 drivers
v0x2482030_0 .net *"_ivl_8", 0 0, L_0x2486660;  1 drivers
v0x2482110_0 .net "a", 0 0, v0x247e260_0;  1 drivers
v0x24821b0_0 .net "b", 0 0, v0x247e300_0;  1 drivers
v0x2482250_0 .net "c", 0 0, v0x247e3a0_0;  1 drivers
v0x24822f0_0 .var "clk", 0 0;
v0x2482390_0 .net "d", 0 0, v0x247e4e0_0;  1 drivers
v0x2482430_0 .net "q_dut", 0 0, L_0x2486220;  1 drivers
v0x24824d0_0 .net "q_ref", 0 0, L_0x2482b70;  1 drivers
v0x2482570_0 .var/2u "stats1", 159 0;
v0x2482610_0 .var/2u "strobe", 0 0;
v0x24826b0_0 .net "tb_match", 0 0, L_0x2486900;  1 drivers
v0x2482770_0 .net "tb_mismatch", 0 0, L_0x245a950;  1 drivers
v0x2482830_0 .net "wavedrom_enable", 0 0, v0x247e5d0_0;  1 drivers
v0x24828d0_0 .net "wavedrom_title", 511 0, v0x247e670_0;  1 drivers
L_0x2483b30 .concat [ 1 0 0 0], L_0x2482b70;
L_0x2486500 .concat [ 1 0 0 0], L_0x2482b70;
L_0x24865c0 .concat [ 1 0 0 0], L_0x2486220;
L_0x2486720 .concat [ 1 0 0 0], L_0x2482b70;
L_0x2486900 .cmp/eeq 1, L_0x2483b30, L_0x24867f0;
S_0x244d480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x244d2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2438ea0 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x244dbe0 .functor XOR 1, L_0x2438ea0, v0x247e300_0, C4<0>, C4<0>;
L_0x245a9c0 .functor XOR 1, L_0x244dbe0, v0x247e3a0_0, C4<0>, C4<0>;
L_0x2482b70 .functor XOR 1, L_0x245a9c0, v0x247e4e0_0, C4<0>, C4<0>;
v0x245abc0_0 .net *"_ivl_0", 0 0, L_0x2438ea0;  1 drivers
v0x245ac60_0 .net *"_ivl_2", 0 0, L_0x244dbe0;  1 drivers
v0x2438ff0_0 .net *"_ivl_4", 0 0, L_0x245a9c0;  1 drivers
v0x2439090_0 .net "a", 0 0, v0x247e260_0;  alias, 1 drivers
v0x247d620_0 .net "b", 0 0, v0x247e300_0;  alias, 1 drivers
v0x247d730_0 .net "c", 0 0, v0x247e3a0_0;  alias, 1 drivers
v0x247d7f0_0 .net "d", 0 0, v0x247e4e0_0;  alias, 1 drivers
v0x247d8b0_0 .net "q", 0 0, L_0x2482b70;  alias, 1 drivers
S_0x247da10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x244d2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x247e260_0 .var "a", 0 0;
v0x247e300_0 .var "b", 0 0;
v0x247e3a0_0 .var "c", 0 0;
v0x247e440_0 .net "clk", 0 0, v0x24822f0_0;  1 drivers
v0x247e4e0_0 .var "d", 0 0;
v0x247e5d0_0 .var "wavedrom_enable", 0 0;
v0x247e670_0 .var "wavedrom_title", 511 0;
E_0x24480c0/0 .event negedge, v0x247e440_0;
E_0x24480c0/1 .event posedge, v0x247e440_0;
E_0x24480c0 .event/or E_0x24480c0/0, E_0x24480c0/1;
E_0x2448310 .event posedge, v0x247e440_0;
E_0x24319f0 .event negedge, v0x247e440_0;
S_0x247dd60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x247da10;
 .timescale -12 -12;
v0x247df60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x247e060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x247da10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x247e7d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x244d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2482ca0 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x2482d10 .functor NOT 1, v0x247e300_0, C4<0>, C4<0>, C4<0>;
L_0x2482da0 .functor AND 1, L_0x2482ca0, L_0x2482d10, C4<1>, C4<1>;
L_0x2482e60 .functor NOT 1, v0x247e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2482f00 .functor AND 1, L_0x2482da0, L_0x2482e60, C4<1>, C4<1>;
L_0x2483010 .functor NOT 1, v0x247e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x24830c0 .functor AND 1, L_0x2482f00, L_0x2483010, C4<1>, C4<1>;
L_0x24831d0 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x2483290 .functor NOT 1, v0x247e300_0, C4<0>, C4<0>, C4<0>;
L_0x2483300 .functor AND 1, L_0x24831d0, L_0x2483290, C4<1>, C4<1>;
L_0x2483470 .functor AND 1, L_0x2483300, v0x247e3a0_0, C4<1>, C4<1>;
L_0x24834e0 .functor NOT 1, v0x247e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x24835c0 .functor AND 1, L_0x2483470, L_0x24834e0, C4<1>, C4<1>;
L_0x24836d0 .functor OR 1, L_0x24830c0, L_0x24835c0, C4<0>, C4<0>;
L_0x2483550 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x2483860 .functor AND 1, L_0x2483550, v0x247e300_0, C4<1>, C4<1>;
L_0x24839b0 .functor NOT 1, v0x247e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2483a20 .functor AND 1, L_0x2483860, L_0x24839b0, C4<1>, C4<1>;
L_0x2483bd0 .functor AND 1, L_0x2483a20, v0x247e4e0_0, C4<1>, C4<1>;
L_0x2483c90 .functor OR 1, L_0x24836d0, L_0x2483bd0, C4<0>, C4<0>;
L_0x2483e50 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x2483fd0 .functor AND 1, L_0x2483e50, v0x247e300_0, C4<1>, C4<1>;
L_0x2484260 .functor AND 1, L_0x2483fd0, v0x247e3a0_0, C4<1>, C4<1>;
L_0x2484430 .functor NOT 1, v0x247e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x2484680 .functor AND 1, L_0x2484260, L_0x2484430, C4<1>, C4<1>;
L_0x2484790 .functor OR 1, L_0x2483c90, L_0x2484680, C4<0>, C4<0>;
L_0x2484980 .functor NOT 1, v0x247e260_0, C4<0>, C4<0>, C4<0>;
L_0x24849f0 .functor AND 1, L_0x2484980, v0x247e300_0, C4<1>, C4<1>;
L_0x2484ba0 .functor AND 1, L_0x24849f0, v0x247e3a0_0, C4<1>, C4<1>;
L_0x2484c60 .functor AND 1, L_0x2484ba0, v0x247e4e0_0, C4<1>, C4<1>;
L_0x2484e20 .functor OR 1, L_0x2484790, L_0x2484c60, C4<0>, C4<0>;
L_0x2484f30 .functor NOT 1, v0x247e300_0, C4<0>, C4<0>, C4<0>;
L_0x24850b0 .functor AND 1, v0x247e260_0, L_0x2484f30, C4<1>, C4<1>;
L_0x2485170 .functor AND 1, L_0x24850b0, v0x247e3a0_0, C4<1>, C4<1>;
L_0x2485350 .functor AND 1, L_0x2485170, v0x247e4e0_0, C4<1>, C4<1>;
L_0x2485410 .functor OR 1, L_0x2484e20, L_0x2485350, C4<0>, C4<0>;
L_0x2485650 .functor AND 1, v0x247e260_0, v0x247e300_0, C4<1>, C4<1>;
L_0x24856c0 .functor NOT 1, v0x247e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2485870 .functor AND 1, L_0x2485650, L_0x24856c0, C4<1>, C4<1>;
L_0x2485980 .functor NOT 1, v0x247e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x2485b40 .functor AND 1, L_0x2485870, L_0x2485980, C4<1>, C4<1>;
L_0x2485c50 .functor OR 1, L_0x2485410, L_0x2485b40, C4<0>, C4<0>;
L_0x2485ec0 .functor AND 1, v0x247e260_0, v0x247e300_0, C4<1>, C4<1>;
L_0x2485f30 .functor AND 1, L_0x2485ec0, v0x247e3a0_0, C4<1>, C4<1>;
L_0x2486160 .functor AND 1, L_0x2485f30, v0x247e4e0_0, C4<1>, C4<1>;
L_0x2486220 .functor OR 1, L_0x2485c50, L_0x2486160, C4<0>, C4<0>;
v0x247eac0_0 .net *"_ivl_0", 0 0, L_0x2482ca0;  1 drivers
v0x247eba0_0 .net *"_ivl_10", 0 0, L_0x2483010;  1 drivers
v0x247ec80_0 .net *"_ivl_12", 0 0, L_0x24830c0;  1 drivers
v0x247ed70_0 .net *"_ivl_14", 0 0, L_0x24831d0;  1 drivers
v0x247ee50_0 .net *"_ivl_16", 0 0, L_0x2483290;  1 drivers
v0x247ef80_0 .net *"_ivl_18", 0 0, L_0x2483300;  1 drivers
v0x247f060_0 .net *"_ivl_2", 0 0, L_0x2482d10;  1 drivers
v0x247f140_0 .net *"_ivl_20", 0 0, L_0x2483470;  1 drivers
v0x247f220_0 .net *"_ivl_22", 0 0, L_0x24834e0;  1 drivers
v0x247f300_0 .net *"_ivl_24", 0 0, L_0x24835c0;  1 drivers
v0x247f3e0_0 .net *"_ivl_26", 0 0, L_0x24836d0;  1 drivers
v0x247f4c0_0 .net *"_ivl_28", 0 0, L_0x2483550;  1 drivers
v0x247f5a0_0 .net *"_ivl_30", 0 0, L_0x2483860;  1 drivers
v0x247f680_0 .net *"_ivl_32", 0 0, L_0x24839b0;  1 drivers
v0x247f760_0 .net *"_ivl_34", 0 0, L_0x2483a20;  1 drivers
v0x247f840_0 .net *"_ivl_36", 0 0, L_0x2483bd0;  1 drivers
v0x247f920_0 .net *"_ivl_38", 0 0, L_0x2483c90;  1 drivers
v0x247fa00_0 .net *"_ivl_4", 0 0, L_0x2482da0;  1 drivers
v0x247fae0_0 .net *"_ivl_40", 0 0, L_0x2483e50;  1 drivers
v0x247fbc0_0 .net *"_ivl_42", 0 0, L_0x2483fd0;  1 drivers
v0x247fca0_0 .net *"_ivl_44", 0 0, L_0x2484260;  1 drivers
v0x247fd80_0 .net *"_ivl_46", 0 0, L_0x2484430;  1 drivers
v0x247fe60_0 .net *"_ivl_48", 0 0, L_0x2484680;  1 drivers
v0x247ff40_0 .net *"_ivl_50", 0 0, L_0x2484790;  1 drivers
v0x2480020_0 .net *"_ivl_52", 0 0, L_0x2484980;  1 drivers
v0x2480100_0 .net *"_ivl_54", 0 0, L_0x24849f0;  1 drivers
v0x24801e0_0 .net *"_ivl_56", 0 0, L_0x2484ba0;  1 drivers
v0x24802c0_0 .net *"_ivl_58", 0 0, L_0x2484c60;  1 drivers
v0x24803a0_0 .net *"_ivl_6", 0 0, L_0x2482e60;  1 drivers
v0x2480480_0 .net *"_ivl_60", 0 0, L_0x2484e20;  1 drivers
v0x2480560_0 .net *"_ivl_62", 0 0, L_0x2484f30;  1 drivers
v0x2480640_0 .net *"_ivl_64", 0 0, L_0x24850b0;  1 drivers
v0x2480720_0 .net *"_ivl_66", 0 0, L_0x2485170;  1 drivers
v0x2480a10_0 .net *"_ivl_68", 0 0, L_0x2485350;  1 drivers
v0x2480af0_0 .net *"_ivl_70", 0 0, L_0x2485410;  1 drivers
v0x2480bd0_0 .net *"_ivl_72", 0 0, L_0x2485650;  1 drivers
v0x2480cb0_0 .net *"_ivl_74", 0 0, L_0x24856c0;  1 drivers
v0x2480d90_0 .net *"_ivl_76", 0 0, L_0x2485870;  1 drivers
v0x2480e70_0 .net *"_ivl_78", 0 0, L_0x2485980;  1 drivers
v0x2480f50_0 .net *"_ivl_8", 0 0, L_0x2482f00;  1 drivers
v0x2481030_0 .net *"_ivl_80", 0 0, L_0x2485b40;  1 drivers
v0x2481110_0 .net *"_ivl_82", 0 0, L_0x2485c50;  1 drivers
v0x24811f0_0 .net *"_ivl_84", 0 0, L_0x2485ec0;  1 drivers
v0x24812d0_0 .net *"_ivl_86", 0 0, L_0x2485f30;  1 drivers
v0x24813b0_0 .net *"_ivl_88", 0 0, L_0x2486160;  1 drivers
v0x2481490_0 .net "a", 0 0, v0x247e260_0;  alias, 1 drivers
v0x2481530_0 .net "b", 0 0, v0x247e300_0;  alias, 1 drivers
v0x2481620_0 .net "c", 0 0, v0x247e3a0_0;  alias, 1 drivers
v0x2481710_0 .net "d", 0 0, v0x247e4e0_0;  alias, 1 drivers
v0x2481800_0 .net "q", 0 0, L_0x2486220;  alias, 1 drivers
S_0x2481960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x244d2f0;
 .timescale -12 -12;
E_0x2447e60 .event anyedge, v0x2482610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2482610_0;
    %nor/r;
    %assign/vec4 v0x2482610_0, 0;
    %wait E_0x2447e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x247da10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e300_0, 0;
    %assign/vec4 v0x247e260_0, 0;
    %wait E_0x24319f0;
    %wait E_0x2448310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e300_0, 0;
    %assign/vec4 v0x247e260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24480c0;
    %load/vec4 v0x247e260_0;
    %load/vec4 v0x247e300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x247e3a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x247e4e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e300_0, 0;
    %assign/vec4 v0x247e260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x247e060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24480c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x247e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247e300_0, 0;
    %assign/vec4 v0x247e260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x244d2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2482610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x244d2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24822f0_0;
    %inv;
    %store/vec4 v0x24822f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x244d2f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x247e440_0, v0x2482770_0, v0x2482110_0, v0x24821b0_0, v0x2482250_0, v0x2482390_0, v0x24824d0_0, v0x2482430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x244d2f0;
T_7 ;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2482570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x244d2f0;
T_8 ;
    %wait E_0x24480c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2482570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2482570_0, 4, 32;
    %load/vec4 v0x24826b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2482570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2482570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2482570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24824d0_0;
    %load/vec4 v0x24824d0_0;
    %load/vec4 v0x2482430_0;
    %xor;
    %load/vec4 v0x24824d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2482570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2482570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2482570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/circuit2/iter4/response0/top_module.sv";
