

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Oct 31 13:48:25 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106347|   106347|  1.063 ms|  1.063 ms|  106347|  106347|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2     |    18498|    18498|   0.185 ms|   0.185 ms|  18498|  18498|       no|
        |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4  |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8      |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430                             |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6                             |      292|      292|   2.920 us|   2.920 us|    292|    292|       no|
        |grp_conv2_Pipeline_tile_height_loop_fu_452                                        |conv2_Pipeline_tile_height_loop                                        |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop4_fu_493                                       |conv2_Pipeline_tile_height_loop4                                       |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop5_fu_534                                       |conv2_Pipeline_tile_height_loop5                                       |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop6_fu_575                                       |conv2_Pipeline_tile_height_loop6                                       |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     155|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    85|   20664|    9890|    -|
|Memory           |      102|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    7815|    -|
|Register         |        -|     -|     182|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      102|    85|   20846|   17860|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       35|     6|       8|      15|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4  |        0|   0|    50|  290|    0|
    |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430                             |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6                             |        0|   0|   376|  299|    0|
    |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8      |        0|   0|    49|  364|    0|
    |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2     |        0|   0|    46|  294|    0|
    |grp_conv2_Pipeline_tile_height_loop_fu_452                                        |conv2_Pipeline_tile_height_loop                                        |        0|   0|  3527|  673|    0|
    |grp_conv2_Pipeline_tile_height_loop4_fu_493                                       |conv2_Pipeline_tile_height_loop4                                       |        0|   0|  3527|  673|    0|
    |grp_conv2_Pipeline_tile_height_loop5_fu_534                                       |conv2_Pipeline_tile_height_loop5                                       |        0|   0|  3527|  673|    0|
    |grp_conv2_Pipeline_tile_height_loop6_fu_575                                       |conv2_Pipeline_tile_height_loop6                                       |        0|   0|  3527|  673|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1900                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1901                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1902                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1903                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1904                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1905                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1906                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1907                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1908                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1909                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1910                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1911                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1912                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1913                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1914                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1915                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1916                                              |fadd_32ns_32ns_32_4_full_dsp_1                                         |        0|   2|   227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1917                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1918                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1919                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1920                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1921                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1922                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1923                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1924                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1925                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1926                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1927                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1928                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1929                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1930                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1931                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1932                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U1933                                               |fmul_32ns_32ns_32_3_max_dsp_1                                          |        0|   3|   128|  135|    0|
    |mux_2_1_32_1_1_U1898                                                              |mux_2_1_32_1_1                                                         |        0|   0|     0|    9|    0|
    |mux_2_1_32_1_1_U1899                                                              |mux_2_1_32_1_1                                                         |        0|   0|     0|    9|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                             |                                                                       |        0|  85| 20664| 9890|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_tile_U             |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_1_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_2_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_3_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_4_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_5_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_6_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_7_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_8_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_9_U           |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_10_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_11_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_12_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_13_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_14_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_15_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |input_tile_16_U          |conv2_input_tile_RAM_AUTO_1R1W          |        4|  0|   0|    0|  1088|   32|     1|        34816|
    |layer2_output_tile_U     |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_1_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_2_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_3_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_4_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_5_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_6_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_7_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_8_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_9_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_10_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_11_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_12_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_13_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_14_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_15_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_16_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                        |      102|  0|   0|    0| 27744| 1088|    34|       887808|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln377_fu_662_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln379_fu_733_p2    |         +|   0|  0|  14|           7|           3|
    |add_ln387_fu_680_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln389_1_fu_787_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln389_2_fu_835_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln389_3_fu_863_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln389_fu_759_p2    |         +|   0|  0|  18|          11|          11|
    |icmp_ln377_fu_656_p2   |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |or_ln379_1_fu_814_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln379_2_fu_842_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln379_fu_766_p2     |        or|   0|  0|   6|           6|           1|
    |or_ln382_fu_794_p2     |        or|   0|  0|   5|           5|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 155|          97|          72|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                             Name                                             | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  81|         17|    1|         17|
    |ap_done                                                                                       |   9|          2|    1|          2|
    |conv1_to_conv2_read                                                                           |   9|          2|    1|          2|
    |conv2_to_conv3_write                                                                          |   9|          2|    1|          2|
    |feat_fu_108                                                                                   |   9|          2|    6|         12|
    |grp_fu_1002_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1002_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1002_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1006_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1006_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1006_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1010_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1010_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1010_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1014_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1014_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1014_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1018_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1018_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1018_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1022_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1022_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1022_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1026_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1026_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1026_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1030_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1030_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1030_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1034_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1034_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1034_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1038_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1038_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1038_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1042_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1042_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1042_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1046_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1046_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1046_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1050_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1050_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1050_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1054_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1054_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1054_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1058_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1058_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1058_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1062_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1062_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1062_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1066_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1066_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1066_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1070_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1070_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1070_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1074_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1074_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1074_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1078_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1078_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1078_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1082_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1082_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1082_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1086_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1086_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1086_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1090_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1090_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1090_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1094_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1094_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1094_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1098_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1098_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1098_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1102_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1102_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1102_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1106_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1106_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1106_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1110_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1110_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1110_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1114_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1114_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1114_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_1118_ce                                                                                |  26|          5|    1|          5|
    |grp_fu_1118_p0                                                                                |  26|          5|   32|        160|
    |grp_fu_1118_p1                                                                                |  26|          5|   32|        160|
    |grp_fu_986_ce                                                                                 |  26|          5|    1|          5|
    |grp_fu_986_p0                                                                                 |  26|          5|   32|        160|
    |grp_fu_986_p1                                                                                 |  26|          5|   32|        160|
    |grp_fu_990_ce                                                                                 |  26|          5|    1|          5|
    |grp_fu_990_p0                                                                                 |  26|          5|   32|        160|
    |grp_fu_990_p1                                                                                 |  26|          5|   32|        160|
    |grp_fu_994_ce                                                                                 |  26|          5|    1|          5|
    |grp_fu_994_p0                                                                                 |  26|          5|   32|        160|
    |grp_fu_994_p1                                                                                 |  26|          5|   32|        160|
    |grp_fu_998_ce                                                                                 |  26|          5|    1|          5|
    |grp_fu_998_p0                                                                                 |  26|          5|   32|        160|
    |grp_fu_998_p1                                                                                 |  26|          5|   32|        160|
    |in_feat_reg_332                                                                               |   9|          2|    7|         14|
    |input_tile_10_address0                                                                        |  31|          6|   11|         66|
    |input_tile_10_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_10_we0                                                                             |   9|          2|    1|          2|
    |input_tile_11_address0                                                                        |  31|          6|   11|         66|
    |input_tile_11_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_11_we0                                                                             |   9|          2|    1|          2|
    |input_tile_12_address0                                                                        |  31|          6|   11|         66|
    |input_tile_12_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_12_we0                                                                             |   9|          2|    1|          2|
    |input_tile_13_address0                                                                        |  31|          6|   11|         66|
    |input_tile_13_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_13_we0                                                                             |   9|          2|    1|          2|
    |input_tile_14_address0                                                                        |  31|          6|   11|         66|
    |input_tile_14_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_14_we0                                                                             |   9|          2|    1|          2|
    |input_tile_15_address0                                                                        |  31|          6|   11|         66|
    |input_tile_15_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_15_we0                                                                             |   9|          2|    1|          2|
    |input_tile_16_address0                                                                        |  31|          6|   11|         66|
    |input_tile_16_ce0                                                                             |  31|          6|    1|          6|
    |input_tile_16_we0                                                                             |   9|          2|    1|          2|
    |input_tile_1_address0                                                                         |  31|          6|   11|         66|
    |input_tile_1_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_1_we0                                                                              |   9|          2|    1|          2|
    |input_tile_2_address0                                                                         |  31|          6|   11|         66|
    |input_tile_2_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_2_we0                                                                              |   9|          2|    1|          2|
    |input_tile_3_address0                                                                         |  31|          6|   11|         66|
    |input_tile_3_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_3_we0                                                                              |   9|          2|    1|          2|
    |input_tile_4_address0                                                                         |  31|          6|   11|         66|
    |input_tile_4_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_4_we0                                                                              |   9|          2|    1|          2|
    |input_tile_5_address0                                                                         |  31|          6|   11|         66|
    |input_tile_5_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_5_we0                                                                              |   9|          2|    1|          2|
    |input_tile_6_address0                                                                         |  31|          6|   11|         66|
    |input_tile_6_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_6_we0                                                                              |   9|          2|    1|          2|
    |input_tile_7_address0                                                                         |  31|          6|   11|         66|
    |input_tile_7_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_7_we0                                                                              |   9|          2|    1|          2|
    |input_tile_8_address0                                                                         |  31|          6|   11|         66|
    |input_tile_8_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_8_we0                                                                              |   9|          2|    1|          2|
    |input_tile_9_address0                                                                         |  31|          6|   11|         66|
    |input_tile_9_ce0                                                                              |  31|          6|    1|          6|
    |input_tile_9_we0                                                                              |   9|          2|    1|          2|
    |input_tile_address0                                                                           |  31|          6|   11|         66|
    |input_tile_ce0                                                                                |  31|          6|    1|          6|
    |input_tile_we0                                                                                |   9|          2|    1|          2|
    |layer2_output_tile_10_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_10_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_10_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_10_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_10_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_10_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_11_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_11_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_11_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_11_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_11_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_11_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_12_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_12_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_12_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_12_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_12_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_12_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_13_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_13_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_13_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_13_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_13_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_13_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_14_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_14_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_14_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_14_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_14_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_14_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_15_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_15_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_15_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_15_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_15_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_15_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_16_address0                                                                |  43|          8|   10|         80|
    |layer2_output_tile_16_address1                                                                |  31|          6|   10|         60|
    |layer2_output_tile_16_ce0                                                                     |  43|          8|    1|          8|
    |layer2_output_tile_16_ce1                                                                     |  31|          6|    1|          6|
    |layer2_output_tile_16_d0                                                                      |  37|          7|   32|        224|
    |layer2_output_tile_16_we0                                                                     |  37|          7|    1|          7|
    |layer2_output_tile_1_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_1_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_1_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_1_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_1_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_1_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_2_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_2_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_2_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_2_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_2_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_2_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_3_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_3_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_3_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_3_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_3_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_3_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_4_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_4_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_4_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_4_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_4_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_4_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_5_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_5_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_5_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_5_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_5_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_5_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_6_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_6_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_6_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_6_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_6_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_6_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_7_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_7_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_7_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_7_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_7_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_7_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_8_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_8_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_8_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_8_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_8_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_8_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_9_address0                                                                 |  43|          8|   10|         80|
    |layer2_output_tile_9_address1                                                                 |  31|          6|   10|         60|
    |layer2_output_tile_9_ce0                                                                      |  43|          8|    1|          8|
    |layer2_output_tile_9_ce1                                                                      |  31|          6|    1|          6|
    |layer2_output_tile_9_d0                                                                       |  37|          7|   32|        224|
    |layer2_output_tile_9_we0                                                                      |  37|          7|    1|          7|
    |layer2_output_tile_address0                                                                   |  43|          8|   10|         80|
    |layer2_output_tile_address1                                                                   |  31|          6|   10|         60|
    |layer2_output_tile_ce0                                                                        |  43|          8|    1|          8|
    |layer2_output_tile_ce1                                                                        |  31|          6|    1|          6|
    |layer2_output_tile_d0                                                                         |  37|          7|   32|        224|
    |layer2_output_tile_we0                                                                        |  37|          7|    1|          7|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address0  |  14|          3|    9|         27|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address0  |  14|          3|    9|         27|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address0  |  14|          3|    9|         27|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address0    |  14|          3|    9|         27|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                         |7815|       1501| 3419|      19010|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln377_reg_880                                                                              |   6|   0|    6|          0|
    |add_ln379_reg_934                                                                              |   7|   0|    7|          0|
    |add_ln387_reg_885                                                                              |  10|   0|   10|          0|
    |add_ln389_1_reg_951                                                                            |  10|   0|   11|          1|
    |add_ln389_2_reg_976                                                                            |  11|   0|   11|          0|
    |add_ln389_3_reg_981                                                                            |   9|   0|   11|          2|
    |add_ln389_reg_946                                                                              |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                      |  16|   0|   16|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |feat_fu_108                                                                                    |   6|   0|    6|          0|
    |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430_ap_start_reg                             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop4_fu_493_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop5_fu_534_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop6_fu_575_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop_fu_452_ap_start_reg                                        |   1|   0|    1|          0|
    |in_feat_reg_332                                                                                |   7|   0|    7|          0|
    |lshr_ln3_reg_909                                                                               |   5|   0|    5|          0|
    |lshr_ln_reg_900                                                                                |   4|   0|    4|          0|
    |reg_636                                                                                        |  32|   0|   32|          0|
    |reg_642                                                                                        |  32|   0|   32|          0|
    |trunc_ln377_reg_894                                                                            |   1|   0|    1|          0|
    |trunc_ln379_reg_939                                                                            |   6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 182|   0|  185|          3|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_continue                                                                                   |   in|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                                                                                conv2|  return value|
|conv1_to_conv2_dout                                                                           |   in|   32|     ap_fifo|                                                                       conv1_to_conv2|       pointer|
|conv1_to_conv2_num_data_valid                                                                 |   in|   10|     ap_fifo|                                                                       conv1_to_conv2|       pointer|
|conv1_to_conv2_fifo_cap                                                                       |   in|   10|     ap_fifo|                                                                       conv1_to_conv2|       pointer|
|conv1_to_conv2_empty_n                                                                        |   in|    1|     ap_fifo|                                                                       conv1_to_conv2|       pointer|
|conv1_to_conv2_read                                                                           |  out|    1|     ap_fifo|                                                                       conv1_to_conv2|       pointer|
|conv2_to_conv3_din                                                                            |  out|   32|     ap_fifo|                                                                       conv2_to_conv3|       pointer|
|conv2_to_conv3_num_data_valid                                                                 |   in|   10|     ap_fifo|                                                                       conv2_to_conv3|       pointer|
|conv2_to_conv3_fifo_cap                                                                       |   in|   10|     ap_fifo|                                                                       conv2_to_conv3|       pointer|
|conv2_to_conv3_full_n                                                                         |   in|    1|     ap_fifo|                                                                       conv2_to_conv3|       pointer|
|conv2_to_conv3_write                                                                          |  out|    1|     ap_fifo|                                                                       conv2_to_conv3|       pointer|
|conv2_biases_local_address0                                                                   |  out|    5|   ap_memory|                                                                   conv2_biases_local|         array|
|conv2_biases_local_ce0                                                                        |  out|    1|   ap_memory|                                                                   conv2_biases_local|         array|
|conv2_biases_local_q0                                                                         |   in|   32|   ap_memory|                                                                   conv2_biases_local|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address0  |  out|    9|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce0       |  out|    1|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_q0        |   in|   32|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address0  |  out|    9|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce0       |  out|    1|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_q0        |   in|   32|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address0  |  out|    9|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce0       |  out|    1|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_q0        |   in|   32|   ap_memory|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address0    |  out|    9|   ap_memory|    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce0         |  out|    1|   ap_memory|    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig|         array|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_q0          |   in|   32|   ap_memory|    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 5 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 17 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%input_tile = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 18 'alloca' 'input_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%input_tile_1 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 19 'alloca' 'input_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%input_tile_2 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 20 'alloca' 'input_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%input_tile_3 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 21 'alloca' 'input_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%input_tile_4 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 22 'alloca' 'input_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%input_tile_5 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 23 'alloca' 'input_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%input_tile_6 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 24 'alloca' 'input_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%input_tile_7 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 25 'alloca' 'input_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%input_tile_8 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 26 'alloca' 'input_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%input_tile_9 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 27 'alloca' 'input_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%input_tile_10 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 28 'alloca' 'input_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%input_tile_11 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 29 'alloca' 'input_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%input_tile_12 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 30 'alloca' 'input_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%input_tile_13 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 31 'alloca' 'input_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%input_tile_14 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 32 'alloca' 'input_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%input_tile_15 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 33 'alloca' 'input_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%input_tile_16 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 34 'alloca' 'input_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%layer2_output_tile = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 35 'alloca' 'layer2_output_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%layer2_output_tile_1 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 36 'alloca' 'layer2_output_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%layer2_output_tile_2 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 37 'alloca' 'layer2_output_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%layer2_output_tile_3 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 38 'alloca' 'layer2_output_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%layer2_output_tile_4 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 39 'alloca' 'layer2_output_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%layer2_output_tile_5 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 40 'alloca' 'layer2_output_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%layer2_output_tile_6 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 41 'alloca' 'layer2_output_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%layer2_output_tile_7 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 42 'alloca' 'layer2_output_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%layer2_output_tile_8 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 43 'alloca' 'layer2_output_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%layer2_output_tile_9 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 44 'alloca' 'layer2_output_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%layer2_output_tile_10 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 45 'alloca' 'layer2_output_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%layer2_output_tile_11 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 46 'alloca' 'layer2_output_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%layer2_output_tile_12 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 47 'alloca' 'layer2_output_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%layer2_output_tile_13 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 48 'alloca' 'layer2_output_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%layer2_output_tile_14 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 49 'alloca' 'layer2_output_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%layer2_output_tile_15 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 50 'alloca' 'layer2_output_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%layer2_output_tile_16 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 51 'alloca' 'layer2_output_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 0, i6 %feat" [src/srcnn.cpp:377]   --->   Operation 54 'store' 'store_ln377' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_256 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_biases_local"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_biases_local"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln377 = br void %in_feature_loop_conv2" [src/srcnn.cpp:377]   --->   Operation 68 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feat_1 = load i6 %feat" [src/srcnn.cpp:377]   --->   Operation 69 'load' 'feat_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln377 = icmp_eq  i6 %feat_1, i6 32" [src/srcnn.cpp:377]   --->   Operation 70 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln377 = add i6 %feat_1, i6 1" [src/srcnn.cpp:377]   --->   Operation 71 'add' 'add_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %in_feature_loop_conv2.split, void %for.inc149.preheader" [src/srcnn.cpp:377]   --->   Operation 72 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i6 %feat_1" [src/srcnn.cpp:387]   --->   Operation 73 'zext' 'zext_ln387' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %feat_1, i4 0" [src/srcnn.cpp:387]   --->   Operation 74 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln387 = add i10 %tmp_28, i10 %zext_ln387" [src/srcnn.cpp:387]   --->   Operation 75 'add' 'add_ln387' <Predicate = (!icmp_ln377)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i6 %feat_1" [src/srcnn.cpp:377]   --->   Operation 76 'trunc' 'trunc_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:377]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:377]   --->   Operation 78 'specloopname' 'specloopname_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %feat_1, i32 1, i32 4" [src/srcnn.cpp:377]   --->   Operation 79 'partselect' 'lshr_ln' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln379 = br void %tile_height_loop" [src/srcnn.cpp:379]   --->   Operation 80 'br' 'br_ln379' <Predicate = (!icmp_ln377)> <Delay = 0.42>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_257 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_257' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%in_feat = phi i7 %add_ln379, void %tile_height_loop.split, i7 0, void %in_feature_loop_conv2.split" [src/srcnn.cpp:379]   --->   Operation 83 'phi' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_feat, i32 6" [src/srcnn.cpp:379]   --->   Operation 84 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %tmp_33, void %tile_height_loop.split, void %for.body105.preheader" [src/srcnn.cpp:379]   --->   Operation 85 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %in_feat, i32 1, i32 5" [src/srcnn.cpp:379]   --->   Operation 86 'partselect' 'lshr_ln3' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %lshr_ln3" [src/srcnn.cpp:377]   --->   Operation 87 'bitconcatenate' 'tmp_30' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i9 %tmp_30" [src/srcnn.cpp:377]   --->   Operation 88 'zext' 'tmp_43_cast' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 89 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 90 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 91 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 92 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8" [src/srcnn.cpp:377]   --->   Operation 93 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 94 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10" [src/srcnn.cpp:377]   --->   Operation 94 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9" [src/srcnn.cpp:377]   --->   Operation 95 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11" [src/srcnn.cpp:377]   --->   Operation 96 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 97 [1/1] (0.77ns)   --->   "%add_ln379 = add i7 %in_feat, i7 4" [src/srcnn.cpp:379]   --->   Operation 97 'add' 'add_ln379' <Predicate = (!tmp_33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (2.02ns)   --->   "%call_ln387 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:387]   --->   Operation 98 'call' 'call_ln387' <Predicate = (tmp_33)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 %add_ln377, i6 %feat" [src/srcnn.cpp:377]   --->   Operation 99 'store' 'store_ln377' <Predicate = (tmp_33)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.69>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i7 %in_feat" [src/srcnn.cpp:379]   --->   Operation 100 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i7 %in_feat" [src/srcnn.cpp:389]   --->   Operation 101 'zext' 'zext_ln389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %in_feat, i4 0" [src/srcnn.cpp:389]   --->   Operation 102 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln389 = add i11 %tmp_29, i11 %zext_ln389" [src/srcnn.cpp:389]   --->   Operation 103 'add' 'add_ln389' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8" [src/srcnn.cpp:377]   --->   Operation 104 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 105 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10" [src/srcnn.cpp:377]   --->   Operation 105 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 106 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln389, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:389]   --->   Operation 107 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 108 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9" [src/srcnn.cpp:377]   --->   Operation 108 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 109 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11" [src/srcnn.cpp:377]   --->   Operation 109 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 110 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 110 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln389, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:389]   --->   Operation 111 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.82>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln379 = or i6 %trunc_ln379, i6 1" [src/srcnn.cpp:379]   --->   Operation 112 'or' 'or_ln379' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln389_9 = zext i6 %or_ln379" [src/srcnn.cpp:389]   --->   Operation 113 'zext' 'zext_ln389_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379, i4 0" [src/srcnn.cpp:389]   --->   Operation 114 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln389_10 = zext i10 %tmp_31" [src/srcnn.cpp:389]   --->   Operation 115 'zext' 'zext_ln389_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln389_1 = add i11 %zext_ln389_10, i11 %zext_ln389_9" [src/srcnn.cpp:389]   --->   Operation 116 'add' 'add_ln389_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop4, i11 %add_ln389_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:389]   --->   Operation 117 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop4, i11 %add_ln389_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:389]   --->   Operation 118 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln382 = or i5 %lshr_ln3, i5 1" [src/srcnn.cpp:382]   --->   Operation 119 'or' 'or_ln382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %or_ln382" [src/srcnn.cpp:377]   --->   Operation 120 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i9 %tmp_34" [src/srcnn.cpp:377]   --->   Operation 121 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 122 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 123 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 124 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 125 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16" [src/srcnn.cpp:377]   --->   Operation 126 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 127 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18" [src/srcnn.cpp:377]   --->   Operation 127 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 128 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17" [src/srcnn.cpp:377]   --->   Operation 128 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 129 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19" [src/srcnn.cpp:377]   --->   Operation 129 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 11 <SV = 10> <Delay = 3.69>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln379_1 = or i6 %trunc_ln379, i6 2" [src/srcnn.cpp:379]   --->   Operation 130 'or' 'or_ln379_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln389_11 = zext i6 %or_ln379_1" [src/srcnn.cpp:389]   --->   Operation 131 'zext' 'zext_ln389_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379_1, i4 0" [src/srcnn.cpp:389]   --->   Operation 132 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln389_12 = zext i10 %tmp_32" [src/srcnn.cpp:389]   --->   Operation 133 'zext' 'zext_ln389_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln389_2 = add i11 %zext_ln389_12, i11 %zext_ln389_11" [src/srcnn.cpp:389]   --->   Operation 134 'add' 'add_ln389_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16" [src/srcnn.cpp:377]   --->   Operation 135 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 136 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18" [src/srcnn.cpp:377]   --->   Operation 136 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 137 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 137 'mux' 'tmp_25' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop5, i11 %add_ln389_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_25" [src/srcnn.cpp:389]   --->   Operation 138 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17" [src/srcnn.cpp:377]   --->   Operation 139 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 140 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19" [src/srcnn.cpp:377]   --->   Operation 140 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 141 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 141 'mux' 'tmp_27' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop5, i11 %add_ln389_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_25" [src/srcnn.cpp:389]   --->   Operation 142 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln379_2 = or i6 %trunc_ln379, i6 3" [src/srcnn.cpp:379]   --->   Operation 143 'or' 'or_ln379_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln389_13 = zext i6 %or_ln379_2" [src/srcnn.cpp:389]   --->   Operation 144 'zext' 'zext_ln389_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379_2, i4 0" [src/srcnn.cpp:389]   --->   Operation 145 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln389_14 = zext i10 %tmp_35" [src/srcnn.cpp:389]   --->   Operation 146 'zext' 'zext_ln389_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln389_3 = add i11 %zext_ln389_14, i11 %zext_ln389_13" [src/srcnn.cpp:389]   --->   Operation 147 'add' 'add_ln389_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop6, i11 %add_ln389_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_27" [src/srcnn.cpp:389]   --->   Operation 148 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln379 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:379]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln379' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/srcnn.cpp:379]   --->   Operation 150 'specloopname' 'specloopname_ln379' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop6, i11 %add_ln389_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_27" [src/srcnn.cpp:389]   --->   Operation 151 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln379 = br void %tile_height_loop" [src/srcnn.cpp:379]   --->   Operation 152 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln387 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:387]   --->   Operation 153 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln377 = br void %in_feature_loop_conv2" [src/srcnn.cpp:377]   --->   Operation 154 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln415 = ret" [src/srcnn.cpp:415]   --->   Operation 156 'ret' 'ret_ln415' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_to_conv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feat                                                                                 (alloca           ) [ 01111111111111110]
input_tile                                                                           (alloca           ) [ 00111111111111110]
input_tile_1                                                                         (alloca           ) [ 00111111111111110]
input_tile_2                                                                         (alloca           ) [ 00111111111111110]
input_tile_3                                                                         (alloca           ) [ 00111111111111110]
input_tile_4                                                                         (alloca           ) [ 00111111111111110]
input_tile_5                                                                         (alloca           ) [ 00111111111111110]
input_tile_6                                                                         (alloca           ) [ 00111111111111110]
input_tile_7                                                                         (alloca           ) [ 00111111111111110]
input_tile_8                                                                         (alloca           ) [ 00111111111111110]
input_tile_9                                                                         (alloca           ) [ 00111111111111110]
input_tile_10                                                                        (alloca           ) [ 00111111111111110]
input_tile_11                                                                        (alloca           ) [ 00111111111111110]
input_tile_12                                                                        (alloca           ) [ 00111111111111110]
input_tile_13                                                                        (alloca           ) [ 00111111111111110]
input_tile_14                                                                        (alloca           ) [ 00111111111111110]
input_tile_15                                                                        (alloca           ) [ 00111111111111110]
input_tile_16                                                                        (alloca           ) [ 00111111111111110]
layer2_output_tile                                                                   (alloca           ) [ 00111111111111111]
layer2_output_tile_1                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_2                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_3                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_4                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_5                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_6                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_7                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_8                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_9                                                                 (alloca           ) [ 00111111111111111]
layer2_output_tile_10                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_11                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_12                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_13                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_14                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_15                                                                (alloca           ) [ 00111111111111111]
layer2_output_tile_16                                                                (alloca           ) [ 00111111111111111]
empty                                                                                (wait             ) [ 00000000000000000]
store_ln377                                                                          (store            ) [ 00000000000000000]
call_ln0                                                                             (call             ) [ 00000000000000000]
empty_256                                                                            (wait             ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specmemcore_ln0                                                                      (specmemcore      ) [ 00000000000000000]
specinterface_ln0                                                                    (specinterface    ) [ 00000000000000000]
specinterface_ln0                                                                    (specinterface    ) [ 00000000000000000]
call_ln0                                                                             (call             ) [ 00000000000000000]
br_ln377                                                                             (br               ) [ 00000000000000000]
feat_1                                                                               (load             ) [ 00000000000000000]
icmp_ln377                                                                           (icmp             ) [ 00000111111111110]
add_ln377                                                                            (add              ) [ 00000011111111100]
br_ln377                                                                             (br               ) [ 00000000000000000]
zext_ln387                                                                           (zext             ) [ 00000000000000000]
tmp_28                                                                               (bitconcatenate   ) [ 00000000000000000]
add_ln387                                                                            (add              ) [ 00000011111111110]
trunc_ln377                                                                          (trunc            ) [ 00000011111111100]
speclooptripcount_ln377                                                              (speclooptripcount) [ 00000000000000000]
specloopname_ln377                                                                   (specloopname     ) [ 00000000000000000]
lshr_ln                                                                              (partselect       ) [ 00000011111111100]
br_ln379                                                                             (br               ) [ 00000111111111110]
empty_257                                                                            (wait             ) [ 00000000000000000]
in_feat                                                                              (phi              ) [ 00000011000000000]
tmp_33                                                                               (bitselect        ) [ 00000111111111110]
br_ln379                                                                             (br               ) [ 00000000000000000]
lshr_ln3                                                                             (partselect       ) [ 00000001111000000]
tmp_30                                                                               (bitconcatenate   ) [ 00000000000000000]
tmp_43_cast                                                                          (zext             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8  (getelementptr    ) [ 00000001000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9  (getelementptr    ) [ 00000001000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10 (getelementptr    ) [ 00000001000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11 (getelementptr    ) [ 00000001000000000]
add_ln379                                                                            (add              ) [ 00000111111111110]
store_ln377                                                                          (store            ) [ 00000000000000000]
trunc_ln379                                                                          (trunc            ) [ 00000000111111000]
zext_ln389                                                                           (zext             ) [ 00000000000000000]
tmp_29                                                                               (bitconcatenate   ) [ 00000000000000000]
add_ln389                                                                            (add              ) [ 00000000100000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 (load             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 (load             ) [ 00000000000000000]
tmp                                                                                  (mux              ) [ 00000000100000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 (load             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 (load             ) [ 00000000000000000]
tmp_s                                                                                (mux              ) [ 00000000111000000]
call_ln389                                                                           (call             ) [ 00000000000000000]
or_ln379                                                                             (or               ) [ 00000000000000000]
zext_ln389_9                                                                         (zext             ) [ 00000000000000000]
tmp_31                                                                               (bitconcatenate   ) [ 00000000000000000]
zext_ln389_10                                                                        (zext             ) [ 00000000000000000]
add_ln389_1                                                                          (add              ) [ 00000000001000000]
call_ln389                                                                           (call             ) [ 00000000000000000]
or_ln382                                                                             (or               ) [ 00000000000000000]
tmp_34                                                                               (bitconcatenate   ) [ 00000000000000000]
tmp_46_cast                                                                          (zext             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16 (getelementptr    ) [ 00000000000100000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17 (getelementptr    ) [ 00000000000100000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18 (getelementptr    ) [ 00000000000100000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19 (getelementptr    ) [ 00000000000100000]
or_ln379_1                                                                           (or               ) [ 00000000000000000]
zext_ln389_11                                                                        (zext             ) [ 00000000000000000]
tmp_32                                                                               (bitconcatenate   ) [ 00000000000000000]
zext_ln389_12                                                                        (zext             ) [ 00000000000000000]
add_ln389_2                                                                          (add              ) [ 00000000000010000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 (load             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 (load             ) [ 00000000000000000]
tmp_25                                                                               (mux              ) [ 00000000000010000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 (load             ) [ 00000000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 (load             ) [ 00000000000000000]
tmp_27                                                                               (mux              ) [ 00000000000011100]
call_ln389                                                                           (call             ) [ 00000000000000000]
or_ln379_2                                                                           (or               ) [ 00000000000000000]
zext_ln389_13                                                                        (zext             ) [ 00000000000000000]
tmp_35                                                                               (bitconcatenate   ) [ 00000000000000000]
zext_ln389_14                                                                        (zext             ) [ 00000000000000000]
add_ln389_3                                                                          (add              ) [ 00000000000000100]
speclooptripcount_ln379                                                              (speclooptripcount) [ 00000000000000000]
specloopname_ln379                                                                   (specloopname     ) [ 00000000000000000]
call_ln389                                                                           (call             ) [ 00000000000000000]
br_ln379                                                                             (br               ) [ 00000111111111110]
call_ln387                                                                           (call             ) [ 00000000000000000]
br_ln377                                                                             (br               ) [ 00000000000000000]
call_ln0                                                                             (call             ) [ 00000000000000000]
ret_ln415                                                                            (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_to_conv2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_to_conv2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_biases_local">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="feat_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_tile_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_tile_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_tile_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_tile_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_tile_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_tile_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_tile_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_tile_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_tile_8_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_tile_9_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_tile_10_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_tile_11_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_tile_12_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_tile_13_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_13/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="input_tile_14_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_14/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_tile_15_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_15/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_tile_16_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_16/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer2_output_tile_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer2_output_tile_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer2_output_tile_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer2_output_tile_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer2_output_tile_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer2_output_tile_5_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer2_output_tile_6_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer2_output_tile_7_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_7/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layer2_output_tile_8_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer2_output_tile_9_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer2_output_tile_10_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_10/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer2_output_tile_11_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_11/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer2_output_tile_12_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_12/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer2_output_tile_13_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_13/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layer2_output_tile_14_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_14/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer2_output_tile_15_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_15/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer2_output_tile_16_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_16/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12/6 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13/6 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14/6 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15/6 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="9" slack="0"/>
<pin id="304" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="9" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="9" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="9" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19/10 "/>
</bind>
</comp>

<comp id="332" class="1005" name="in_feat_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_feat (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="in_feat_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_feat/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="32" slack="0"/>
<pin id="355" dir="0" index="10" bw="32" slack="0"/>
<pin id="356" dir="0" index="11" bw="32" slack="0"/>
<pin id="357" dir="0" index="12" bw="32" slack="0"/>
<pin id="358" dir="0" index="13" bw="32" slack="0"/>
<pin id="359" dir="0" index="14" bw="32" slack="0"/>
<pin id="360" dir="0" index="15" bw="32" slack="0"/>
<pin id="361" dir="0" index="16" bw="32" slack="0"/>
<pin id="362" dir="0" index="17" bw="32" slack="0"/>
<pin id="363" dir="0" index="18" bw="32" slack="0"/>
<pin id="364" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="18" bw="32" slack="0"/>
<pin id="404" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="18" bw="32" slack="0"/>
<pin id="427" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="1"/>
<pin id="433" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln387/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_conv2_Pipeline_tile_height_loop_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="19" bw="10" slack="2"/>
<pin id="473" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="37" bw="32" slack="0"/>
<pin id="491" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln389/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_conv2_Pipeline_tile_height_loop4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="0" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="19" bw="10" slack="4"/>
<pin id="514" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="37" bw="32" slack="2"/>
<pin id="532" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln389/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_conv2_Pipeline_tile_height_loop5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="19" bw="10" slack="6"/>
<pin id="555" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="37" bw="32" slack="0"/>
<pin id="573" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln389/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_conv2_Pipeline_tile_height_loop6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="19" bw="10" slack="8"/>
<pin id="596" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="37" bw="32" slack="2"/>
<pin id="614" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln389/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="0" index="3" bw="1" slack="2"/>
<pin id="621" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 tmp_25/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="0" index="3" bw="1" slack="2"/>
<pin id="632" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 tmp_27/11 "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_25 "/>
</bind>
</comp>

<comp id="642" class="1005" name="reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s tmp_27 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln377_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="feat_1_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="4"/>
<pin id="655" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln377_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="6" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln377_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln387_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_28_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln387_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln377_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln377/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="lshr_ln_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="0" index="3" bw="4" slack="0"/>
<pin id="695" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_33_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="0" index="2" bw="4" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="lshr_ln3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="7" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="4" slack="0"/>
<pin id="713" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_30_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="1"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_43_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln379_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="7" slack="0"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln377_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="1"/>
<pin id="741" dir="0" index="1" bw="6" slack="5"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln379_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="1"/>
<pin id="745" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln389_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_29_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="1"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln389_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="0" index="1" bw="7" slack="0"/>
<pin id="762" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln379_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="2"/>
<pin id="768" dir="0" index="1" bw="6" slack="0"/>
<pin id="769" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln379/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln389_9_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_9/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_31_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="6" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln389_10_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_10/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln389_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="0" index="1" bw="6" slack="0"/>
<pin id="790" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_1/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln382_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="4"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln382/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_34_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="5"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_46_cast_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln379_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="4"/>
<pin id="816" dir="0" index="1" bw="6" slack="0"/>
<pin id="817" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln379_1/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln389_11_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_11/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_32_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln389_12_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_12/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln389_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="0" index="1" bw="6" slack="0"/>
<pin id="838" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_2/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln379_2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="6"/>
<pin id="844" dir="0" index="1" bw="6" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln379_2/13 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln389_13_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="0"/>
<pin id="849" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_13/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_35_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="0" index="1" bw="6" slack="0"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln389_14_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="0"/>
<pin id="861" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_14/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln389_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="0" index="1" bw="6" slack="0"/>
<pin id="866" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_3/13 "/>
</bind>
</comp>

<comp id="870" class="1005" name="feat_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln377_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="1"/>
<pin id="882" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln377 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln387_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="1"/>
<pin id="887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln387 "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln377_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln377 "/>
</bind>
</comp>

<comp id="900" class="1005" name="lshr_ln_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="909" class="1005" name="lshr_ln3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="4"/>
<pin id="911" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="1"/>
<pin id="916" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="1"/>
<pin id="921" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="1"/>
<pin id="926" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10 "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="1"/>
<pin id="931" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln379_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="0"/>
<pin id="936" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln379 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln379_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="2"/>
<pin id="941" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln389_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="1"/>
<pin id="948" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln389_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="11" slack="1"/>
<pin id="953" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="1"/>
<pin id="958" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16 "/>
</bind>
</comp>

<comp id="961" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="1"/>
<pin id="963" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17 "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="1"/>
<pin id="968" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18 "/>
</bind>
</comp>

<comp id="971" class="1005" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="1"/>
<pin id="973" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln389_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="1"/>
<pin id="978" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln389_3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="1"/>
<pin id="983" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="grp_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="988" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="989" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/6 add_1/6 add_2/6 add_3/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="grp_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="992" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="993" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_s/6 add_1_1/6 add_2_1/6 add_3_1/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="grp_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="996" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="997" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_1/6 add_1_2/6 add_2_2/6 add_3_2/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1000" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1001" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_2/6 add_1_3/6 add_2_3/6 add_3_3/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="grp_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1005" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_4/6 add_1_4/6 add_2_4/6 add_3_4/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="grp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1008" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1009" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_5/6 add_1_5/6 add_2_5/6 add_3_5/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="grp_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1013" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_6/6 add_1_6/6 add_2_6/6 add_3_6/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="grp_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1016" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1017" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_7/6 add_1_7/6 add_2_7/6 add_3_7/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="grp_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1021" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_8/6 add_1_8/6 add_2_8/6 add_3_8/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="grp_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1024" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1025" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_9/6 add_1_9/6 add_2_9/6 add_3_9/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="grp_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1028" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1029" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_3/6 add_1_s/6 add_2_s/6 add_3_s/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="grp_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1032" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1033" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_10/6 add_1_10/6 add_2_10/6 add_3_10/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="grp_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1036" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1037" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_11/6 add_1_11/6 add_2_11/6 add_3_11/6 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="grp_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1040" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1041" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_12/6 add_1_12/6 add_2_12/6 add_3_12/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="grp_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1044" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1045" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_13/6 add_1_13/6 add_2_13/6 add_3_13/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="grp_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1048" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1049" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_14/6 add_1_14/6 add_2_14/6 add_3_14/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="grp_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1052" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1053" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_15/6 add_1_15/6 add_2_15/6 add_3_15/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="grp_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1056" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1057" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/3 mul_2/3 mul_3/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="grp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1060" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1061" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/3 mul_1_1/3 mul_2_1/3 mul_3_1/3 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1064" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1065" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 mul_1_2/3 mul_2_2/3 mul_3_2/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="grp_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1069" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/3 mul_1_3/3 mul_2_3/3 mul_3_3/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="grp_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1073" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/3 mul_1_4/3 mul_2_4/3 mul_3_4/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="grp_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1076" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1077" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/3 mul_1_5/3 mul_2_5/3 mul_3_5/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1081" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/3 mul_1_6/3 mul_2_6/3 mul_3_6/3 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="grp_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1084" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1085" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/3 mul_1_7/3 mul_2_7/3 mul_3_7/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="grp_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1088" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1089" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/3 mul_1_8/3 mul_2_8/3 mul_3_8/3 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="grp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1092" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1093" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/3 mul_1_9/3 mul_2_9/3 mul_3_9/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="grp_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1096" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1097" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/3 mul_1_s/3 mul_2_s/3 mul_3_s/3 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/3 mul_1_10/3 mul_2_10/3 mul_3_10/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="grp_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/3 mul_1_11/3 mul_2_11/3 mul_3_11/3 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="grp_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1109" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/3 mul_1_12/3 mul_2_12/3 mul_3_12/3 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="grp_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1113" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/3 mul_1_13/3 mul_2_13/3 mul_3_13/3 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1117" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/3 mul_1_14/3 mul_2_14/3 mul_3_14/3 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="grp_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1121" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_15/3 mul_1_15/3 mul_2_15/3 mul_3_15/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="248" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="262" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="255" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="269" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="80" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="300" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="329"><net_src comp="314" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="330"><net_src comp="307" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="366"><net_src comp="112" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="367"><net_src comp="116" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="368"><net_src comp="120" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="369"><net_src comp="124" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="370"><net_src comp="128" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="371"><net_src comp="132" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="372"><net_src comp="136" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="373"><net_src comp="140" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="374"><net_src comp="144" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="375"><net_src comp="148" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="376"><net_src comp="152" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="377"><net_src comp="156" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="378"><net_src comp="160" pin="1"/><net_sink comp="344" pin=13"/></net>

<net id="379"><net_src comp="164" pin="1"/><net_sink comp="344" pin=14"/></net>

<net id="380"><net_src comp="168" pin="1"/><net_sink comp="344" pin=15"/></net>

<net id="381"><net_src comp="172" pin="1"/><net_sink comp="344" pin=16"/></net>

<net id="382"><net_src comp="176" pin="1"/><net_sink comp="344" pin=17"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="344" pin=18"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="384" pin=18"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="407" pin=18"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="492"><net_src comp="90" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="574"><net_src comp="98" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="615"><net_src comp="102" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="622"><net_src comp="88" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="276" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="282" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="616" pin="4"/><net_sink comp="452" pin=37"/></net>

<net id="626"><net_src comp="616" pin="4"/><net_sink comp="534" pin=37"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="288" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="294" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="616" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="452" pin=37"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="534" pin=37"/></net>

<net id="645"><net_src comp="627" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="493" pin=37"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="575" pin=37"/></net>

<net id="652"><net_src comp="22" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="46" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="653" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="653" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="653" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="52" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="668" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="653" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="62" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="653" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="14" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="336" pin="4"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="714"><net_src comp="74" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="336" pin="4"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="14" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="76" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="78" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="708" pin="4"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="737"><net_src comp="336" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="82" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="746"><net_src comp="332" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="332" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="332" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="52" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="50" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="766" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="52" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="771" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="787" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="798"><net_src comp="94" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="799" pin=2"/></net>

<net id="809"><net_src comp="799" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="818"><net_src comp="96" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="50" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="814" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="52" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="819" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="835" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="846"><net_src comp="100" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="50" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="842" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="52" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="847" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="869"><net_src comp="863" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="873"><net_src comp="108" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="883"><net_src comp="662" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="888"><net_src comp="680" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="452" pin=19"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="493" pin=19"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="534" pin=19"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="575" pin=19"/></net>

<net id="897"><net_src comp="686" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="616" pin=3"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="903"><net_src comp="690" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="912"><net_src comp="708" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="917"><net_src comp="248" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="922"><net_src comp="255" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="927"><net_src comp="262" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="932"><net_src comp="269" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="937"><net_src comp="733" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="942"><net_src comp="743" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="949"><net_src comp="759" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="954"><net_src comp="787" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="959"><net_src comp="300" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="964"><net_src comp="307" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="969"><net_src comp="314" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="974"><net_src comp="321" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="979"><net_src comp="835" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="984"><net_src comp="863" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="575" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_to_conv3 | {5 16 }
	Port: conv2_biases_local | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig | {}
 - Input state : 
	Port: conv2 : conv1_to_conv2 | {1 2 }
	Port: conv2 : conv2_biases_local | {3 4 }
	Port: conv2 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3 | {6 7 10 11 }
	Port: conv2 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1 | {6 7 10 11 }
	Port: conv2 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2 | {6 7 10 11 }
	Port: conv2 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig | {6 7 10 11 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln377 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln377 : 1
		add_ln377 : 1
		br_ln377 : 2
		zext_ln387 : 1
		tmp_28 : 1
		add_ln387 : 2
		trunc_ln377 : 1
		lshr_ln : 1
	State 6
		tmp_33 : 1
		br_ln379 : 2
		lshr_ln3 : 1
		tmp_30 : 2
		tmp_43_cast : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8 : 4
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9 : 4
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10 : 4
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11 : 4
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 : 5
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 : 5
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 : 5
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 : 5
		add_ln379 : 1
	State 7
		add_ln389 : 1
		tmp : 1
		call_ln389 : 2
		tmp_s : 1
	State 8
	State 9
		zext_ln389_10 : 1
		add_ln389_1 : 2
		call_ln389 : 3
	State 10
		tmp_46_cast : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16 : 2
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17 : 2
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18 : 2
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19 : 2
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 : 3
	State 11
		zext_ln389_12 : 1
		add_ln389_2 : 2
		tmp_25 : 1
		call_ln389 : 3
		tmp_27 : 1
	State 12
	State 13
		zext_ln389_14 : 1
		add_ln389_3 : 2
		call_ln389 : 3
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344  |    0    |    0    |    43   |   200   |
|          | grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384 |    0    |  0.427  |    52   |   207   |
|          |   grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407   |    0    |  7.259  |   215   |   432   |
|   call   |               grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430              |    0    |  7.686  |   229   |   387   |
|          |                    grp_conv2_Pipeline_tile_height_loop_fu_452                    |    85   |  14.518 |   8621  |   6298  |
|          |                    grp_conv2_Pipeline_tile_height_loop4_fu_493                   |    85   |  14.518 |   8621  |   6298  |
|          |                    grp_conv2_Pipeline_tile_height_loop5_fu_534                   |    85   |  14.518 |   8621  |   6298  |
|          |                    grp_conv2_Pipeline_tile_height_loop6_fu_575                   |    85   |  14.518 |   8621  |   6298  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_986                                    |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_990                                    |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_994                                    |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_998                                    |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1002                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1006                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1010                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1014                                   |    2    |    0    |   227   |   214   |
|   fadd   |                                    grp_fu_1018                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1022                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1026                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1030                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1034                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1038                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1042                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1046                                   |    2    |    0    |   227   |   214   |
|          |                                    grp_fu_1050                                   |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_1054                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1058                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1062                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1066                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1070                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1074                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1078                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1082                                   |    3    |    0    |   128   |   135   |
|   fmul   |                                    grp_fu_1086                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1090                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1094                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1098                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1102                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1106                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1110                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1114                                   |    3    |    0    |   128   |   135   |
|          |                                    grp_fu_1118                                   |    3    |    0    |   128   |   135   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln377_fu_662                                 |    0    |    0    |    0    |    13   |
|          |                                 add_ln387_fu_680                                 |    0    |    0    |    0    |    17   |
|          |                                 add_ln379_fu_733                                 |    0    |    0    |    0    |    14   |
|    add   |                                 add_ln389_fu_759                                 |    0    |    0    |    0    |    18   |
|          |                                add_ln389_1_fu_787                                |    0    |    0    |    0    |    17   |
|          |                                add_ln389_2_fu_835                                |    0    |    0    |    0    |    17   |
|          |                                add_ln389_3_fu_863                                |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                                    grp_fu_616                                    |    0    |    0    |    0    |    9    |
|          |                                    grp_fu_627                                    |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln377_fu_656                                |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 zext_ln387_fu_668                                |    0    |    0    |    0    |    0    |
|          |                                tmp_43_cast_fu_725                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln389_fu_747                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln389_9_fu_771                               |    0    |    0    |    0    |    0    |
|   zext   |                               zext_ln389_10_fu_783                               |    0    |    0    |    0    |    0    |
|          |                                tmp_46_cast_fu_806                                |    0    |    0    |    0    |    0    |
|          |                               zext_ln389_11_fu_819                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln389_12_fu_831                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln389_13_fu_847                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln389_14_fu_859                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   tmp_28_fu_672                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_30_fu_718                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_29_fu_751                                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                                   tmp_31_fu_775                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_34_fu_799                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_32_fu_823                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_35_fu_851                                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln377_fu_686                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln379_fu_743                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                  lshr_ln_fu_690                                  |    0    |    0    |    0    |    0    |
|          |                                  lshr_ln3_fu_708                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                   tmp_33_fu_700                                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  or_ln379_fu_766                                 |    0    |    0    |    0    |    0    |
|    or    |                                  or_ln382_fu_794                                 |    0    |    0    |    0    |    0    |
|          |                                 or_ln379_1_fu_814                                |    0    |    0    |    0    |    0    |
|          |                                 or_ln379_2_fu_842                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |   425   |  73.444 |  41058  |  32495  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|      input_tile     |    4   |    0   |    0   |    0   |
|     input_tile_1    |    4   |    0   |    0   |    0   |
|    input_tile_10    |    4   |    0   |    0   |    0   |
|    input_tile_11    |    4   |    0   |    0   |    0   |
|    input_tile_12    |    4   |    0   |    0   |    0   |
|    input_tile_13    |    4   |    0   |    0   |    0   |
|    input_tile_14    |    4   |    0   |    0   |    0   |
|    input_tile_15    |    4   |    0   |    0   |    0   |
|    input_tile_16    |    4   |    0   |    0   |    0   |
|     input_tile_2    |    4   |    0   |    0   |    0   |
|     input_tile_3    |    4   |    0   |    0   |    0   |
|     input_tile_4    |    4   |    0   |    0   |    0   |
|     input_tile_5    |    4   |    0   |    0   |    0   |
|     input_tile_6    |    4   |    0   |    0   |    0   |
|     input_tile_7    |    4   |    0   |    0   |    0   |
|     input_tile_8    |    4   |    0   |    0   |    0   |
|     input_tile_9    |    4   |    0   |    0   |    0   |
|  layer2_output_tile |    2   |    0   |    0   |    0   |
| layer2_output_tile_1|    2   |    0   |    0   |    0   |
|layer2_output_tile_10|    2   |    0   |    0   |    0   |
|layer2_output_tile_11|    2   |    0   |    0   |    0   |
|layer2_output_tile_12|    2   |    0   |    0   |    0   |
|layer2_output_tile_13|    2   |    0   |    0   |    0   |
|layer2_output_tile_14|    2   |    0   |    0   |    0   |
|layer2_output_tile_15|    2   |    0   |    0   |    0   |
|layer2_output_tile_16|    2   |    0   |    0   |    0   |
| layer2_output_tile_2|    2   |    0   |    0   |    0   |
| layer2_output_tile_3|    2   |    0   |    0   |    0   |
| layer2_output_tile_4|    2   |    0   |    0   |    0   |
| layer2_output_tile_5|    2   |    0   |    0   |    0   |
| layer2_output_tile_6|    2   |    0   |    0   |    0   |
| layer2_output_tile_7|    2   |    0   |    0   |    0   |
| layer2_output_tile_8|    2   |    0   |    0   |    0   |
| layer2_output_tile_9|    2   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   102  |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------------------------------------------------------------------+--------+
|                                                                                            |   FF   |
+--------------------------------------------------------------------------------------------+--------+
|                                      add_ln377_reg_880                                     |    6   |
|                                      add_ln379_reg_934                                     |    7   |
|                                      add_ln387_reg_885                                     |   10   |
|                                     add_ln389_1_reg_951                                    |   11   |
|                                     add_ln389_2_reg_976                                    |   11   |
|                                     add_ln389_3_reg_981                                    |   11   |
|                                      add_ln389_reg_946                                     |   11   |
|                                        feat_reg_870                                        |    6   |
|                                       in_feat_reg_332                                      |    7   |
|                                      lshr_ln3_reg_909                                      |    5   |
|                                       lshr_ln_reg_900                                      |    4   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10_reg_924|    9   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11_reg_929|    9   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16_reg_956|    9   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17_reg_961|    9   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18_reg_966|    9   |
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19_reg_971|    9   |
| p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8_reg_914|    9   |
| p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9_reg_919|    9   |
|                                           reg_636                                          |   32   |
|                                           reg_642                                          |   32   |
|                                     trunc_ln377_reg_894                                    |    1   |
|                                     trunc_ln379_reg_939                                    |    6   |
+--------------------------------------------------------------------------------------------+--------+
|                                            Total                                           |   232  |
+--------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_276              |  p0  |   4  |   9  |   36   ||    20   |
|              grp_access_fu_282              |  p0  |   4  |   9  |   36   ||    20   |
|              grp_access_fu_288              |  p0  |   4  |   9  |   36   ||    20   |
|              grp_access_fu_294              |  p0  |   4  |   9  |   36   ||    20   |
|               in_feat_reg_332               |  p0  |   2  |   7  |   14   ||    9    |
|  grp_conv2_Pipeline_tile_height_loop_fu_452 |  p1  |   2  |  11  |   22   ||    9    |
|  grp_conv2_Pipeline_tile_height_loop_fu_452 |  p37 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_tile_height_loop4_fu_493 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv2_Pipeline_tile_height_loop5_fu_534 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv2_Pipeline_tile_height_loop5_fu_534 |  p37 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_tile_height_loop6_fu_575 |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   374  ||  5.089  ||   143   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   425  |   73   |  41058 |  32495 |    -   |
|   Memory  |   102  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   143  |    -   |
|  Register |    -   |    -   |    -   |   232  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   102  |   425  |   78   |  41290 |  32638 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
