gen8_render_mmio_list	,	V_38
enable_execlists	,	V_42
I915_READ_FW	,	F_11
VCS2	,	V_13
I915_WRITE	,	F_18
dev_priv	,	V_5
wait_for_atomic	,	F_10
gvt_vgpu_err	,	F_12
reg	,	V_9
u32	,	T_2
ctx_ctrl	,	V_33
intel_gvt_restore_render_mmio	,	F_25
load_mocs	,	F_16
intel_vgpu	,	V_1
gen9_render_mocs_L3	,	V_24
array_size	,	V_28
I915_WRITE_FW	,	F_9
ARRAY_SIZE	,	F_3
IS_SKYLAKE	,	F_7
offset	,	V_20
i915	,	V_41
shadow_ctx	,	V_30
CTX_CONTEXT_CONTROL_VAL	,	V_34
lrc_reg_state	,	V_32
i915_reg_t	,	T_1
POSTING_READ	,	F_19
"restore reg %x old %x new %x\n"	,	L_4
BCS	,	V_14
gen9_render_mmio_list	,	V_37
gvt_dbg_render	,	F_23
intel_gvt_load_render_mmio	,	F_21
FW_REG_READ	,	V_17
render_mmio	,	V_25
intel_uncore_forcewake_get	,	F_8
tlb_handle_pending	,	V_16
reg_state	,	V_29
vgpu	,	V_2
RCS	,	V_11
VCS	,	V_12
I915_READ	,	F_17
inhibit_mask	,	V_35
handle_tlb_pending_event	,	F_1
fw	,	V_8
intel_uncore_forcewake_for_reg	,	F_6
engine	,	V_31
FW_REG_WRITE	,	V_18
in_context	,	V_40
gvt_dbg_core	,	F_15
value	,	V_39
FORCEWAKE_RENDER	,	V_19
mask	,	V_43
"invalidate TLB for ring %d\n"	,	L_2
forcewake_domains	,	V_7
gvt	,	V_6
_MASKED_BIT_ENABLE	,	F_22
gen9_render_mocs	,	V_23
restore_mocs	,	F_20
drm_i915_private	,	V_4
WARN_ON	,	F_2
l3_offset	,	V_21
i	,	V_22
regs	,	V_10
"load reg %x old %x new %x\n"	,	L_3
CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT	,	V_36
vgpu_vreg	,	F_13
"timeout in invalidate ring (%d) tlb\n"	,	L_1
test_and_clear_bit	,	F_4
mmio	,	V_26
v	,	V_27
VECS	,	V_15
i915_mmio_reg_offset	,	F_24
ring_id	,	V_3
_MMIO	,	F_5
intel_uncore_forcewake_put	,	F_14
