SCHEMATIC START ;
// created by map version G.30 on Mon May 17 09:33:21 2004 
COMP "f_tp3" LOCATE =  SITE "U1" LEVEL 1; 
COMP "pin8" LOCATE =  SITE "W22" LEVEL 1; 
COMP "pin10" LOCATE =  SITE "V21" LEVEL 1; 
COMP "pin11" LOCATE =  SITE "U20" LEVEL 1; 
COMP "pin12" LOCATE =  SITE "V22" LEVEL 1; 
COMP "pin13" LOCATE =  SITE "T19" LEVEL 1; 
COMP "pin14" LOCATE =  SITE "U21" LEVEL 1; 
COMP "pin15" LOCATE =  SITE "T20" LEVEL 1; 
COMP "pin16" LOCATE =  SITE "U22" LEVEL 1; 
COMP "pin17" LOCATE =  SITE "R19" LEVEL 1; 
COMP "pin18" LOCATE =  SITE "T21" LEVEL 1; 
COMP "pin19" LOCATE =  SITE "R20" LEVEL 1; 
COMP "error" LOCATE =  SITE "P1" LEVEL 1; 
COMP "lock1560" LOCATE =  SITE "D9" LEVEL 1; 
COMP "vihd<10>" LOCATE =  SITE "P3" LEVEL 1; 
COMP "vihd<11>" LOCATE =  SITE "N4" LEVEL 1; 
COMP "vihd<12>" LOCATE =  SITE "N3" LEVEL 1; 
COMP "vihd<13>" LOCATE =  SITE "M4" LEVEL 1; 
COMP "vihd<14>" LOCATE =  SITE "P5" LEVEL 1; 
COMP "vihd<15>" LOCATE =  SITE "N5" LEVEL 1; 
COMP "vihd<16>" LOCATE =  SITE "M6" LEVEL 1; 
COMP "vihd<17>" LOCATE =  SITE "M5" LEVEL 1; 
COMP "vihd<18>" LOCATE =  SITE "P6" LEVEL 1; 
COMP "ao12" LOCATE =  SITE "R2" LEVEL 1; 
COMP "vihd<19>" LOCATE =  SITE "N6" LEVEL 1; 
COMP "ao34" LOCATE =  SITE "R1" LEVEL 1; 
COMP "pclk1560" LOCATE =  SITE "C11" LEVEL 1; 
COMP "ao56" LOCATE =  SITE "T2" LEVEL 1; 
COMP "ao78" LOCATE =  SITE "T1" LEVEL 1; 
COMP "video<10>" LOCATE =  SITE "B7" LEVEL 1; 
COMP "video<11>" LOCATE =  SITE "A8" LEVEL 1; 
COMP "video<12>" LOCATE =  SITE "B8" LEVEL 1; 
COMP "video<13>" LOCATE =  SITE "A9" LEVEL 1; 
COMP "video<14>" LOCATE =  SITE "B9" LEVEL 1; 
COMP "video<15>" LOCATE =  SITE "A10" LEVEL 1; 
COMP "video<16>" LOCATE =  SITE "D7" LEVEL 1; 
COMP "video<17>" LOCATE =  SITE "C7" LEVEL 1; 
COMP "video<18>" LOCATE =  SITE "D8" LEVEL 1; 
COMP "video<19>" LOCATE =  SITE "C8" LEVEL 1; 
COMP "extf" LOCATE =  SITE "M1" LEVEL 1; 
COMP "exth" LOCATE =  SITE "N2" LEVEL 1; 
COMP "vihd<0>" LOCATE =  SITE "W3" LEVEL 1; 
COMP "vihd<1>" LOCATE =  SITE "V4" LEVEL 1; 
COMP "vihd<2>" LOCATE =  SITE "V3" LEVEL 1; 
COMP "vihd<3>" LOCATE =  SITE "U4" LEVEL 1; 
COMP "vihd<4>" LOCATE =  SITE "U3" LEVEL 1; 
COMP "vihd<5>" LOCATE =  SITE "T4" LEVEL 1; 
COMP "vihd<6>" LOCATE =  SITE "T3" LEVEL 1; 
COMP "vihd<7>" LOCATE =  SITE "R4" LEVEL 1; 
COMP "vihd<8>" LOCATE =  SITE "R3" LEVEL 1; 
COMP "vihd<9>" LOCATE =  SITE "P4" LEVEL 1; 
COMP "video<1>" LOCATE =  SITE "A3" LEVEL 1; 
COMP "video<2>" LOCATE =  SITE "B3" LEVEL 1; 
COMP "video<3>" LOCATE =  SITE "A4" LEVEL 1; 
COMP "video<4>" LOCATE =  SITE "B4" LEVEL 1; 
COMP "video<5>" LOCATE =  SITE "A5" LEVEL 1; 
COMP "video<6>" LOCATE =  SITE "B5" LEVEL 1; 
COMP "video<7>" LOCATE =  SITE "A6" LEVEL 1; 
COMP "video<8>" LOCATE =  SITE "B6" LEVEL 1; 
COMP "video<9>" LOCATE =  SITE "A7" LEVEL 1; 
COMP "pclkhd" LOCATE =  SITE "K6" LEVEL 1; 
COMP "operate" LOCATE =  SITE "P2" LEVEL 1; 
COMP "vid_det" LOCATE =  SITE "M2" LEVEL 1; 
COMP "crc_err" LOCATE =  SITE "N1" LEVEL 1; 
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.B_pins<31>"
= NET "pclk1560_BUFGP" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.B"
;
TIMEGRP "D_CLK" = BEL "pin8" BEL "U_ila_pro_0/ila_pro_0/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/9/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/9/i_srlt_ne_0/dly9/SRL16E"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_srlt_eq_1/i_no_tseq/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_srlt_eq_1/i_no_tseq/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/1/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/2/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/3/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/4/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/5/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/6/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/7/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/8/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/9/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/10/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/11/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/12/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/13/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/14/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/15/u_srl1/u_fdr0/u_fdp"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/final_fdr"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/7/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/6/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/5/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/4/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/3/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/2/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/1/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_eq_1/u_scnt/g/0/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/7/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/6/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/5/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/4/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/3/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/2/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/1/u_fdpe"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_srlt_eq_1/u_wcnt/g/0/u_fdpe"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cs1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cs0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cdoneq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_intcap_f/u_capwe0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_intcap_f/u_capwe1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_trig0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_trig1" PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.B_pins<31>"
BEL "pclkhd" ;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.A_pins<31>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.A"
;
TIMEGRP "J_CLK" = BEL "U_icon_pro/icon_pro/u_icon/u_tdi_reg" BEL 
"U_icon_pro/icon_pro/u_icon/u_tdo_reg" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/15/i_eq0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/14/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/13/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/12/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/11/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/10/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/9/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/8/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/7/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/6/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/6/i_eq0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/5/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/4/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/3/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/2/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/1/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/0/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/u_sync" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_tdo" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/8/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/7/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/6/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/5/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/4/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/3/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/2/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/1/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_count/g/0/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_srlt_eq_1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/1/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/2/u_m/u_mu/i_mut_gand/u_match/i_twmod8_ne0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_srlt_eq_1/i_no_tseq/i_nmu_1_to_4/u_tcl/i_nmu_eq3/u_idout/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/31/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/30/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/29/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/28/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/27/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/26/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/25/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/24/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/23/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/22/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/21/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/20/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/19/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/18/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/17/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/16/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/15/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/14/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/13/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/12/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/11/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/10/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/9/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/8/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/7/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/6/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/5/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/4/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/3/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/2/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/1/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_cfg/u_cfg_fds/0/u_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/s0_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/1/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/2/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/3/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/4/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/5/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/6/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/7/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/8/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/9/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/10/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/11/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/12/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/13/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/14/si_cfg/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_trig_simple/u_states/15/si_cfg/i_srl_t1/u_srl16e"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/8/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/7/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/6/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dirty" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_tdo" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/0/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/1/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/2/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/3/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/4/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/5/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/6/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/7/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/8/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/9/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/10/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/11/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/12/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/13/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/14/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/15/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/i_0_to_64k/i_srl/u_selx"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_scnt_cmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_scnt_cmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/i_tw_gte8/f_tw/0/i_no_rpm/i_srlt_eq_1/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns1/i_srl_t1/ug_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns1/i_srl_t1/ug_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns1/i_srl_t1/uf_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns1/i_srl_t1/uf_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns0/i_srl_t1/ug_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns0/i_srl_t1/ug_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns0/i_srl_t1/uf_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_ns0/i_srl_t1/uf_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_scrst/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_scrst/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_wce/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_sce/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_cdone/i_srl_t1/ug_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_cdone/i_srl_t1/ug_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_cdone/i_srl_t1/uf_cfglut5/i_srl_t1/ug_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_capctrl/i_srlt_eq_1/u_cdone/i_srl_t1/uf_cfglut5/i_srl_t1/uf_cfglut4/i_srl_t1/u_srl16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_rdaddr/u_hc/g/0/u_fdre"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt0/u_ram/g_bram/0/u_bram/ram_rt0_s1_s16_if/ram_rt0_s1_s16_i/newSim1128.A_pins<31>"
;
TIMEGRP "U_CLK" = BEL "U_icon_pro/icon_pro/u_icon/u_idata_cmd" ; 
TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "J_CLK" 30 nS  ; 
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS  ; 
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS  ; 
PATH "FROM U_CLK TO D_CLK" = FROM TIMEGRP "U_CLK" TO TIMEGRP "D_CLK" ; 
PATH "FROM U_CLK TO D_CLK"  TIG ;
PATH "FROM J_CLK TO D_CLK" = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" ; 
PATH "FROM J_CLK TO D_CLK"  TIG ;
PATH "FROM D_CLK TO J_CLK" = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" ; 
PATH "FROM D_CLK TO J_CLK"  TIG ;
PIN "U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v/u_bs_pins<5>" = BEL 
"U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v/u_bs" NET 
"U_icon_pro/ishift_out" ;
PIN "U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v/u_bs_pins<5>"  TIG ;
SCHEMATIC END ;
