#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c571b09210 .scope module, "tb_learner" "tb_learner" 2 4;
 .timescale 0 0;
v000001c571bae920_0 .var "walt", 8 0;
v000001c571bae1a0_0 .net "wneu", 8 0, L_000001c571bb0a10;  1 drivers
v000001c571bae420_0 .var "x_in", 0 0;
v000001c571bae9c0_0 .var "x_j", 0 0;
S_000001c571b0baf0 .scope module, "school" "learner" 2 11, 3 1 0, S_000001c571b09210;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "walt";
    .port_info 1 /INPUT 1 "x_j";
    .port_info 2 /INPUT 1 "x_in";
    .port_info 3 /OUTPUT 9 "wneu";
L_000001c571b5efe0 .functor XOR 1, v000001c571bae9c0_0, v000001c571bae420_0, C4<0>, C4<0>;
L_000001c571b5fb40 .functor XOR 1, L_000001c571bae740, L_000001c571b5efe0, C4<0>, C4<0>;
L_000001c571b5f440 .functor XOR 1, L_000001c571bae740, L_000001c571b5efe0, C4<0>, C4<0>;
v000001c571b234f0_0 .net *"_ivl_10", 7 0, L_000001c571bae060;  1 drivers
v000001c571b23710_0 .net *"_ivl_12", 7 0, L_000001c571baed80;  1 drivers
v000001c571b093a0_0 .net *"_ivl_14", 7 0, L_000001c571bae240;  1 drivers
v000001c571b0bc80_0 .net *"_ivl_16", 7 0, L_000001c571bae4c0;  1 drivers
v000001c571b54e00_0 .net *"_ivl_20", 0 0, L_000001c571b5f440;  1 drivers
v000001c571b54ea0_0 .net *"_ivl_22", 0 0, L_000001c571bae2e0;  1 drivers
v000001c571b54f40_0 .net *"_ivl_24", 0 0, L_000001c571bae380;  1 drivers
v000001c571b46840_0 .net *"_ivl_6", 0 0, L_000001c571b5fb40;  1 drivers
v000001c571bae7e0_0 .net *"_ivl_8", 0 0, L_000001c571baeba0;  1 drivers
v000001c571bae600_0 .net "mag_a", 7 0, L_000001c571baea60;  1 drivers
v000001c571baece0_0 .var "mag_b", 7 0;
v000001c571bae100_0 .net "mag_res", 7 0, L_000001c571baeec0;  1 drivers
v000001c571baee20_0 .net "sign_a", 0 0, L_000001c571bae740;  1 drivers
v000001c571bae6a0_0 .net "sign_b", 0 0, L_000001c571b5efe0;  1 drivers
v000001c571baeb00_0 .net "sign_res", 0 0, L_000001c571bb03d0;  1 drivers
v000001c571baef60_0 .net "walt", 8 0, v000001c571bae920_0;  1 drivers
v000001c571baec40_0 .net "wneu", 8 0, L_000001c571bb0a10;  alias, 1 drivers
v000001c571bae880_0 .net "x_in", 0 0, v000001c571bae420_0;  1 drivers
v000001c571bae560_0 .net "x_j", 0 0, v000001c571bae9c0_0;  1 drivers
L_000001c571baea60 .part v000001c571bae920_0, 0, 8;
L_000001c571bae740 .part v000001c571bae920_0, 8, 1;
L_000001c571baeba0 .cmp/gt 8, L_000001c571baea60, v000001c571baece0_0;
L_000001c571bae060 .arith/sub 8, L_000001c571baea60, v000001c571baece0_0;
L_000001c571baed80 .arith/sub 8, v000001c571baece0_0, L_000001c571baea60;
L_000001c571bae240 .functor MUXZ 8, L_000001c571baed80, L_000001c571bae060, L_000001c571baeba0, C4<>;
L_000001c571bae4c0 .arith/sum 8, L_000001c571baea60, v000001c571baece0_0;
L_000001c571baeec0 .functor MUXZ 8, L_000001c571bae4c0, L_000001c571bae240, L_000001c571b5fb40, C4<>;
L_000001c571bae2e0 .cmp/gt 8, L_000001c571baea60, v000001c571baece0_0;
L_000001c571bae380 .functor MUXZ 1, L_000001c571b5efe0, L_000001c571bae740, L_000001c571bae2e0, C4<>;
L_000001c571bb03d0 .functor MUXZ 1, L_000001c571bae740, L_000001c571bae380, L_000001c571b5f440, C4<>;
L_000001c571bb0a10 .concat [ 8 1 0 0], L_000001c571baeec0, L_000001c571bb03d0;
    .scope S_000001c571b0baf0;
T_0 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001c571baece0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001c571b09210;
T_1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae420_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001c571b09210;
T_2 ;
    %vpi_call 2 20 "$monitor", "%b %d %b %b | %b %d", &PV<v000001c571bae920_0, 8, 1>, &PV<v000001c571bae920_0, 0, 8>, v000001c571bae9c0_0, v000001c571bae420_0, &PV<v000001c571bae1a0_0, 8, 1>, &PV<v000001c571bae1a0_0, 0, 8> {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c571b09210;
T_3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 259, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 259, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 259, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 259, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 264, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 264, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 264, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 264, 0, 9;
    %store/vec4 v000001c571bae920_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c571bae9c0_0, 0, 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_learner.v";
    "./../VerilogCode/learner.v";
