Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 14 14:03:27 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: timestone/pulse_100KHz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: timestone/pulse_1Hz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: timestone/pulse_500Hz_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: timestone/pulse_5MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 332 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.633        0.000                      0                  126        0.067        0.000                      0                  126        0.000        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 50.000}       100.000         10.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.633        0.000                      0                  126        0.533        0.000                      0                  126       13.360        0.000                       0                    76  
  clkfbout_clk_wiz_0                                                                                                                                                      0.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.640        0.000                      0                  126        0.533        0.000                      0                  126       13.360        0.000                       0                    76  
  clkfbout_clk_wiz_0_1                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.633        0.000                      0                  126        0.067        0.000                      0                  126  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.633        0.000                      0                  126        0.067        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.633ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.466   198.604    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.524   198.080    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.080    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.633    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDSE (Setup_fdse_C_S)       -0.429   198.197    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.828ns (13.341%)  route 5.378ns (86.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.441     5.299    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.358ns (57.340%)  route 0.266ns (42.660%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=3, routed)           0.120    -0.337    timestone/divider_count_100Hz[6]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.292 r  timestone/divider_count_100Hz0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.292    timestone/divider_count_100Hz0_carry__0_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.227 r  timestone/divider_count_100Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.146    -0.081    timestone/divider_count_100Hz0_carry__0_n_6
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.107     0.026 r  timestone/divider_count_100Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.026    timestone/divider_count_100Hz[6]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091    -0.507    timestone/divider_count_100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.360ns (55.051%)  route 0.294ns (44.949%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.154    -0.303    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.258 r  timestone/divider_count_100Hz0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.258    timestone/divider_count_100Hz0_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.192 r  timestone/divider_count_100Hz0_carry/O[2]
                         net (fo=1, routed)           0.140    -0.052    timestone/divider_count_100Hz0_carry_n_5
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.108     0.056 r  timestone/divider_count_100Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.056    timestone/divider_count_100Hz_0[3]
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y94         FDPE (Hold_fdpe_C_D)         0.092    -0.506    timestone/divider_count_100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.249ns (36.556%)  route 0.432ns (63.444%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[24]/Q
                         net (fo=4, routed)           0.432    -0.025    timestone/divider_count_500Hz[24]
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  timestone/divider_count_500Hz0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     0.020    timestone/divider_count_500Hz0_carry__4_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  timestone/divider_count_500Hz0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.083    timestone/data0[24]
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_500Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.562%)  route 0.498ns (70.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.498     0.064    timestone/pulse_500Hz
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.109 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.109    timestone/pulse_500Hz_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121    -0.477    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.391%)  route 0.298ns (41.609%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  timestone/divider_count_100Hz_reg[10]/Q
                         net (fo=3, routed)           0.139    -0.297    timestone/divider_count_100Hz[10]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.151 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.159     0.009    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.108     0.117 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.117    timestone/divider_count_100Hz[11]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091    -0.470    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.333%)  route 0.524ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.524     0.088    timestone/divider_count_500Hz[0]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.043     0.131 r  timestone/divider_count_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.131    timestone/data0__0[0]
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.133    -0.466    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.251ns (35.547%)  route 0.455ns (64.453%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563    -0.601    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           0.455    -0.005    timestone/divider_count_1Hz[2]
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.040 r  timestone/divider_count_1Hz0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.040    timestone/divider_count_1Hz0_carry_i_3_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.105 r  timestone/divider_count_1Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     0.105    timestone/divider_count_1Hz0_carry_n_6
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833    -0.840    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.496    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.428ns (58.957%)  route 0.298ns (41.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.319    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.202 r  timestone/divider_count_100Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.202    timestone/divider_count_100Hz0_carry_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.137 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.159     0.023    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.105     0.128 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    timestone/divider_count_100Hz[7]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.107    -0.475    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[13]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[13]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__2_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__2_n_7
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDSE (Hold_fdse_C_D)         0.105    -0.495    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[17]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[17]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__3_i_4_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__3_n_7
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDSE (Hold_fdse_C_D)         0.105    -0.495    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y94     timestone/divider_count_100Hz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y94     timestone/divider_count_100Hz_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_500Hz_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.460   198.611    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.524   198.087    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.087    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.460   198.633    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.204    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.460   198.633    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.204    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.460   198.633    
    SLICE_X51Y93         FDSE (Setup_fdse_C_S)       -0.429   198.204    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.460   198.633    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.204    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.460   198.608    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.179    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.179    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.460   198.608    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.179    timestone/divider_count_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.179    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.460   198.608    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.179    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.179    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.460   198.608    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.179    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.179    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.880ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.828ns (13.341%)  route 5.378ns (86.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.441     5.299    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.460   198.608    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   198.179    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.179    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                192.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.358ns (57.340%)  route 0.266ns (42.660%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=3, routed)           0.120    -0.337    timestone/divider_count_100Hz[6]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.292 r  timestone/divider_count_100Hz0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.292    timestone/divider_count_100Hz0_carry__0_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.227 r  timestone/divider_count_100Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.146    -0.081    timestone/divider_count_100Hz0_carry__0_n_6
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.107     0.026 r  timestone/divider_count_100Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.026    timestone/divider_count_100Hz[6]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091    -0.507    timestone/divider_count_100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.360ns (55.051%)  route 0.294ns (44.949%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.154    -0.303    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.258 r  timestone/divider_count_100Hz0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.258    timestone/divider_count_100Hz0_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.192 r  timestone/divider_count_100Hz0_carry/O[2]
                         net (fo=1, routed)           0.140    -0.052    timestone/divider_count_100Hz0_carry_n_5
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.108     0.056 r  timestone/divider_count_100Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.056    timestone/divider_count_100Hz_0[3]
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y94         FDPE (Hold_fdpe_C_D)         0.092    -0.506    timestone/divider_count_100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.249ns (36.556%)  route 0.432ns (63.444%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[24]/Q
                         net (fo=4, routed)           0.432    -0.025    timestone/divider_count_500Hz[24]
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  timestone/divider_count_500Hz0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     0.020    timestone/divider_count_500Hz0_carry__4_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  timestone/divider_count_500Hz0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.083    timestone/data0[24]
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_500Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.562%)  route 0.498ns (70.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.498     0.064    timestone/pulse_500Hz
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.109 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.109    timestone/pulse_500Hz_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121    -0.477    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.391%)  route 0.298ns (41.609%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  timestone/divider_count_100Hz_reg[10]/Q
                         net (fo=3, routed)           0.139    -0.297    timestone/divider_count_100Hz[10]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.151 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.159     0.009    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.108     0.117 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.117    timestone/divider_count_100Hz[11]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091    -0.470    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.333%)  route 0.524ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.524     0.088    timestone/divider_count_500Hz[0]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.043     0.131 r  timestone/divider_count_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.131    timestone/data0__0[0]
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.133    -0.466    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.251ns (35.547%)  route 0.455ns (64.453%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563    -0.601    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           0.455    -0.005    timestone/divider_count_1Hz[2]
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.040 r  timestone/divider_count_1Hz0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.040    timestone/divider_count_1Hz0_carry_i_3_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.105 r  timestone/divider_count_1Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     0.105    timestone/divider_count_1Hz0_carry_n_6
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833    -0.840    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.496    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.428ns (58.957%)  route 0.298ns (41.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.319    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.202 r  timestone/divider_count_100Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.202    timestone/divider_count_100Hz0_carry_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.137 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.159     0.023    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.105     0.128 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    timestone/divider_count_100Hz[7]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.107    -0.475    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[13]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[13]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__2_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__2_n_7
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDSE (Hold_fdse_C_D)         0.105    -0.495    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[17]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[17]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__3_i_4_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__3_n_7
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDSE (Hold_fdse_C_D)         0.105    -0.495    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y94     timestone/divider_count_100Hz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y94     timestone/divider_count_100Hz_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y91     timestone/divider_count_1Hz_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     timestone/divider_count_1Hz_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_500Hz_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X48Y94     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.633ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.466   198.604    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.524   198.080    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.080    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.633    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDSE (Setup_fdse_C_S)       -0.429   198.197    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.828ns (13.341%)  route 5.378ns (86.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.441     5.299    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.358ns (57.340%)  route 0.266ns (42.660%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=3, routed)           0.120    -0.337    timestone/divider_count_100Hz[6]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.292 r  timestone/divider_count_100Hz0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.292    timestone/divider_count_100Hz0_carry__0_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.227 r  timestone/divider_count_100Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.146    -0.081    timestone/divider_count_100Hz0_carry__0_n_6
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.107     0.026 r  timestone/divider_count_100Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.026    timestone/divider_count_100Hz[6]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091    -0.041    timestone/divider_count_100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.360ns (55.051%)  route 0.294ns (44.949%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.154    -0.303    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.258 r  timestone/divider_count_100Hz0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.258    timestone/divider_count_100Hz0_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.192 r  timestone/divider_count_100Hz0_carry/O[2]
                         net (fo=1, routed)           0.140    -0.052    timestone/divider_count_100Hz0_carry_n_5
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.108     0.056 r  timestone/divider_count_100Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.056    timestone/divider_count_100Hz_0[3]
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y94         FDPE (Hold_fdpe_C_D)         0.092    -0.040    timestone/divider_count_100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.249ns (36.556%)  route 0.432ns (63.444%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[24]/Q
                         net (fo=4, routed)           0.432    -0.025    timestone/divider_count_500Hz[24]
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  timestone/divider_count_500Hz0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     0.020    timestone/divider_count_500Hz0_carry__4_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  timestone/divider_count_500Hz0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.083    timestone/data0[24]
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.027    timestone/divider_count_500Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.562%)  route 0.498ns (70.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.498     0.064    timestone/pulse_500Hz
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.109 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.109    timestone/pulse_500Hz_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121    -0.011    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.391%)  route 0.298ns (41.609%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  timestone/divider_count_100Hz_reg[10]/Q
                         net (fo=3, routed)           0.139    -0.297    timestone/divider_count_100Hz[10]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.151 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.159     0.009    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.108     0.117 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.117    timestone/divider_count_100Hz[11]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.466    -0.095    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091    -0.004    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.333%)  route 0.524ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.524     0.088    timestone/divider_count_500Hz[0]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.043     0.131 r  timestone/divider_count_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.131    timestone/data0__0[0]
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.133    -0.000    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.251ns (35.547%)  route 0.455ns (64.453%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563    -0.601    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           0.455    -0.005    timestone/divider_count_1Hz[2]
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.040 r  timestone/divider_count_1Hz0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.040    timestone/divider_count_1Hz0_carry_i_3_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.105 r  timestone/divider_count_1Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     0.105    timestone/divider_count_1Hz0_carry_n_6
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833    -0.840    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.466    -0.135    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.030    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.428ns (58.957%)  route 0.298ns (41.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.319    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.202 r  timestone/divider_count_100Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.202    timestone/divider_count_100Hz0_carry_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.137 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.159     0.023    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.105     0.128 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    timestone/divider_count_100Hz[7]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.107    -0.009    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[13]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[13]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__2_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__2_n_7
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.466    -0.134    
    SLICE_X52Y94         FDSE (Hold_fdse_C_D)         0.105    -0.029    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[17]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[17]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__3_i_4_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__3_n_7
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.466    -0.134    
    SLICE_X52Y95         FDSE (Hold_fdse_C_D)         0.105    -0.029    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.633ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.466   198.604    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.524   198.080    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.080    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.633    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDSE (Setup_fdse_C_S)       -0.429   198.197    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.750ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.828ns (13.030%)  route 5.527ns (86.970%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.589     5.447    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.466   198.626    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   198.197    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.197    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                192.750    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_500Hz_reg[6]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.825ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.828ns (13.237%)  route 5.427ns (86.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.490     5.348    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y94         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y94         FDSE (Setup_fdse_C_S)       -0.429   198.172    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                192.825    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.828ns (13.341%)  route 5.378ns (86.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y93         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.456    -0.452 f  timestone/divider_count_500Hz_reg[3]/Q
                         net (fo=3, routed)           1.902     1.450    timestone/divider_count_500Hz[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I1_O)        0.124     1.574 f  timestone/divider_count_500Hz[25]_i_7/O
                         net (fo=1, routed)           0.663     2.237    timestone/divider_count_500Hz[25]_i_7_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     2.361 f  timestone/divider_count_500Hz[25]_i_4/O
                         net (fo=2, routed)           1.373     3.734    timestone/divider_count_500Hz[25]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     3.858 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.441     5.299    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.067    
                         clock uncertainty           -0.466   198.601    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   198.172    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.172    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.358ns (57.340%)  route 0.266ns (42.660%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=3, routed)           0.120    -0.337    timestone/divider_count_100Hz[6]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.292 r  timestone/divider_count_100Hz0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.292    timestone/divider_count_100Hz0_carry__0_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.227 r  timestone/divider_count_100Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.146    -0.081    timestone/divider_count_100Hz0_carry__0_n_6
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.107     0.026 r  timestone/divider_count_100Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.026    timestone/divider_count_100Hz[6]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091    -0.041    timestone/divider_count_100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.360ns (55.051%)  route 0.294ns (44.949%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.154    -0.303    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.258 r  timestone/divider_count_100Hz0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.258    timestone/divider_count_100Hz0_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.192 r  timestone/divider_count_100Hz0_carry/O[2]
                         net (fo=1, routed)           0.140    -0.052    timestone/divider_count_100Hz0_carry_n_5
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.108     0.056 r  timestone/divider_count_100Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.056    timestone/divider_count_100Hz_0[3]
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y94         FDPE (Hold_fdpe_C_D)         0.092    -0.040    timestone/divider_count_100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.249ns (36.556%)  route 0.432ns (63.444%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[24]/Q
                         net (fo=4, routed)           0.432    -0.025    timestone/divider_count_500Hz[24]
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  timestone/divider_count_500Hz0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     0.020    timestone/divider_count_500Hz0_carry__4_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  timestone/divider_count_500Hz0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.083    timestone/data0[24]
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_500Hz_reg[24]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.027    timestone/divider_count_500Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.562%)  route 0.498ns (70.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.498     0.064    timestone/pulse_500Hz
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.109 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.109    timestone/pulse_500Hz_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X50Y98         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121    -0.011    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.391%)  route 0.298ns (41.609%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  timestone/divider_count_100Hz_reg[10]/Q
                         net (fo=3, routed)           0.139    -0.297    timestone/divider_count_100Hz[10]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.151 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.159     0.009    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.108     0.117 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.117    timestone/divider_count_100Hz[11]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y96         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.466    -0.095    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091    -0.004    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.333%)  route 0.524ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.524     0.088    timestone/divider_count_500Hz[0]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.043     0.131 r  timestone/divider_count_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.131    timestone/data0__0[0]
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.133    -0.000    timestone/divider_count_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.251ns (35.547%)  route 0.455ns (64.453%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563    -0.601    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           0.455    -0.005    timestone/divider_count_1Hz[2]
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.040 r  timestone/divider_count_1Hz0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.040    timestone/divider_count_1Hz0_carry_i_3_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.105 r  timestone/divider_count_1Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     0.105    timestone/divider_count_1Hz0_carry_n_6
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833    -0.840    timestone/clk_5MHz
    SLICE_X52Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.466    -0.135    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.030    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.428ns (58.957%)  route 0.298ns (41.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.319    timestone/divider_count_100Hz[3]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.202 r  timestone/divider_count_100Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.202    timestone/divider_count_100Hz0_carry_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.137 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.159     0.023    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.105     0.128 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    timestone/divider_count_100Hz[7]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.107    -0.009    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[13]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[13]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__2_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__2_n_7
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y94         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.466    -0.134    
    SLICE_X52Y94         FDSE (Hold_fdse_C_D)         0.105    -0.029    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.860%)  route 0.458ns (64.140%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.459 f  timestone/divider_count_1Hz_reg[17]/Q
                         net (fo=3, routed)           0.458    -0.001    timestone/divider_count_1Hz[17]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.044 r  timestone/divider_count_1Hz0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.044    timestone/divider_count_1Hz0_carry__3_i_4_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.114 r  timestone/divider_count_1Hz0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.114    timestone/divider_count_1Hz0_carry__3_n_7
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=74, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X52Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.466    -0.134    
    SLICE_X52Y95         FDSE (Hold_fdse_C_D)         0.105    -0.029    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    





