# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
TX_CLK(R)->TX_CLK(R)	0.747    0.059/*         0.052/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.059/*         0.052/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.065/*         0.053/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.066/*         0.053/*         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.086/*         0.065/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.791    0.088/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.097/*         0.052/*         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.804    0.097/*         0.052/*         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.097/*         0.052/*         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.102/*         0.064/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.796    0.103/*         0.061/*         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.786    0.103/*         0.067/*         U3_FIFO/U4/\raddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.103/*         0.059/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.794    0.104/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.104/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.104/*         0.059/*         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.104/*         0.060/*         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.104/*         0.059/*         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.104/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.105/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.105/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.795    0.106/*         0.062/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.746    0.107/*         0.059/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.109/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.109/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.110/*         0.060/*         U4_PLSE_GEN1/pulse_flop_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.741    0.112/*         0.059/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.112/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.745    0.113/*         0.059/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.744    0.113/*         0.056/*         U3_FIFO/U4/\raddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.113/*         0.065/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.748    0.115/*         0.056/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.115/*         0.060/*         U12_ALU/\ALU_OUT_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.795    0.115/*         0.061/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.116/*         0.060/*         U12_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.116/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.116/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.116/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.117/*         0.060/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.740    0.117/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.117/*         0.060/*         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.118/*         0.061/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.118/*         0.061/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.118/*         0.061/*         U12_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.119/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.119/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.119/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.119/*         0.061/*         U12_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.119/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.120/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.120/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.796    0.121/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.121/*         0.061/*         U12_ALU/\ALU_OUT_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.121/*         0.061/*         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.121/*         0.061/*         U12_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.121/*         0.061/*         U12_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.121/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.122/*         0.061/*         U12_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.122/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.797    0.122/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.122/*         0.061/*         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.122/*         0.061/*         U12_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.796    0.122/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.123/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.123/*         0.061/*         U12_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.124/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.792    0.124/*         0.061/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.124/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.125/*         0.061/*         U12_ALU/\ALU_OUT_reg[10] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.125/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.125/*         0.061/*         U12_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.125/*         0.062/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.796    0.125/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.744    0.126/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.126/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.126/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.126/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.127/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.795    0.127/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.127/*         0.061/*         U12_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.127/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.127/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.753    0.127/*         0.051/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.127/*         0.066/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.796    0.127/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.128/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.128/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.128/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.128/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.754    0.128/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.128/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.129/*         0.061/*         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.129/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.129/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.752    0.129/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.130/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.130/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.130/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.130/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.130/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.130/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.131/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.131/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.131/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.131/*         0.061/*         U12_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.131/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.791    0.131/*         0.066/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.131/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.131/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.132/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.132/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.132/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.132/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.132/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.132/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.132/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.132/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.132/*         0.062/*         U12_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.132/*         0.062/*         U12_ALU/\ALU_OUT_reg[9] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.133/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.133/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.133/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.133/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.133/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.133/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.134/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.134/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.134/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.134/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.135/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.135/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.135/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.135/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.135/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.135/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.135/*         0.051/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
TX_CLK(R)->TX_CLK(R)	0.752    0.135/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.135/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.135/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.136/*         0.051/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.136/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.137/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.753    0.137/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.137/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.137/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.137/*         0.062/*         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.138/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.138/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.138/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.138/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.139/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.139/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.139/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.752    0.139/*         0.053/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.140/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.140/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.140/*         0.062/*         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.141/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.718    */0.142         */0.087         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.142/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.142/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.143/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.143/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.143/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.143/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.144/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.145/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.145/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.748    0.146/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.146/*         0.063/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.147/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.147/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.148/*         0.063/*         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.149/*         0.063/*         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.150/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.708    */0.151         */0.096         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.152/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.153/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.153/*         0.063/*         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.154/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.154/*         0.065/*         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.155/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.155/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.156/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.157/*         0.063/*         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.158/*         0.064/*         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.792    0.159/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.792    0.159/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.161/*         0.064/*         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.794    0.162/*         0.062/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.745    0.162/*         0.055/*         U3_FIFO/U4/\raddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.163/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.163/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.164/*         0.052/*         U12_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.164/*         0.062/*         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.165/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.166/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.166/*         0.060/*         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.166/*         0.070/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.791    0.167/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.749    0.168/*         0.056/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.170/*         0.065/*         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.170/*         0.052/*         U12_ALU/\ALU_OUT_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.170/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.171/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.171/*         0.052/*         U12_ALU/\ALU_OUT_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.172/*         0.052/*         U12_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.172/*         0.064/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.172/*         0.065/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.791    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.794    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.794    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.173/*         0.065/*         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.173/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.794    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.173/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.174/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.174/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.174/*         0.053/*         U12_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.175/*         0.065/*         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
@(R)->UART_CLK(R)	0.760    0.175/*         0.073/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.175/*         0.052/*         U12_ALU/\ALU_OUT_reg[0] /D    1
@(R)->UART_CLK(R)	0.760    0.175/*         0.073/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.787    0.175/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.176/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.792    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.177/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.177/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.177/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.177/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.177/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.177/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.177/*         0.065/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.178/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.178/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.178/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.179/*         0.053/*         U12_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.745    0.179/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.180/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.180/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.744    0.180/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.181/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.181/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.181/*         0.070/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.793    0.181/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.181/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.181/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.181/*         0.066/*         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.182/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.182/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.712    */0.182         */0.089         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.182/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.182/*         0.053/*         U12_ALU/\ALU_OUT_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.182/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.182/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.182/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.183/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.183/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.183/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.183/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.738    0.183/*         0.062/*         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.183/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.183/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.749    0.183/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.183/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.183/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.183/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.183/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.184/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.184/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.745    0.184/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.184/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.184/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.184/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.184/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.184/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.184/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.184/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.185/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.185/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.185/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.185/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.185/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.185/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.185/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.186/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.745    0.186/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.795    0.186/*         0.058/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.186/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.186/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.186/*         0.066/*         U3_FIFO/U3/\waddr_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.750    0.187/*         0.055/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.187/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.187/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.187/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.188/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.188/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.188/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.188/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.188/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.188/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.190/*         0.053/*         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.190/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.190/*         0.054/*         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.190/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.190/*         0.054/*         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.190/*         0.053/*         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.190/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.191/*         0.064/*         U3_FIFO/U4/\raddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.191/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.192/*         0.052/*         U12_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.192/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.192/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.193/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.193/*         0.053/*         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.686    */0.193         */0.113         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.193/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.194/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.194/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.194/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.194/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.790    0.195/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.791    0.195/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.746    0.195/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.195/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.195/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.749    0.195/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.744    0.196/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.196/*         0.054/*         U10_SYS_CTRL/frame_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.196/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.747    0.196/*         0.053/*         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.196/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.196/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.197/*         0.064/*         U3_FIFO/U4/\raddr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.197/*         0.051/*         U12_ALU/\ALU_OUT_reg[10] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.197/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.197/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.197/*         0.066/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.197/*         0.052/*         U12_ALU/\ALU_OUT_reg[9] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.197/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.760    0.198/*         0.077/*         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.198/*         0.052/*         U3_FIFO/U3/\waddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.791    0.199/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.199/*         0.051/*         U12_ALU/\ALU_OUT_reg[11] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.199/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.199/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.200/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.200/*         0.053/*         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.200/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.201/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.202/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.743    */0.202         */0.112         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.203/*         0.052/*         U12_ALU/\ALU_OUT_reg[13] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.203/*         0.066/*         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.204/*         0.052/*         U12_ALU/\ALU_OUT_reg[12] /D    1
RX_CLK(R)->RX_CLK(R)	0.744    0.204/*         0.057/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.205/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.745    */0.205         */0.113         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.205/*         0.053/*         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.205/*         0.054/*         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.792    0.207/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.807    0.207/*         0.050/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.207/*         0.060/*         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.207/*         0.053/*         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.717    */0.208         */0.087         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.208/*         0.053/*         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.210/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.210/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.211/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.739    0.211/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.211/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.212/*         0.052/*         U12_ALU/\ALU_OUT_reg[14] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.213/*         0.051/*         U12_ALU/\ALU_OUT_reg[15] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.214/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.215/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.215/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.216/*         0.073/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.216/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.217/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.217/*         0.054/*         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.219/*         0.055/*         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.219/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.219/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.219/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.219/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.220/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.220/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
@(R)->DFTCLK(R)	0.768    0.220/*         0.073/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
@(R)->DFTCLK(R)	0.768    0.220/*         0.073/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.789    0.220/*         0.056/*         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.221/*         0.061/*         U3_FIFO/U3/\waddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.222/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.741    0.222/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.745    0.226/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.226/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.227/*         0.061/*         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.227/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.228/*         0.062/*         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.792    0.228/*         0.061/*         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.228/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.228/*         0.053/*         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.229/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.786    0.230/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.230/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.230/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.799    0.231/*         0.054/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.231/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.232/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.232/*         0.049/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.773    0.235/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.748    0.236/*         0.052/*         U3_FIFO/U4/\raddr_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.748    0.236/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.799    0.237/*         0.054/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.237/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.238/*         0.054/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.240/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.240/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.241/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.242/*         0.063/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.244/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.245/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.245/*         0.052/*         U10_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.246/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.246/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.744    */0.246         */0.111         U8_CLK_DIV_RX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.247/*         0.062/*         U10_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.250/*         0.047/*         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.250/*         0.054/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.251/*         0.054/*         U10_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.252/*         0.066/*         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.252/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.255/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.258/*         0.054/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.800    0.260/*         0.053/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.261/*         0.053/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.262/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.263/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.266/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.267/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.272/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.740    */0.273         */0.115         U6_CLK_DIV_TX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.274/*         0.052/*         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.802    0.276/*         0.054/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.780    0.279/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.279/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.788    0.281/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.282/*         0.061/*         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.282/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.282/*         0.065/*         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.748    */0.283         */0.088         U10_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.743    */0.283         */0.112         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.284/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.762    0.284/*         0.076/*         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.742    0.284/*         0.058/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.286/*         0.054/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.287/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.290/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.702    */0.291         */0.097         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.293/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    */0.294         */0.088         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.294/*         0.052/*         U3_FIFO/U3/\waddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.297/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.298/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.298/*         0.071/*         U8_CLK_DIV_RX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.298/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.298/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.801    0.302/*         0.054/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.802    0.302/*         0.055/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.763    0.302/*         0.075/*         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.798    0.303/*         0.057/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    */0.303         */0.088         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.307/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.746    */0.311         */0.092         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.311/*         0.054/*         U10_SYS_CTRL/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.311/*         0.068/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.312/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    */0.314         */0.088         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.314/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.789    0.318/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
UART_CLK(R)->UART_CLK(R)	0.759    0.319/*         0.071/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
@(R)->DFTCLK(R)	0.898    0.319/*         -0.058/*        U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	0.785    0.323/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.799    0.324/*         0.057/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.181    0.325/*         0.065/*         U6_CLK_DIV_TX/output_clk_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.159    0.327/*         0.065/*         U8_CLK_DIV_RX/output_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.327/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.331/*         0.070/*         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.336/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.746    0.336/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.337/*         0.059/*         U2_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.340/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.784    0.348/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.741    0.349/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.783    0.350/*         0.072/*         U6_CLK_DIV_TX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.352/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.353/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.712    */0.358         */0.087         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.715    */0.365         */0.135         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.742    0.366/*         0.057/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.792    */0.375         */0.046         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.742    0.377/*         0.057/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.800    0.382/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.383/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
@(R)->DFTCLK(R)	0.908    0.384/*         -0.051/*        U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	0.701    */0.396         */0.149         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.799    0.401/*         0.059/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.801    0.417/*         0.036/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
@(R)->DFTCLK(R)	0.785    0.422/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
@(R)->DFTCLK(R)	0.785    0.422/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
@(R)->DFTCLK(R)	0.780    0.426/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
@(R)->DFTCLK(R)	0.781    0.426/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
@(R)->DFTCLK(R)	0.780    0.430/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
DFTCLK(R)->DFTCLK(R)	0.766    0.433/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
@(R)->DFTCLK(R)	0.780    0.436/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
@(R)->DFTCLK(R)	0.785    0.436/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
@(R)->DFTCLK(R)	0.780    0.437/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
@(R)->DFTCLK(R)	0.785    0.439/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
@(R)->DFTCLK(R)	0.785    0.439/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
@(R)->DFTCLK(R)	0.780    0.440/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
@(R)->DFTCLK(R)	0.785    0.440/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
@(R)->DFTCLK(R)	0.826    0.445/*         0.029/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	0.783    0.447/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.783    0.447/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
@(R)->DFTCLK(R)	0.783    0.448/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
@(R)->DFTCLK(R)	0.826    0.448/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.826    0.448/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.780    0.450/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
@(R)->DFTCLK(R)	0.826    0.451/*         0.028/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.826    0.452/*         0.028/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.826    0.453/*         0.028/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	0.781    0.457/*         0.059/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
@(R)->DFTCLK(R)	0.793    0.460/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
@(R)->DFTCLK(R)	0.793    0.460/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	0.793    0.460/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	0.774    0.460/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
@(R)->DFTCLK(R)	0.793    0.460/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	0.793    0.462/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.793    0.468/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	0.789    0.469/*         0.056/*         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
@(R)->DFTCLK(R)	0.793    0.470/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.793    0.473/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.777    0.474/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.777    0.476/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.790    0.477/*         0.063/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	0.776    0.477/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.790    0.478/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.790    0.478/*         0.063/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	0.790    0.478/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.267    */0.478         */-0.044        U13_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->DFTCLK(R)	0.787    0.479/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.782    0.480/*         0.059/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
@(R)->DFTCLK(R)	0.787    0.480/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	0.777    0.480/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.782    0.481/*         0.059/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
@(R)->DFTCLK(R)	0.790    0.481/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.782    0.481/*         0.059/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
@(R)->DFTCLK(R)	0.790    0.482/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.782    0.482/*         0.059/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.766    0.482/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
@(R)->DFTCLK(R)	0.782    0.482/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	0.790    0.482/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.777    0.482/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.790    0.483/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.782    0.483/*         0.059/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.782    0.483/*         0.059/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.781    0.484/*         0.059/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.789    0.484/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.783    0.484/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.777    0.485/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.790    0.485/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.790    0.485/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.778    0.485/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.790    0.485/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.790    0.485/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.790    0.485/*         0.063/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	0.778    0.486/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	0.790    0.486/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.778    0.486/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	0.778    0.488/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	0.778    0.488/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.778    0.489/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.778    0.489/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	0.777    0.489/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.777    0.490/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.777    0.490/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.782    0.493/*         0.071/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
@(R)->DFTCLK(R)	0.782    0.493/*         0.071/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	0.795    0.496/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
@(R)->DFTCLK(R)	0.795    0.496/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
@(R)->DFTCLK(R)	0.795    0.497/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	0.795    0.497/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	0.795    0.498/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	0.795    0.498/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	0.795    0.498/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
@(R)->DFTCLK(R)	0.789    0.504/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	0.789    0.504/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	0.789    0.504/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	0.789    0.505/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	0.789    0.505/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	0.787    0.505/*         0.070/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
@(R)->DFTCLK(R)	0.789    0.505/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	0.788    0.506/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	0.788    0.506/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	0.765    0.523/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
REF_CLK(R)->ALU_CLK(R)	0.318    */0.556         */0.089         U12_ALU/OUT_VALID_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.185    0.724/*         0.063/*         U8_CLK_DIV_RX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.179    0.768/*         0.067/*         U6_CLK_DIV_TX/output_clk_reg/SI    1
@(R)->DFTCLK(R)	0.828    0.850/*         0.021/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->DFTCLK(R)	0.797    0.854/*         0.060/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.797    0.863/*         0.060/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.789    0.869/*         0.068/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.798    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	0.798    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	0.798    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	0.797    0.871/*         0.060/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	0.797    0.872/*         0.060/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	0.789    0.872/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	0.789    0.878/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.789    0.878/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.789    0.880/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.791    0.880/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	0.787    0.880/*         0.064/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	0.790    0.881/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	0.791    0.882/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.788    0.883/*         0.064/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	0.790    0.884/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.784    0.885/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	0.784    0.887/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	0.790    0.889/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	0.790    0.889/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	0.790    0.889/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	0.783    0.889/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	0.783    0.891/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.782    0.893/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	0.786    0.893/*         0.064/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	0.782    0.893/*         0.068/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->DFTCLK(R)	0.783    0.895/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	0.783    0.896/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	0.782    0.897/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	0.912    0.953/*         -0.075/*        U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.910    0.956/*         -0.075/*        U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.895    0.960/*         -0.057/*        U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
@(R)->DFTCLK(R)	0.890    0.976/*         -0.054/*        U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
@(R)->DFTCLK(R)	0.226    1.045/*         0.021/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	0.782    1.049/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
@(R)->DFTCLK(R)	0.775    1.049/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	0.228    1.051/*         0.020/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	0.776    1.052/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	0.782    1.055/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
@(R)->DFTCLK(R)	0.776    1.056/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	0.802    1.056/*         0.035/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
@(R)->DFTCLK(R)	0.782    1.056/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
@(R)->DFTCLK(R)	0.783    1.057/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
@(R)->DFTCLK(R)	0.782    1.058/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
@(R)->DFTCLK(R)	0.782    1.058/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
@(R)->DFTCLK(R)	0.782    1.059/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
@(R)->DFTCLK(R)	0.782    1.059/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
@(R)->DFTCLK(R)	0.780    1.060/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.780    1.061/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.803    1.061/*         0.035/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.780    1.061/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.783    1.061/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
@(R)->DFTCLK(R)	0.780    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
@(R)->DFTCLK(R)	0.782    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
@(R)->DFTCLK(R)	0.780    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.782    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
@(R)->DFTCLK(R)	0.779    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
@(R)->DFTCLK(R)	0.779    1.062/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
@(R)->DFTCLK(R)	0.779    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
@(R)->DFTCLK(R)	0.779    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
@(R)->DFTCLK(R)	0.779    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
@(R)->DFTCLK(R)	0.779    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
@(R)->DFTCLK(R)	0.780    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
@(R)->DFTCLK(R)	0.783    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
@(R)->DFTCLK(R)	0.778    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
@(R)->DFTCLK(R)	0.778    1.063/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
@(R)->DFTCLK(R)	0.803    1.063/*         0.035/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
@(R)->DFTCLK(R)	0.779    1.064/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.802    1.064/*         0.035/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.778    1.064/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
@(R)->DFTCLK(R)	0.779    1.064/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.802    1.064/*         0.035/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.780    1.065/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
@(R)->DFTCLK(R)	0.779    1.065/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
@(R)->DFTCLK(R)	0.783    1.065/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
@(R)->DFTCLK(R)	0.779    1.065/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
@(R)->DFTCLK(R)	0.779    1.065/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
@(R)->DFTCLK(R)	0.779    1.066/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
@(R)->DFTCLK(R)	0.779    1.066/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.783    1.067/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
@(R)->DFTCLK(R)	0.783    1.067/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
@(R)->DFTCLK(R)	0.778    1.069/*         0.061/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
@(R)->DFTCLK(R)	0.777    1.069/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
@(R)->DFTCLK(R)	0.783    1.069/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
@(R)->DFTCLK(R)	0.777    1.069/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	0.783    1.069/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
@(R)->DFTCLK(R)	0.776    1.070/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	0.783    1.070/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
@(R)->DFTCLK(R)	0.779    1.071/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
@(R)->DFTCLK(R)	0.775    1.071/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	0.780    1.072/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
@(R)->DFTCLK(R)	0.780    1.072/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.774    1.072/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	0.780    1.073/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.772    1.075/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.771    1.076/*         0.061/*         U10_SYS_CTRL/frame_flag_reg/RN    1
@(R)->DFTCLK(R)	0.770    1.077/*         0.061/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	0.781    1.079/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.780    1.079/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.781    1.079/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.780    1.079/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.780    1.084/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.782    1.087/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
@(R)->DFTCLK(R)	0.782    1.087/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.780    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.780    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.780    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.782    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.782    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
@(R)->DFTCLK(R)	0.782    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
@(R)->DFTCLK(R)	0.781    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
@(R)->DFTCLK(R)	0.780    1.088/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.780    1.089/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
@(R)->DFTCLK(R)	0.777    1.089/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.779    1.090/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.779    1.090/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
@(R)->DFTCLK(R)	0.776    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.784    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.784    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
@(R)->DFTCLK(R)	0.780    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.778    1.091/*         0.059/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
@(R)->DFTCLK(R)	0.784    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
@(R)->DFTCLK(R)	0.784    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
@(R)->DFTCLK(R)	0.784    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
@(R)->DFTCLK(R)	0.776    1.092/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.783    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.776    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
@(R)->DFTCLK(R)	0.774    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.783    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
@(R)->DFTCLK(R)	0.778    1.093/*         0.059/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	0.782    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.785    1.093/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.785    1.093/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.782    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.781    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.781    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.785    1.094/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.782    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.784    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
@(R)->DFTCLK(R)	0.772    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.784    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.783    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.784    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.781    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.783    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.784    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
@(R)->DFTCLK(R)	0.784    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
@(R)->DFTCLK(R)	0.783    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.783    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.784    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
@(R)->DFTCLK(R)	0.784    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
@(R)->DFTCLK(R)	0.783    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.783    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.783    1.096/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.783    1.096/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.778    1.097/*         0.059/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
@(R)->DFTCLK(R)	0.775    1.097/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
@(R)->DFTCLK(R)	0.772    1.097/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.772    1.098/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
@(R)->DFTCLK(R)	0.777    1.098/*         0.061/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	0.772    1.098/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
@(R)->DFTCLK(R)	0.775    1.098/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.777    1.099/*         0.061/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	0.775    1.099/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.779    1.099/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.777    1.099/*         0.061/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	0.780    1.099/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
@(R)->DFTCLK(R)	0.775    1.099/*         0.061/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.774    1.099/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.775    1.099/*         0.061/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.778    1.099/*         0.059/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
@(R)->DFTCLK(R)	0.773    1.100/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
@(R)->DFTCLK(R)	0.780    1.100/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.774    1.101/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.780    1.102/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.774    1.102/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.774    1.102/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.780    1.102/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.778    1.102/*         0.059/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
@(R)->DFTCLK(R)	0.786    1.102/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.778    1.103/*         0.059/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	0.774    1.103/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.774    1.103/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.786    1.103/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.780    1.103/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	0.780    1.103/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.786    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.777    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
@(R)->DFTCLK(R)	0.777    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.786    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.777    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.775    1.104/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.786    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.784    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
@(R)->DFTCLK(R)	0.784    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.785    1.104/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.785    1.105/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	0.781    1.105/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.774    1.105/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.777    1.105/*         0.059/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.783    1.105/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.777    1.105/*         0.059/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	0.776    1.105/*         0.059/*         U2_DATA_SYNC/enable_flop_reg/RN    1
@(R)->DFTCLK(R)	0.774    1.105/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.782    1.106/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.772    1.106/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.781    1.107/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.769    1.107/*         0.061/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	0.777    1.113/*         0.059/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.121/*         0.061/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.126/*         0.060/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.130/*         0.060/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.130/*         0.061/*         U12_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.344    1.132/*         0.061/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.132/*         0.060/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.134/*         0.060/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.137/*         0.060/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.137/*         0.060/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.346    1.137/*         0.060/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.138/*         0.060/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.138/*         0.060/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.139/*         0.060/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.139/*         0.060/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.143/*         0.060/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.146/*         0.060/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.345    1.160/*         0.061/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.781    3.241/*         0.060/*         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    3.253/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.791    3.259/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    3.314/*         0.074/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	-3.900   */5.115         */4.000         SO[2]    1
DFTCLK(R)->DFTCLK(R)	-3.900   */5.149         */4.000         SO[1]    1
DFTCLK(R)->DFTCLK(R)	-3.900   5.217/*         4.000/*         SO[3]    1
RX_CLK(R)->TX_CLK(R)	-53.658  */54.684        */54.254        parity_error    1
RX_CLK(R)->TX_CLK(R)	-53.658  */54.689        */54.254        framing_error    1
TX_CLK(R)->TX_CLK(R)	-53.658  */54.785        */54.254        UART_TX_O    1
