[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 182
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedFunc/dut.sv
n<> u<181> t<Top_level_rule> c<1> l<3:1> el<103:3>
  n<> u<1> t<Null_rule> p<181> s<179> l<3:1> el<3:1>
  n<> u<179> t<Source_text> p<181> c<136> s<180> l<3:1> el<19:10>
    n<> u<136> t<Description> p<179> c<135> s<178> l<3:1> el<13:10>
      n<> u<135> t<Module_declaration> p<136> c<14> l<3:1> el<13:10>
        n<> u<14> t<Module_ansi_header> p<135> c<2> s<33> l<3:1> el<3:32>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<3:1> el<3:7>
          n<prim_lfsr> u<3> t<STRING_CONST> p<14> s<4> l<3:8> el<3:17>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<3:17> el<3:17>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<3:17> el<3:31>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<3:18> el<3:30>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<3:18> el<3:28>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<3:18> el<3:24>
                n<> u<9> t<Net_port_type> p<10> c<8> l<3:25> el<3:28>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<3:25> el<3:28>
                    n<> u<7> t<Data_type> p<8> c<6> l<3:25> el<3:28>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<3:25> el<3:28>
              n<o> u<11> t<STRING_CONST> p<12> l<3:29> el<3:30>
        n<> u<33> t<Non_port_module_item> p<135> c<32> s<101> l<4:4> el<4:39>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<4:4> el<4:39>
            n<> u<31> t<Module_common_item> p<32> c<30> l<4:4> el<4:39>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<4:4> el<4:39>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<4:4> el<4:39>
                  n<> u<28> t<Parameter_declaration> p<29> c<18> l<4:4> el<4:38>
                    n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<4:14> el<4:26>
                      n<> u<17> t<Data_type> p<18> c<15> l<4:14> el<4:26>
                        n<> u<15> t<IntegerAtomType_Int> p<17> s<16> l<4:14> el<4:17>
                        n<> u<16> t<Signing_Unsigned> p<17> l<4:18> el<4:26>
                    n<> u<27> t<Param_assignment_list> p<28> c<26> l<4:27> el<4:38>
                      n<> u<26> t<Param_assignment> p<27> c<19> l<4:27> el<4:38>
                        n<LfsrDw> u<19> t<STRING_CONST> p<26> s<25> l<4:27> el<4:33>
                        n<> u<25> t<Constant_param_expression> p<26> c<24> l<4:36> el<4:38>
                          n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<4:36> el<4:38>
                            n<> u<23> t<Constant_expression> p<24> c<22> l<4:36> el<4:38>
                              n<> u<22> t<Constant_primary> p<23> c<21> l<4:36> el<4:38>
                                n<> u<21> t<Primary_literal> p<22> c<20> l<4:36> el<4:38>
                                  n<12> u<20> t<INT_CONST> p<21> l<4:36> el<4:38>
        n<> u<101> t<Non_port_module_item> p<135> c<100> s<133> l<5:4> el<8:15>
          n<> u<100> t<Module_or_generate_item> p<101> c<99> l<5:4> el<8:15>
            n<> u<99> t<Module_common_item> p<100> c<98> l<5:4> el<8:15>
              n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<5:4> el<8:15>
                n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<5:4> el<8:15>
                  n<> u<96> t<Function_declaration> p<97> c<34> l<5:4> el<8:15>
                    n<> u<34> t<Lifetime_Automatic> p<96> s<95> l<5:13> el<5:22>
                    n<> u<95> t<Function_body_declaration> p<96> c<54> l<5:23> el<8:15>
                      n<> u<54> t<Function_data_type_or_implicit> p<95> c<53> s<55> l<5:23> el<5:41>
                        n<> u<53> t<Function_data_type> p<54> c<52> l<5:23> el<5:41>
                          n<> u<52> t<Data_type> p<53> c<35> l<5:23> el<5:41>
                            n<> u<35> t<IntVec_TypeLogic> p<52> s<51> l<5:23> el<5:28>
                            n<> u<51> t<Packed_dimension> p<52> c<50> l<5:29> el<5:41>
                              n<> u<50> t<Constant_range> p<51> c<45> l<5:30> el<5:40>
                                n<> u<45> t<Constant_expression> p<50> c<39> s<49> l<5:30> el<5:38>
                                  n<> u<39> t<Constant_expression> p<45> c<38> s<44> l<5:30> el<5:36>
                                    n<> u<38> t<Constant_primary> p<39> c<37> l<5:30> el<5:36>
                                      n<> u<37> t<Primary_literal> p<38> c<36> l<5:30> el<5:36>
                                        n<LfsrDw> u<36> t<STRING_CONST> p<37> l<5:30> el<5:36>
                                  n<> u<44> t<BinOp_Minus> p<45> s<43> l<5:36> el<5:37>
                                  n<> u<43> t<Constant_expression> p<45> c<42> l<5:37> el<5:38>
                                    n<> u<42> t<Constant_primary> p<43> c<41> l<5:37> el<5:38>
                                      n<> u<41> t<Primary_literal> p<42> c<40> l<5:37> el<5:38>
                                        n<1> u<40> t<INT_CONST> p<41> l<5:37> el<5:38>
                                n<> u<49> t<Constant_expression> p<50> c<48> l<5:39> el<5:40>
                                  n<> u<48> t<Constant_primary> p<49> c<47> l<5:39> el<5:40>
                                    n<> u<47> t<Primary_literal> p<48> c<46> l<5:39> el<5:40>
                                      n<0> u<46> t<INT_CONST> p<47> l<5:39> el<5:40>
                      n<get_1s> u<55> t<STRING_CONST> p<95> s<56> l<5:42> el<5:48>
                      n<> u<56> t<Tf_port_item_list> p<95> s<84> l<5:48> el<5:50>
                      n<> u<84> t<Block_item_declaration> p<95> c<83> s<93> l<6:7> el<6:33>
                        n<> u<83> t<Data_declaration> p<84> c<82> l<6:7> el<6:33>
                          n<> u<82> t<Variable_declaration> p<83> c<74> l<6:7> el<6:33>
                            n<> u<74> t<Data_type> p<82> c<57> s<81> l<6:7> el<6:25>
                              n<> u<57> t<IntVec_TypeLogic> p<74> s<73> l<6:7> el<6:12>
                              n<> u<73> t<Packed_dimension> p<74> c<72> l<6:13> el<6:25>
                                n<> u<72> t<Constant_range> p<73> c<67> l<6:14> el<6:24>
                                  n<> u<67> t<Constant_expression> p<72> c<61> s<71> l<6:14> el<6:22>
                                    n<> u<61> t<Constant_expression> p<67> c<60> s<66> l<6:14> el<6:20>
                                      n<> u<60> t<Constant_primary> p<61> c<59> l<6:14> el<6:20>
                                        n<> u<59> t<Primary_literal> p<60> c<58> l<6:14> el<6:20>
                                          n<LfsrDw> u<58> t<STRING_CONST> p<59> l<6:14> el<6:20>
                                    n<> u<66> t<BinOp_Minus> p<67> s<65> l<6:20> el<6:21>
                                    n<> u<65> t<Constant_expression> p<67> c<64> l<6:21> el<6:22>
                                      n<> u<64> t<Constant_primary> p<65> c<63> l<6:21> el<6:22>
                                        n<> u<63> t<Primary_literal> p<64> c<62> l<6:21> el<6:22>
                                          n<1> u<62> t<INT_CONST> p<63> l<6:21> el<6:22>
                                  n<> u<71> t<Constant_expression> p<72> c<70> l<6:23> el<6:24>
                                    n<> u<70> t<Constant_primary> p<71> c<69> l<6:23> el<6:24>
                                      n<> u<69> t<Primary_literal> p<70> c<68> l<6:23> el<6:24>
                                        n<0> u<68> t<INT_CONST> p<69> l<6:23> el<6:24>
                            n<> u<81> t<Variable_decl_assignment_list> p<82> c<80> l<6:26> el<6:32>
                              n<> u<80> t<Variable_decl_assignment> p<81> c<75> l<6:26> el<6:32>
                                n<a> u<75> t<STRING_CONST> p<80> s<79> l<6:26> el<6:27>
                                n<> u<79> t<Expression> p<80> c<78> l<6:30> el<6:32>
                                  n<> u<78> t<Primary> p<79> c<77> l<6:30> el<6:32>
                                    n<> u<77> t<Primary_literal> p<78> c<76> l<6:30> el<6:32>
                                      n<> u<76> t<Number_Tick1> p<77> l<6:30> el<6:32>
                      n<> u<93> t<Function_statement_or_null> p<95> c<92> s<94> l<7:7> el<7:16>
                        n<> u<92> t<Statement> p<93> c<91> l<7:7> el<7:16>
                          n<> u<91> t<Statement_item> p<92> c<90> l<7:7> el<7:16>
                            n<> u<90> t<Jump_statement> p<91> c<89> l<7:7> el<7:16>
                              n<> u<89> t<RETURN> p<90> s<88> l<7:7> el<7:13>
                              n<> u<88> t<Expression> p<90> c<87> l<7:14> el<7:15>
                                n<> u<87> t<Primary> p<88> c<86> l<7:14> el<7:15>
                                  n<> u<86> t<Primary_literal> p<87> c<85> l<7:14> el<7:15>
                                    n<a> u<85> t<STRING_CONST> p<86> l<7:14> el<7:15>
                      n<> u<94> t<ENDFUNCTION> p<95> l<8:4> el<8:15>
        n<> u<133> t<Non_port_module_item> p<135> c<132> s<134> l<10:4> el<12:7>
          n<> u<132> t<Module_or_generate_item> p<133> c<131> l<10:4> el<12:7>
            n<> u<131> t<Module_common_item> p<132> c<130> l<10:4> el<12:7>
              n<> u<130> t<Initial_construct> p<131> c<129> l<10:4> el<12:7>
                n<> u<129> t<Statement_or_null> p<130> c<128> l<10:12> el<12:7>
                  n<> u<128> t<Statement> p<129> c<127> l<10:12> el<12:7>
                    n<> u<127> t<Statement_item> p<128> c<126> l<10:12> el<12:7>
                      n<> u<126> t<Seq_block> p<127> c<124> l<10:12> el<12:7>
                        n<> u<124> t<Statement_or_null> p<126> c<123> s<125> l<11:7> el<11:26>
                          n<> u<123> t<Statement> p<124> c<122> l<11:7> el<11:26>
                            n<> u<122> t<Statement_item> p<123> c<121> l<11:7> el<11:26>
                              n<> u<121> t<Blocking_assignment> p<122> c<120> l<11:7> el<11:25>
                                n<> u<120> t<Operator_assignment> p<121> c<106> l<11:7> el<11:25>
                                  n<> u<106> t<Variable_lvalue> p<120> c<103> s<107> l<11:7> el<11:8>
                                    n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<11:7> el<11:8>
                                      n<o> u<102> t<STRING_CONST> p<103> l<11:7> el<11:8>
                                    n<> u<105> t<Select> p<106> c<104> l<11:9> el<11:9>
                                      n<> u<104> t<Bit_select> p<105> l<11:9> el<11:9>
                                  n<> u<107> t<AssignOp_Assign> p<120> s<119> l<11:9> el<11:10>
                                  n<> u<119> t<Expression> p<120> c<118> l<11:11> el<11:25>
                                    n<> u<118> t<Primary> p<119> c<117> l<11:11> el<11:25>
                                      n<> u<117> t<Cast> p<118> c<111> l<11:11> el<11:25>
                                        n<> u<111> t<Casting_type> p<117> c<110> s<116> l<11:11> el<11:14>
                                          n<int> u<110> t<Simple_type> p<111> c<109> l<11:11> el<11:14>
                                            n<> u<109> t<Integer_type> p<110> c<108> l<11:11> el<11:14>
                                              n<> u<108> t<IntegerAtomType_Int> p<109> l<11:11> el<11:14>
                                        n<> u<116> t<Expression> p<117> c<115> l<11:16> el<11:24>
                                          n<> u<115> t<Primary> p<116> c<114> l<11:16> el<11:24>
                                            n<> u<114> t<Complex_func_call> p<115> c<112> l<11:16> el<11:24>
                                              n<get_1s> u<112> t<STRING_CONST> p<114> s<113> l<11:16> el<11:22>
                                              n<> u<113> t<Argument_list> p<114> l<11:23> el<11:23>
                        n<> u<125> t<END> p<126> l<12:4> el<12:7>
        n<> u<134> t<ENDMODULE> p<135> l<13:1> el<13:10>
    n<> u<178> t<Description> p<179> c<177> l<15:1> el<19:10>
      n<> u<177> t<Module_declaration> p<178> c<149> l<15:1> el<19:10>
        n<> u<149> t<Module_ansi_header> p<177> c<137> s<175> l<15:1> el<15:26>
          n<module> u<137> t<Module_keyword> p<149> s<138> l<15:1> el<15:7>
          n<top> u<138> t<STRING_CONST> p<149> s<139> l<15:8> el<15:11>
          n<> u<139> t<Package_import_declaration_list> p<149> s<148> l<15:11> el<15:11>
          n<> u<148> t<Port_declaration_list> p<149> c<147> l<15:11> el<15:25>
            n<> u<147> t<Ansi_port_declaration> p<148> c<145> l<15:12> el<15:24>
              n<> u<145> t<Net_port_header> p<147> c<140> s<146> l<15:12> el<15:22>
                n<> u<140> t<PortDir_Out> p<145> s<144> l<15:12> el<15:18>
                n<> u<144> t<Net_port_type> p<145> c<143> l<15:19> el<15:22>
                  n<> u<143> t<Data_type_or_implicit> p<144> c<142> l<15:19> el<15:22>
                    n<> u<142> t<Data_type> p<143> c<141> l<15:19> el<15:22>
                      n<> u<141> t<IntegerAtomType_Int> p<142> l<15:19> el<15:22>
              n<o> u<146> t<STRING_CONST> p<147> l<15:23> el<15:24>
        n<> u<175> t<Non_port_module_item> p<177> c<174> s<176> l<16:4> el<18:20>
          n<> u<174> t<Module_or_generate_item> p<175> c<173> l<16:4> el<18:20>
            n<> u<173> t<Module_instantiation> p<174> c<150> l<16:4> el<18:20>
              n<prim_lfsr> u<150> t<STRING_CONST> p<173> s<160> l<16:4> el<16:13>
              n<> u<160> t<Parameter_value_assignment> p<173> c<159> s<172> l<16:14> el<18:5>
                n<> u<159> t<Parameter_assignment_list> p<160> c<158> l<17:7> el<17:18>
                  n<> u<158> t<Named_parameter_assignment> p<159> c<151> l<17:7> el<17:18>
                    n<LfsrDw> u<151> t<STRING_CONST> p<158> s<157> l<17:8> el<17:14>
                    n<> u<157> t<Param_expression> p<158> c<156> l<17:15> el<17:17>
                      n<> u<156> t<Mintypmax_expression> p<157> c<155> l<17:15> el<17:17>
                        n<> u<155> t<Expression> p<156> c<154> l<17:15> el<17:17>
                          n<> u<154> t<Primary> p<155> c<153> l<17:15> el<17:17>
                            n<> u<153> t<Primary_literal> p<154> c<152> l<17:15> el<17:17>
                              n<16> u<152> t<INT_CONST> p<153> l<17:15> el<17:17>
              n<> u<172> t<Hierarchical_instance> p<173> c<162> l<18:6> el<18:19>
                n<> u<162> t<Name_of_instance> p<172> c<161> s<171> l<18:6> el<18:12>
                  n<u_lfsr> u<161> t<STRING_CONST> p<162> l<18:6> el<18:12>
                n<> u<171> t<Port_connection_list> p<172> c<170> l<18:13> el<18:18>
                  n<> u<170> t<Named_port_connection> p<171> c<163> l<18:13> el<18:18>
                    n<o> u<163> t<STRING_CONST> p<170> s<168> l<18:14> el<18:15>
                    n<> u<168> t<OPEN_PARENS> p<170> s<167> l<18:15> el<18:16>
                    n<> u<167> t<Expression> p<170> c<166> s<169> l<18:16> el<18:17>
                      n<> u<166> t<Primary> p<167> c<165> l<18:16> el<18:17>
                        n<> u<165> t<Primary_literal> p<166> c<164> l<18:16> el<18:17>
                          n<o> u<164> t<STRING_CONST> p<165> l<18:16> el<18:17>
                    n<> u<169> t<CLOSE_PARENS> p<170> l<18:17> el<18:18>
        n<> u<176> t<ENDMODULE> p<177> l<19:1> el<19:10>
  n</*\npackage sha3_pkg;\n  parameter int MsgWidth = 64;\n  parameter int MsgStrbW = MsgWidth / 8;\nendpackage\n\n\npackage kmac_pkg;\n  parameter int MsgWidth = sha3_pkg::MsgWidth;\n  parameter int MsgStrbW = sha3_pkg::MsgStrbW;\n  parameter int RegIntfWidth = 32; // 32bit interface\n  parameter int RegLatency   = 5;  // 5 cycle to write one Word\n  parameter int Sha3Latency  = 72; // Expected masked sha3 processing time 24x3\n\n  // Total required buffer size while SHA3 is in processing\n  parameter int BufferCycles   = (Sha3Latency + RegLatency - 1)/RegLatency;\n  parameter int BufferSizeBits = RegIntfWidth * BufferCycles;\n   parameter int MsgFifoDepth   = 2 + ((BufferSizeBits + MsgWidth - 1)/MsgWidth);\n   parameter int MsgFifoDepthW  = $clog2(MsgFifoDepth+1);\nendpackage\n\n\nmodule prim_fifo_sync #(\n  parameter int unsigned Width       = 16,\n  parameter bit Pass                 = 1'b1, // if == 1 allow requests to pass through empty FIFO\n  parameter int unsigned Depth       = 4,\n  parameter bit OutputZeroIfEmpty    = 1'b1, // if == 1 always output 0 when FIFO is empty\n  // derived parameter\n  localparam int unsigned DepthWNorm = $clog2(Depth+1),\n  localparam int unsigned DepthW     = (DepthWNorm == 0) ? 1 : DepthWNorm\n) (output  [DepthW-1:0]    depth);\n\nassign depth = 1'b0;\n\n\nendmodule\n\nmodule kmac_msgfifo\n  import kmac_pkg::*;\n#(\n  // OutWidth is MsgFIFO data width. prim_packer converts InW to OutW prior to\n  // pushing to MsgFIFO\n  parameter int OutWidth = 64,\n\n  // Internal MsgFIFO Entry count\n  parameter  int MsgDepth = 9,\n  localparam int MsgDepthW = $clog2(MsgDepth+1) // derived parameter\n) (\n    output logic [MsgDepthW-1:0] fifo_depth_o);\n\n    typedef struct packed {\n        logic [OutWidth-1:0]   data;\n        logic [OutWidth/8-1:0] strb; // one bit per byte\n      } fifo_t;\n     \n    prim_fifo_sync #(\n        .Width ($bits(fifo_t)),\n        .Pass  (1'b 1),\n        .Depth (MsgDepth)\n      ) u_msgfifo (\n        .depth (fifo_depth_o)\n      );\n\n\nendmodule\n\nmodule kmac ();\n\nlogic [kmac_pkg::MsgFifoDepthW-1:0] msgfifo_depth;\n\nassign o = msgfifo_depth;\n\nkmac_msgfifo #(\n    .OutWidth (kmac_pkg::MsgWidth),\n    .MsgDepth (kmac_pkg::MsgFifoDepth)\n  ) u_msgfifo (\n   \n    .fifo_depth_o (msgfifo_depth)\n  );\n\n\nendmodule\n*/> u<180> t<BLOCK_COMMENT> p<181> l<3:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedFunc/dut.sv:3:1: No timescale set for "prim_lfsr".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedFunc/dut.sv:15:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedFunc/dut.sv:3:1: Compile module "work@prim_lfsr".
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedFunc/dut.sv:15:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  2
Constant                                               6
Design                                                 1
FuncCall                                               1
Function                                               1
Identifier                                             4
Initial                                                1
IntTypespec                                            5
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         2
Net                                                    1
Operation                                              3
ParamAssign                                            1
Parameter                                              1
Port                                                   3
Range                                                  2
RefModule                                              1
RefObj                                                 5
RefTypespec                                            7
ReturnStmt                                             1
SourceFile                                             1
Variable                                               2
------------------------------------------------------------
Total:                                                57
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_lfsr)
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiName:work@prim_lfsr
  |vpiVariable:
  \_Variable: (work@prim_lfsr.o), line:3:29, endln:3:30
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_lfsr.o), line:3:25, endln:3:28
      |vpiParent:
      \_Variable: (work@prim_lfsr.o), line:3:29, endln:3:30
      |vpiFullName:work@prim_lfsr.o
      |vpiActual:
      \_IntTypespec: , line:3:25, endln:3:28
    |vpiName:o
    |vpiFullName:work@prim_lfsr.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@prim_lfsr.LfsrDw), line:4:27, endln:4:38
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |UINT:12
    |vpiTypespec:
    \_RefTypespec: (work@prim_lfsr.LfsrDw), line:4:14, endln:4:26
      |vpiParent:
      \_Parameter: (work@prim_lfsr.LfsrDw), line:4:27, endln:4:38
      |vpiFullName:work@prim_lfsr.LfsrDw
      |vpiActual:
      \_IntTypespec: , line:4:14, endln:4:26
    |vpiName:LfsrDw
    |vpiFullName:work@prim_lfsr.LfsrDw
  |vpiParamAssign:
  \_ParamAssign: , line:4:27, endln:4:38
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:4:36, endln:4:38
      |vpiParent:
      \_ParamAssign: , line:4:27, endln:4:38
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_lfsr.LfsrDw), line:4:27, endln:4:38
  |vpiInternalScope:
  \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiName:
    \_Identifier: (get_1s)
      |vpiParent:
      \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
      |vpiName:get_1s
    |vpiFullName:work@prim_lfsr.get_1s
    |vpiInternalScope:
    \_Begin: (work@prim_lfsr.get_1s)
      |vpiParent:
      \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
      |vpiFullName:work@prim_lfsr.get_1s
      |vpiTypespec:
      \_LogicTypespec: , line:6:7, endln:6:12
        |vpiParent:
        \_Begin: (work@prim_lfsr.get_1s)
        |vpiRange:
        \_Range: , line:6:13, endln:6:25
          |vpiParent:
          \_LogicTypespec: , line:6:7, endln:6:12
          |vpiLeftRange:
          \_Operation: , line:6:14, endln:6:22
            |vpiParent:
            \_Range: , line:6:13, endln:6:25
            |vpiOpType:11
            |vpiOperand:
            \_RefObj: (work@prim_lfsr.get_1s.LfsrDw), line:6:14, endln:6:20
              |vpiParent:
              \_Operation: , line:6:14, endln:6:22
              |vpiName:LfsrDw
              |vpiFullName:work@prim_lfsr.get_1s.LfsrDw
              |vpiActual:
              \_Parameter: (work@prim_lfsr.LfsrDw), line:4:27, endln:4:38
            |vpiOperand:
            \_Constant: , line:6:21, endln:6:22
              |vpiParent:
              \_Operation: , line:6:14, endln:6:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:6:23, endln:6:24
            |vpiParent:
            \_Range: , line:6:13, endln:6:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiImportTypespec:
      \_LogicTypespec: , line:6:7, endln:6:12
      |vpiImportTypespec:
      \_Net: (work@prim_lfsr.get_1s.a), line:6:26, endln:6:27
        |vpiParent:
        \_Begin: (work@prim_lfsr.get_1s)
        |vpiTypespec:
        \_RefTypespec: (work@prim_lfsr.get_1s.a), line:6:7, endln:6:25
          |vpiParent:
          \_Net: (work@prim_lfsr.get_1s.a), line:6:26, endln:6:27
          |vpiFullName:work@prim_lfsr.get_1s.a
          |vpiActual:
          \_LogicTypespec: , line:6:7, endln:6:12
        |vpiName:a
        |vpiFullName:work@prim_lfsr.get_1s.a
      |vpiStmt:
      \_Assignment: , line:6:26, endln:6:32
        |vpiParent:
        \_Begin: (work@prim_lfsr.get_1s)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:30, endln:6:32
          |vpiParent:
          \_Assignment: , line:6:26, endln:6:32
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_Net: (work@prim_lfsr.get_1s.a), line:6:26, endln:6:27
      |vpiStmt:
      \_ReturnStmt: , line:7:7, endln:7:15
        |vpiParent:
        \_Begin: (work@prim_lfsr.get_1s)
        |vpiCondition:
        \_RefObj: (work@prim_lfsr.get_1s.a), line:7:14, endln:7:15
          |vpiParent:
          \_ReturnStmt: , line:7:7, endln:7:15
          |vpiName:a
          |vpiFullName:work@prim_lfsr.get_1s.a
          |vpiActual:
          \_Net: (work@prim_lfsr.get_1s.a), line:6:26, endln:6:27
    |vpiTypespec:
    \_LogicTypespec: , line:5:23, endln:5:28
      |vpiParent:
      \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
      |vpiRange:
      \_Range: , line:5:29, endln:5:41
        |vpiParent:
        \_LogicTypespec: , line:5:23, endln:5:28
        |vpiLeftRange:
        \_Operation: , line:5:30, endln:5:38
          |vpiParent:
          \_Range: , line:5:29, endln:5:41
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@prim_lfsr.get_1s.LfsrDw), line:5:30, endln:5:36
            |vpiParent:
            \_Operation: , line:5:30, endln:5:38
            |vpiName:LfsrDw
            |vpiFullName:work@prim_lfsr.get_1s.LfsrDw
            |vpiActual:
            \_Parameter: (work@prim_lfsr.LfsrDw), line:4:27, endln:4:38
          |vpiOperand:
          \_Constant: , line:5:37, endln:5:38
            |vpiParent:
            \_Operation: , line:5:30, endln:5:38
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:5:39, endln:5:40
          |vpiParent:
          \_Range: , line:5:29, endln:5:41
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:5:23, endln:5:28
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@prim_lfsr.get_1s), line:5:23, endln:5:41
      |vpiParent:
      \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
      |vpiFullName:work@prim_lfsr.get_1s
      |vpiActual:
      \_LogicTypespec: , line:5:23, endln:5:28
    |vpiStmt:
    \_Begin: (work@prim_lfsr.get_1s)
  |vpiTypespec:
  \_IntTypespec: , line:4:14, endln:4:26
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
  |vpiTypespec:
  \_IntTypespec: , line:3:25, endln:3:28
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
  |vpiImportTypespec:
  \_IntTypespec: , line:4:14, endln:4:26
  |vpiImportTypespec:
  \_IntTypespec: , line:3:25, endln:3:28
  |vpiImportTypespec:
  \_Variable: (work@prim_lfsr.o), line:3:29, endln:3:30
  |vpiDefName:work@prim_lfsr
  |vpiTaskFunc:
  \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
  |vpiPort:
  \_Port: (o), line:3:29, endln:3:30
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@prim_lfsr.o), line:3:25, endln:3:28
      |vpiParent:
      \_Port: (o), line:3:29, endln:3:30
      |vpiFullName:work@prim_lfsr.o
      |vpiActual:
      \_IntTypespec: , line:3:25, endln:3:28
  |vpiProcess:
  \_Initial: , line:10:4, endln:12:7
    |vpiParent:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiStmt:
    \_Begin: (work@prim_lfsr), line:10:12, endln:12:7
      |vpiParent:
      \_Initial: , line:10:4, endln:12:7
      |vpiFullName:work@prim_lfsr
      |vpiStmt:
      \_Assignment: , line:11:7, endln:11:25
        |vpiParent:
        \_Begin: (work@prim_lfsr), line:10:12, endln:12:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:11:11, endln:11:25
          |vpiParent:
          \_Assignment: , line:11:7, endln:11:25
          |vpiOpType:67
          |vpiOperand:
          \_FuncCall: (get_1s), line:11:16, endln:11:24
            |vpiParent:
            \_Operation: , line:11:11, endln:11:25
            |vpiTaskFunc:
            \_Function: (work@prim_lfsr.get_1s), line:5:4, endln:8:15
            |vpiName:
            \_Identifier: (get_1s)
              |vpiParent:
              \_FuncCall: (get_1s), line:11:16, endln:11:24
              |vpiName:get_1s
        |vpiLhs:
        \_RefObj: (work@prim_lfsr.o), line:11:7, endln:11:8
          |vpiParent:
          \_Assignment: , line:11:7, endln:11:25
          |vpiName:o
          |vpiFullName:work@prim_lfsr.o
          |vpiActual:
          \_Variable: (work@prim_lfsr.o), line:3:29, endln:3:30
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:15:23, endln:15:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:15:19, endln:15:22
      |vpiParent:
      \_Variable: (work@top.o), line:15:23, endln:15:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:15:19, endln:15:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_ModuleTypespec: (prim_lfsr)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:prim_lfsr
    |vpiModule:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
  |vpiTypespec:
  \_IntTypespec: , line:15:19, endln:15:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:15:19, endln:15:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:15:23, endln:15:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:15:23, endln:15:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:15:19, endln:15:22
      |vpiParent:
      \_Port: (o), line:15:23, endln:15:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:15:19, endln:15:22
  |vpiRefModule:
  \_RefModule: work@prim_lfsr (u_lfsr), line:16:4, endln:16:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
    |vpiName:u_lfsr
    |vpiDefName:work@prim_lfsr
    |vpiActual:
    \_Module: work@prim_lfsr (work@prim_lfsr), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:3:1, endln:13:10
    |vpiPort:
    \_Port: (o), line:18:14, endln:18:15
      |vpiParent:
      \_RefModule: work@prim_lfsr (u_lfsr), line:16:4, endln:16:13
      |vpiName:o
      |vpiHighConn:
      \_RefObj: (work@top.u_lfsr.o.o), line:18:16, endln:18:17
        |vpiParent:
        \_Port: (o), line:18:14, endln:18:15
        |vpiName:o
        |vpiFullName:work@top.u_lfsr.o.o
        |vpiActual:
        \_Variable: (work@top.o), line:15:23, endln:15:24
|vpiTypespec:
\_ModuleTypespec: (prim_lfsr)
|vpiTypespec:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedFunc/dut.sv, line:15:1, endln:19:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
