# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
do sim.tcl
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet -del work 
# Removing reference to logical library work
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# ** Error: (vdel-19) Failed to access library 'work' at "work".
# 
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'work' is missing or is not a valid ModelSim library.
# 
# ** Error: C:/modeltech64_10.4/win64/vdel failed.
# Error in macro ./sim.tcl line 3
# C:/modeltech64_10.4/win64/vdel failed.
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vdel" line 6)
#     invoked from within
# "vdel -all -lib work"
do sim.tcl
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:59 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# ** Error: (vlog-13069) fifo_test.v(35): near "reg": syntax error, unexpected reg, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# 
# ** Error: fifo_test.v(56): (vlog-2730) Undefined variable: 'clk'.
# 
# ** Error: fifo_test.v(65): (vlog-2730) Undefined variable: 's_axis_tdata'.
# 
# ** Error: (vlog-13069) fifo_test.v(65): near "'x": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# 
# ** Error: fifo_test.v(66): (vlog-2730) Undefined variable: 's_axis_tvalid'.
# 
# ** Error: fifo_test.v(67): (vlog-2730) Undefined variable: 's_axis_tlast'.
# 
# ** Error: fifo_test.v(88): (vlog-2730) Undefined variable: 'm_axis_tready'.
# 
# ** Error (suppressible): fifo_test.v(116): (vlog-2367) Multiple connections to the same port: clk.
# 
# End time: 17:04:00 on Nov 12,2018, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim.tcl line 7
# C:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -work work *.v"
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:04:35 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# ** Error: (vlog-13069) fifo_test.v(65): near "'x": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# 
# ** Error (suppressible): fifo_test.v(116): (vlog-2367) Multiple connections to the same port: clk.
# 
# End time: 17:04:35 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim.tcl line 7
# C:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -work work *.v"
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:04:47 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# ** Error (suppressible): fifo_test.v(116): (vlog-2367) Multiple connections to the same port: clk.
# 
# End time: 17:04:47 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim.tcl line 7
# C:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -work work *.v"
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:05:57 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:05:57 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:05:58 on Nov 12,2018
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: axis_fifo.v(165): (vopt-2697) End index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(167): (vopt-2697) Start index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(167): (vopt-2697) End index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(168): (vopt-2697) Start index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(168): (vopt-2697) End index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(169): (vopt-2697) Start index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(169): (vopt-2697) End index of part-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: axis_fifo.v(169): (vopt-2576) [BSOB] - Bit-select into 'm_axis_reg' is out of bounds.
# 
# ** Warning: fifo_test.v(97): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 21, found 10.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'status_good_frame'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'status_bad_frame'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'status_overflow'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: fifo_test.v(97): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_fifo(fast)
add wave -position insertpoint sim:/test/*
run 1us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_FIFO/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_FIFO/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:08:06 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:08:06 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:08:06 on Nov 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: fifo_test.v(99): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 21, found 10.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'status_good_frame'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'status_bad_frame'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'status_overflow'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: fifo_test.v(99): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_fifo(fast)
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:18 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:09:18 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:09:18 on Nov 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: fifo_test.v(101): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 21, found 10.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'status_good_frame'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'status_bad_frame'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'status_overflow'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: fifo_test.v(101): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_fifo(fast)
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:12:25 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:12:25 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:12:25 on Nov 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: fifo_test.v(104): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 21, found 10.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'status_good_frame'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'status_bad_frame'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'status_overflow'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: fifo_test.v(104): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_fifo(fast)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_FIFO/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Axi_FIFO/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:22:39 on Nov 12,2018
# vlog -reportprogress 300 -work work axis_fifo.v fifo_test.v 
# -- Compiling module axis_fifo
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 18:22:39 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:22:39 on Nov 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: fifo_test.v(148): (vopt-2685) [TFMPC] - Too few port connections for 'uf'.  Expected 21, found 10.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'status_good_frame'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'status_bad_frame'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'status_overflow'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tuser'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tdest'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tid'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tuser'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tdest'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tid'.
# 
# ** Warning: fifo_test.v(148): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# 
# Loading work.test(fast)
# Loading work.axis_fifo(fast)
add wave -position insertpoint  \
sim:/test/rst
# End time: 18:32:05 on Nov 12,2018, Elapsed time: 0:09:26
# Errors: 0, Warnings: 12
