// Seed: 3028432233
module module_0 (
    input wor id_0
);
  initial id_2 <= -1;
  id_3(
      id_2 - id_2.id_0 * id_0, 1'd0 % id_0 !== id_0
  );
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    output wor id_4,
    output wire id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8
);
  wire id_10;
  assign {id_6, 1'b0, 1 * -1, -1, id_8, 1, id_8 + id_8, -1, id_2} = id_7;
  assign id_4 = 1;
  tri0 id_11;
  tri0 id_12;
  always if (id_12 < 1) id_11 = -1;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_2 = 0;
endmodule
