// Seed: 428139463
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri   id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri1  id_5
);
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wand id_3
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wand id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_2 = 1;
  assign id_5 = id_3;
endmodule
macromodule module_3 #(
    parameter id_3 = 32'd40
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : id_3] \id_4 ;
  struct {logic id_5;} id_6;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
