%
% Copyright(C) Pedro Henrique Penna <pedrohenriquepenna@gmail.com>
%
% All rights reserved.
%

%=============================================================================
% Components
%=============================================================================

% ALU
\newacronym{alu}{ALU}{Arithmetic Logic Unit}
	\newcommand{\alu}{\gls{alu}\xspace}

% Cache
\newacronym{dcache}{D-Cache}{Data Cache}
	\newcommand{\dcache}{\gls{dcache}\xspace}
\newacronym{icache}{I-Cache}{Instruction Cache}
	\newcommand{\icache}{\gls{icache}\xspace}

% CPU
\newacronym{cpu}{CPU}{Central Processing Unit}
	\newcommand{\cpu}{\gls{cpu}\xspace}
	\newcommand{\cpus}{\glspl{cpu}\xspace}
\newcommand{\ccluster}{Compute Cluster\xspace}
\newcommand{\cclusters}{Compute Clusters\xspace}
\newcommand{\iocluster}{I/O Cluster\xspace}
\newcommand{\ioclusters}{I/O Clusters\xspace}
\newacronym{pe}{PE}{Processing Element}
	\newcommand{\pe}{\gls{pe}\xspace}
	\newcommand{\pes}{\glspl{pe}\xspace}
\newacronym{rm}{RM}{Resource Manager}
	\newcommand{\rman}{\gls{rm}\xspace}
	\newcommand{\rmans}{\glspl{rm}\xspace}

% LWs
\newcommand{\lw}{lightweight manycore\xspace}
\newcommand{\Lw}{Lightweight manycore\xspace}
\newcommand{\lws}{lightweight manycores\xspace}
\newcommand{\Lws}{Lightweight manycores\xspace}

% MMU
\newacronym{mmu}{MMU}{Memory Management Unit}
	\newcommand{\mmu}{\gls{mmu}\xspace}
	\newcommand{\mmus}{\glspl{mmu}\xspace}
\newacronym{mpu}{MPU}{Memory Protection Unit}
	\newcommand{\mpu}{\gls{mpu}\xspace}

% MPB
\newacronym{mpb}{MPB}{Message Passing Buffer}
	\newcommand{\mpb}{\gls{mpb}\xspace}

% NoC
\newacronym[longplural={Networks-on-Chip}]{noc}{NoC}{Network-on-Chip}
	\newcommand{\noc}{\gls{noc}\xspace}
	\newcommand{\nocs}{\glspl{noc}\xspace}
\newacronym{cnoc}{C-NoC}{Control NoC}
	\newcommand{\cnoc}{\gls{cnoc}\xspace}
\newacronym{dnoc}{D-NoC}{Data NoC}
	\newcommand{\dnoc}{\gls{dnoc}\xspace}

% RAM
\newacronym{ram}{RAM}{Random Access Memory}
	\newcommand{\ram}{\gls{ram}\xspace}
\newacronym{dram}{DRAM}{Dynamic Random Access Memory}
	\newcommand{\dram}{\gls{dram}\xspace}
\newacronym{sram}{SRAM}{Static Random Access Memory}
	\newcommand{\sram}{\gls{sram}\xspace}

% SPM
\newacronym[longplural={Scratchpad Memories}]{spm}{SPM}{Scratchpad Memory}
	\newcommand{\spm}{\gls{spm}\xspace}
	\newcommand{\spms}{\glspl{spm}\xspace}

% TLB
\newacronym{tlb}{TLB}{Translation Lookaside Buffer}
	\newcommand{\tlb}{\gls{tlb}\xspace}
	\newcommand{\tlbs}{\glspl{tlb}\xspace}
\newacronym{dtlb}{D-TLB}{Data TLB}
	\newcommand{\dtlb}{\gls{dtlb}\xspace}
\newacronym{itlb}{I-TLB}{Instruction TLB}
	\newcommand{\itlb}{\gls{itlb}\xspace}
\newacronym{jtlb}{JTLB}{Join TLB}
	\newcommand{\jtlb}{\gls{jtlb}\xspace}
	\newcommand{\jtlbs}{\gls{jtlb}\xspace}
\newacronym{ltlb}{LTLB}{Locked TLB}
	\newcommand{\ltlb}{\gls{ltlb}\xspace}
	\newcommand{\ltlbs}{\glspl{ltlb}\xspace}

%=============================================================================
% Instruction Set Architectures
%=============================================================================

% ISA
\newacronym{isa}{ISA}{Instruction Set Architecture}
	\newcommand{\isa}{\gls{isa}\xspace}

% RISC
\newacronym{risc}{RISC}{Reduced Instruction Set Computer}
	\newcommand{\risc}{\gls{risc}\xspace}

% VLIW
\newacronym{vliw}{VLIW}{Very Long Instruction Word}
	\newcommand{\vliw}{\gls{vliw}\xspace}

%-----------------------------------------------------------------------------
% Vendors
%-----------------------------------------------------------------------------

% Bostan
\newcommand{\bostan}{Bostan\xspace}

% OpenRISC
\newcommand{\openrisc}{OpenRISC\xspace}

% RISC-V
\newcommand{\riscv}{RISC-V\xspace}

% x86
\newcommand{\intel}{x86\xspace}

%=============================================================================
% Taxonomy
%=============================================================================

% AMP
\newacronym{amp}{AMP}{Asymmetric Multiprocessing}
	\newcommand{\amp}{\gls{amp}\xspace}

% CMP
\newacronym{cmp}{CMP}{Chip Multiprocessor}
	\newcommand{\cmp}{\gls{cmp}\xspace}
	\newcommand{\cmps}{\glspl{cmp}\xspace}

% FPGA
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
	\newcommand{\fpga}{\gls{fpga}\xspace}
	\newcommand{\fpgas}{\glspl{fpga}\xspace}

% GPU
\newacronym{gpu}{GPU}{Graphics Processing Unit}
	\newcommand{\gpu}{\gls{gpu}\xspace}
	\newcommand{\gpus}{\glspl{gpu}\xspace}

% Manycore
\newcommand{\manycore}{\textit{manycore}\xspace}
\newcommand{\manycores}{\textit{manycores}\xspace}

% MIMD
\newacronym{mimd}{MIMD}{Multiple Instruction Multiple Data}
	\newcommand{\mimd}{\gls{mimd}\xspace}

% MISD
\newacronym{misd}{MISD}{Multiple Instruction Single Data}
	\newcommand{\misd}{\gls{misd}\xspace}

% MPSoC
\newacronym{mpsoc}{MPSoC}{Multiprocessor System-on-Chip}
	\newcommand{\mpsoc}{\gls{mpsoc}\xspace}
	\newcommand{\mpsocs}{\glspl{mpsoc}\xspace}

% NoRMA
\newacronym{norma}{NoRMA}{No Remote Memory Access}
	\newcommand{\norma}{\gls{norma}\xspace}

% NUMA
\newacronym{numa}{NUMA}{Non-Uniform Memory Access}
	\newcommand{\numa}{\gls{numa}\xspace}
\newacronym{ccnuma}{ccNUMA}{Cache Coherent Non-Uniform Memory Access}
	\newcommand{\ccnuma}{\gls{ccnuma}\xspace}

% PMCA
\newacronym{pmca}{PMCA}{Programmable Manycore Accelerator}
	\newcommand{\pmca}{\gls{pmca}\xspace}

% SIMD
\newacronym{simd}{SIMD}{Single Instruction Multiple Data}
	\newcommand{\simd}{\gls{simd}\xspace}

% SISD
\newacronym{sisd}{SISD}{Single Instruction Single Data}
	\newcommand{\sisd}{\gls{sisd}\xspace}

% SMP
\newacronym{smp}{SMP}{Symmetric Multiprocessing}
	\newcommand{\smp}{\gls{smp}\xspace}

% SoC
\newacronym{soc}{SoC}{System-on-a-Chip}
	\newcommand{\soc}{\gls{soc}\xspace}
	\newcommand{\socs}{\glspl{soc}\xspace}

% UMA
\newacronym{uma}{UMA}{Uniform Memory Access}
	\newcommand{\uma}{\gls{uma}\xspace}

%-----------------------------------------------------------------------------
% Vendors
%-----------------------------------------------------------------------------

% ARM
\newcommand{\arm}{ARM Cortex-A\xspace}

% Celerity
\newcommand{\celerity}{Celerity\xspace}

% Epiphany
\newcommand{\epiphany}{Adapteva Epiphany\xspace}

% Intel
\newcommand{\scc}{Intel Single-Cloud Computer\xspace}
\newcommand{\xeonphi}{Intel Xeon Phi\xspace}

% Kalray
\newcommand{\mppa}{Kalray MPPA-256\xspace}

% PULP
\newcommand{\pulp}{PULP\xspace}
\newcommand{\hero}{HERO\xspace}

% OpTiMSoC
\newcommand{\optimsoc}{OpTiMSoC\xspace}

% Sunway
\newcommand{\taihulight}{Sunway SW26010\xspace}

% Tilera
\newcommand{\tilegx}{Tilera TILE-Gx100\xspace}
\newcommand{\tilepro}{Tilera TILE64\xspace}

%-----------------------------------------------------------------------------
% Instructions
%-----------------------------------------------------------------------------

\newcommand{\cas}{\texttt{cas}\xspace}
