{"vcs1":{"timestamp_begin":1731594667.204112028, "rt":2.33, "ut":0.65, "st":0.26}}
{"vcselab":{"timestamp_begin":1731594669.617968699, "rt":1.28, "ut":0.22, "st":0.15}}
{"link":{"timestamp_begin":1731594670.969758892, "rt":0.37, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731594666.459490595}
{"VCS_COMP_START_TIME": 1731594666.459490595}
{"VCS_COMP_END_TIME": 1731594714.796908648}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D0"}
{"vcs1": {"peak_mem": 332956}}
{"stitch_vcselab": {"peak_mem": 231548}}
