// Seed: 1404420594
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout  wand  id_0,
    output logic id_1,
    input  logic id_2,
    input  tri0  id_3
    , id_6,
    input  uwire id_4
);
  always @* begin : LABEL_0
    id_1 <= id_2;
    id_1 = 1;
    id_0 = 1;
    $display(1);
    #1;
    id_1 <= 1'd0;
    id_6 <= 1;
  end
  module_0 modCall_1 ();
endmodule
