 
{
    
    "BENCHMARKS": {
        "adc_ctrl": {
            "status": "inactive",
            "top": "adc_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
               "Clock2": "clk_aon_i"
            }
        },
        "aes": {
            "status": "inactive",
            "top": "aes",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i"
            }
        },
        "aon_timer": {
            "status": "inactive",
            "top": "aon_timer",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_aon_i"
            }
        },
        "clkmgr": {
            "status": "inactive",
            "top": "clkmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_main_i",
                "Clock3": "clk_fixed_i",
                "Clock4": "clk_usb_48mhz_i"
            }
        },
        "csrng": {
            "status": "inactive",
            "top": "csrng",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng.v",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "edn_core": {
            "status": "inactive",
            "top": "csrng",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "entropy_src": {
            "status": "inactive",
            "top": "entropy_src",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "flash_ctrl": {
            "status": "inactive",
            "top": "flash_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_otp_i"
            }
        },
        "gpio": {
            "status": "inactive",
            "top": "gpio",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "hmac": {
            "status": "inactive",
            "top": "gpio",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "i2c": {
            "status": "inactive",
            "top": "i2c",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "keymgr": {
            "status": "inactive",
            "top": "keymgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i"
            }
        },
        "kmac": {
            "status": "inactive",
            "top": "kmac",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "lc_ctrl": {
            "status": "inactive",
            "top": "lc_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_kmac_i"
            }
        },
        "otbn": {
            "status": "inactive",
            "top": "otbn",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "otp_ctrl": {
            "status": "inactive",
            "top": "otp_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i"
            }
        },
        "pattgen": {
            "status": "inactive",
            "top": "pattgen",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "pinmux": {
            "status": "inactive",
            "top": "pinmux",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "prim": {
            "status": "inactive",
            "top": "prim",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "prim_generic": {
            "status": "inactive",
            "top": "prim_generic",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/prim_generic/rtl/prim_generic.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "prim_xilinx": {
            "status": "inactive",
            "top": "prim_xilinx",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl/prim_xilinx.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pwm": {
            "status": "inactive",
            "top": "pwm",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/pwm/rtl/pwm.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_core_i"
            }
        },
        "pwrmgr": {
            "status": "inactive",
            "top": "pwrmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/pwrmgr/rtl/pwrmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_slow_i",
                "Clock2": "clk_i",
                "Clock3": "clk_esc_i"
            }
        },
        "rom_ctrl": {
            "status": "inactive",
            "top": "rom_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/rom_ctrl/rtl/rom_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rstmgr": {
            "status": "inactive",
            "top": "rstmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/rstmgr/rtl/rstmgr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i",
                "Clock3": "clk_io_div4_i",
                "Clock4": "clk_main_i",
                "Clock5": "clk_io_i",
                "Clock6": "clk_io_div2_i",
                "Clock7": "clk_usb_i"
            }
        },
        "rv_core_ibex": {
            "status": "inactive",
            "top": "rstmgr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/rv_core_ibex/rtl/rv_core_ibex.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i",
                "Clock3": "clk_esc_i"
            }
        },
        "rv_dm": {
            "status": "inactive",
            "top": "rv_dm",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/rv_dm/rtl/rv_dm.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rv_timer": {
            "status": "inactive",
            "top": "rv_dm",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/rv_timer/rtl/rv_timer.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "spi_device": {
            "status": "inactive",
            "top": "spi_device",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/spi_device/rtl/spi_device.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_spi_in_i",
                "Clock3": "clk_spi_out_i"
            }
        },
        "spi_host": {
            "status": "inactive",
            "top": "spi_host",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/spi_host/rtl/spi_host.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sram_ctrl": {
            "status": "inactive",
            "top": "sram_ctrl",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/sram_ctrl/rtl/sram_ctrl.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "tlul": {
            "status": "inactive",
            "top": "tlul",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/tlul/rtl/tlul.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "trial1": {
            "status": "inactive",
            "top": "trial1",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/trial1/rtl/trial1.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "uart": {
            "status": "inactive",
            "top": "uart",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/uart/rtl/uart.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usb_fs_nb_pe": {
            "status": "inactive",
            "top": "usb_fs_nb_pe",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/usb_fs_nb_pe/rtl/usb_fs_nb_pe.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usbdev": {
            "status": "inactive",
            "top": "usbdev",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/usbdev/rtl/usbdev.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_usb_48mhz_i"
            }
        },
        "usbuart": {
            "status": "inactive",
            "top": "usbuart",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/opentitan/ip/usbuart/rtl/usbuart.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_usb_48mhz_i"
            }
        }
    }
}
