Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 12 14:57:17 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_Waterfall_timing_summary_routed.rpt -pb Lab5_Waterfall_timing_summary_routed.pb -rpx Lab5_Waterfall_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_Waterfall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.458        0.000                      0                   99        0.196        0.000                      0                   99        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.458        0.000                      0                   99        0.196        0.000                      0                   99        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.641ns (55.910%)  route 1.294ns (44.090%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.427 r  t_reg[-1]_i_2/O[0]
                         net (fo=3, routed)           0.753     8.181    p_1_in[13]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.621    14.639    d_reg
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.665ns (55.261%)  route 1.348ns (44.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.451 r  t_reg[-1]_i_2/O[2]
                         net (fo=3, routed)           0.807     8.259    p_1_in[15]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.539    14.721    d_reg
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 1.746ns (61.093%)  route 1.112ns (38.907%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.532 r  t_reg[-1]_i_2/O[1]
                         net (fo=3, routed)           0.571     8.104    p_1_in[14]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.628    d_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.740ns (60.308%)  route 1.145ns (39.692%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.526 r  t_reg[-1]_i_2/O[3]
                         net (fo=3, routed)           0.605     8.131    p_1_in[16]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    14.715    d_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.629ns (59.744%)  route 1.098ns (40.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.415 r  t_reg[-5]_i_1/O[1]
                         net (fo=3, routed)           0.557     7.972    p_1_in[10]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    14.628    d_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 1.506ns (53.915%)  route 1.287ns (46.085%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.292 r  t_reg[-9]_i_1/O[3]
                         net (fo=3, routed)           0.747     8.039    p_1_in[8]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.545    14.715    d_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.548ns (57.192%)  route 1.159ns (42.808%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.334 r  t_reg[-5]_i_1/O[2]
                         net (fo=3, routed)           0.618     7.952    p_1_in[11]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.627    14.633    d_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.740ns (64.548%)  route 0.956ns (35.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.526 r  t_reg[-1]_i_2/O[3]
                         net (fo=3, routed)           0.415     7.941    p_1_in[16]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    14.627    d_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.407ns (52.259%)  route 1.285ns (47.741%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.193 r  t_reg[-9]_i_1/O[0]
                         net (fo=3, routed)           0.745     7.938    p_1_in[5]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.621    14.639    d_reg
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.623ns (58.631%)  route 1.145ns (41.369%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.409 r  t_reg[-5]_i_1/O[3]
                         net (fo=3, routed)           0.605     8.014    p_1_in[12]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.545    14.715    d_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mmc0/q_reg[0]/Q
                         net (fo=11, routed)          0.143     1.775    mmc0/q[0]
    SLICE_X10Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  mmc0/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    mmc0/q_0[5]
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.840     2.005    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[5]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.120     1.623    mmc0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mmc0/q_reg[0]/Q
                         net (fo=11, routed)          0.147     1.779    mmc0/q[0]
    SLICE_X10Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  mmc0/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    mmc0/q_0[6]
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.840     2.005    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[6]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.624    mmc0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mmc0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.593%)  route 0.160ns (43.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  mmc0/q_reg[7]/Q
                         net (fo=6, routed)           0.160     1.815    mmc0/q[7]
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  mmc0/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    mmc0/q_0[7]
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.840     2.005    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  mmc0/q_reg[7]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.611    mmc0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  t_reg[-10]/Q
                         net (fo=1, routed)           0.114     1.770    t[-10]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  t_reg[-9]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.880    p_1_in[7]
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.842     2.007    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.130     1.621    t_reg[-10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.573     1.492    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  t_reg[-14]/Q
                         net (fo=1, routed)           0.114     1.771    t[-14]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  t_reg[-13]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.881    p_1_in[3]
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.844     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.130     1.622    t_reg[-14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  t_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  t_reg[-2]/Q
                         net (fo=1, routed)           0.114     1.769    t[-2]
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  t_reg[-1]_i_2/O[2]
                         net (fo=3, routed)           0.000     1.879    p_1_in[15]
    SLICE_X12Y64         FDRE                                         r  t_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  t_reg[-2]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X12Y64         FDRE (Hold_fdre_C_D)         0.130     1.620    t_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mmc0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.570     1.489    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  mmc0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  mmc0/q_reg[3]/Q
                         net (fo=5, routed)           0.166     1.797    mmc0/q[3]
    SLICE_X11Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  mmc0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    mmc0/q_0[2]
    SLICE_X11Y66         FDRE                                         r  mmc0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  mmc0/q_reg[2]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.092     1.581    mmc0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 t_reg[-17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.573     1.492    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  t_reg[-17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  t_reg[-17]/Q
                         net (fo=2, routed)           0.175     1.832    t[-17]
    SLICE_X12Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  t[-17]_i_1/O
                         net (fo=3, routed)           0.000     1.877    p_1_in[0]
    SLICE_X12Y60         FDRE                                         r  t_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.844     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  t_reg[-17]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.120     1.612    t_reg[-17]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.277%)  route 0.212ns (53.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mmc0/q_reg[0]/Q
                         net (fo=11, routed)          0.212     1.844    mmc0/q[0]
    SLICE_X11Y65         LUT5 (Prop_lut5_I2_O)        0.042     1.886 r  mmc0/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.886    mmc0/q_0[8]
    SLICE_X11Y65         FDRE                                         r  mmc0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.840     2.005    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  mmc0/q_reg[8]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.107     1.597    mmc0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 t_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  t_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  t_reg[-2]/Q
                         net (fo=1, routed)           0.114     1.769    t[-2]
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.915 r  t_reg[-1]_i_2/O[3]
                         net (fo=3, routed)           0.000     1.915    p_1_in[16]
    SLICE_X12Y64         FDRE                                         r  t_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  t_reg[-1]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X12Y64         FDRE (Hold_fdre_C_D)         0.130     1.620    t_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y24     d_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y65    mmc0/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y66    LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y63    LED_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y67    LED_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y67    LED_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y63    LED_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y63    LED_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y59    LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y59    LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[9]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y64    t_reg[-1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y67    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y67    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y67    LED_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y65    mmc0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y65    mmc0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y66    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y66    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y63    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y67    LED_reg[11]/C



