# Compile of lfsr_16.v was successful.
vsim -gui work.tb_lfsr_16
# vsim -gui work.tb_lfsr_16 
# Start time: 21:28:55 on Sep 15,2024
# Loading work.tb_lfsr_16
# Loading work.lfsr_16
add wave -position end  sim:/tb_lfsr_16/clk
add wave -position end  sim:/tb_lfsr_16/reset_n
add wave -position end  sim:/tb_lfsr_16/enable
add wave -position end  sim:/tb_lfsr_16/lfsr
run -all
#                    0 enable = x, lfsr = 0xxxxx
#                    1 enable = 0, lfsr = 0x1001
#                    4 enable = 1, lfsr = 0x1001
#                    5 enable = 1, lfsr = 0x2003
#                    6 enable = 1, lfsr = 0x4007
#                    7 enable = 1, lfsr = 0x800e
#                    8 enable = 1, lfsr = 0x001d
#                    9 enable = 1, lfsr = 0x003a
#                   10 enable = 1, lfsr = 0x0074
#                   11 enable = 1, lfsr = 0x00e8
#                   12 enable = 1, lfsr = 0x01d0
#                   13 enable = 1, lfsr = 0x03a0
#                   14 enable = 0, lfsr = 0x0740
# ** Note: $stop    : D:/FPGA/Verilog-Labs/061.lfsr_16/lfsr_16.v(61)
#    Time: 20 us  Iteration: 0  Instance: /tb_lfsr_16
# Break in Module tb_lfsr_16 at D:/FPGA/Verilog-Labs/061.lfsr_16/lfsr_16.v line 61
quit -sim
# End time: 21:32:27 on Sep 15,2024, Elapsed time: 0:03:32
# Errors: 0, Warnings: 5
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of counter_nbit.v was successful.
vsim -gui work.tb_counter_nbit
# vsim -gui work.tb_counter_nbit 
# Start time: 21:44:44 on Sep 15,2024
# Loading work.tb_counter_nbit
# Loading work.counter_nbit
add wave -position end  sim:/tb_counter_nbit/CNT_WIDTH
add wave -position end  sim:/tb_counter_nbit/clk
add wave -position end  sim:/tb_counter_nbit/reset_n
add wave -position end  sim:/tb_counter_nbit/counter
run -all
#                    0 counter = x
#                    1 counter = 0
#                    3 counter = 1
#                    4 counter = 2
#                    5 counter = 3
#                    6 counter = 4
#                    7 counter = 5
#                    8 counter = 6
#                    9 counter = 7
#                   10 counter = 0
#                   11 counter = 1
#                   12 counter = 2
#                   13 counter = 3
#                   14 counter = 4
#                   15 counter = 5
#                   16 counter = 6
#                   17 counter = 7
#                   18 counter = 0
#                   19 counter = 1
#                   20 counter = 2
# ** Note: $stop    : D:/FPGA/Verilog-Labs/062.counter_nbit/counter_nbit.v(54)
#    Time: 20 us  Iteration: 0  Instance: /tb_counter_nbit
# Break in Module tb_counter_nbit at D:/FPGA/Verilog-Labs/062.counter_nbit/counter_nbit.v line 54
quit 0-sim
# unknown switch: 0-sim
quit -sim
# End time: 21:45:59 on Sep 15,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 6
