library verilog;
use verilog.vl_types.all;
entity pc is
    port(
        br_addr         : in     vl_logic_vector(15 downto 0);
        pc_sel          : in     vl_logic;
        pc_write        : in     vl_logic;
        pc_rst          : in     vl_logic;
        pc_out          : out    vl_logic_vector(15 downto 0);
        pc_inc          : out    vl_logic_vector(15 downto 0)
    );
end pc;
