// Seed: 3077571036
module module_0 (
    output wire  id_0,
    output wire  id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri0  id_4
);
  assign id_0 = 1;
  wire [-1 : 1] id_6;
  wire [-1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd16,
    parameter id_2 = 32'd10
) (
    input uwire _id_0,
    output wor id_1,
    input supply0 _id_2,
    output supply0 id_3,
    output supply1 id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire [id_0 : id_2] id_7;
endmodule
