$date
	Sat May 10 07:43:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1x2_tb $end
$var wire 2 ! y [1:0] $end
$var reg 1 " a $end
$var reg 1 # en $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 % a $end
$var wire 1 & en $end
$var wire 1 ' s $end
$var wire 2 ( y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
b0 !
$end
#10
1#
1&
#20
b1 !
b1 (
1"
1%
#30
b10 !
b10 (
1$
1'
#40
