{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603460369703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603460369744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:39:28 2020 " "Processing started: Fri Oct 23 08:39:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603460369744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460369744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_final -c lab8_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460369745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603460372115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603460372116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/lab8_soc_final.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/lab8_soc_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final " "Found entity 1: lab8_soc_final" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_irq_mapper " "Found entity 1: lab8_soc_final_irq_mapper" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_final_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_final_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_final_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_final_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404800 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404800 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404800 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_007_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404869 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router_007 " "Found entity 2: lab8_soc_final_mm_interconnect_0_router_007" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404879 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_final_mm_interconnect_0_router_002" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603460404885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404892 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router " "Found entity 2: lab8_soc_final_mm_interconnect_0_router" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_usb_rst " "Found entity 1: lab8_soc_final_usb_rst" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_usb_gpx " "Found entity 1: lab8_soc_final_usb_gpx" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_timer_0 " "Found entity 1: lab8_soc_final_timer_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sysid_qsys_0 " "Found entity 1: lab8_soc_final_sysid_qsys_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_spi_0 " "Found entity 1: lab8_soc_final_spi_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460404995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460404995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_final_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405011 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_final_sdram_pll_stdsync_sv6" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405011 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_sdram_pll_altpll_vg92 " "Found entity 3: lab8_soc_final_sdram_pll_altpll_vg92" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405011 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_sdram_pll " "Found entity 4: lab8_soc_final_sdram_pll" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sdram_input_efifo_module " "Found entity 1: lab8_soc_final_sdram_input_efifo_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405026 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_sdram " "Found entity 2: lab8_soc_final_sdram" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_onchip_memory2_0 " "Found entity 1: lab8_soc_final_onchip_memory2_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0 " "Found entity 1: lab8_soc_final_nios2_gen2_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_final_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_final_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_final_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_final_nios2_gen2_0_cpu" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_leds_pio " "Found entity 1: lab8_soc_final_leds_pio" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_keycode " "Found entity 1: lab8_soc_final_keycode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_key " "Found entity 1: lab8_soc_final_key" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_final_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405240 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_final_jtag_uart_0_scfifo_w" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405240 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_final_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405240 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_final_jtag_uart_0_scfifo_r" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405240 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_final_jtag_uart_0 " "Found entity 5: lab8_soc_final_jtag_uart_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_hex_digits_pio " "Found entity 1: lab8_soc_final_hex_digits_pio" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603460405285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460405320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460405320 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603460405350 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603460405350 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603460405350 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603460405353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_spi_0.v(402) " "Verilog HDL or VHDL warning at lab8_soc_final_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603460405355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603460405659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab8.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460405731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final lab8_soc_final:u0 " "Elaborating entity \"lab8_soc_final\" for hierarchy \"lab8_soc_final:u0\"" {  } { { "lab8.sv" "u0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460405805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_hex_digits_pio lab8_soc_final:u0\|lab8_soc_final_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab8_soc_final_hex_digits_pio\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_hex_digits_pio:hex_digits_pio\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460405928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_final_jtag_uart_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460405974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0_scfifo_w lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_final_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "the_lab8_soc_final_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460406556 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460406556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460406673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460406673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460406765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460406765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460406847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460406847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460406859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460406998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460406998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460407012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460407149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460407149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460407165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460407321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460407321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460407336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0_scfifo_r lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_r:the_lab8_soc_final_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_final_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_r:the_lab8_soc_final_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "the_lab8_soc_final_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460407413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "lab8_soc_final_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460408085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460408152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460408153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460408153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460408153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460408153 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460408153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460409258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460409582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_key lab8_soc_final:u0\|lab8_soc_final_key:key " "Elaborating entity \"lab8_soc_final_key\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_key:key\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "key" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460409707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_keycode lab8_soc_final:u0\|lab8_soc_final_keycode:keycode " "Elaborating entity \"lab8_soc_final_keycode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_keycode:keycode\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "keycode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460409783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_leds_pio lab8_soc_final:u0\|lab8_soc_final_leds_pio:leds_pio " "Elaborating entity \"lab8_soc_final_leds_pio\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_leds_pio:leds_pio\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "leds_pio" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460409974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_final_nios2_gen2_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_test_bench lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_test_bench:the_lab8_soc_final_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_test_bench:the_lab8_soc_final_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460410736 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460410736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460410888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460410888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460410981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460411356 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460411356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460411965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460412375 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460412375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460412509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460412509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460412879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413268 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460413268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_onchip_memory2_0 lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_final_onchip_memory2_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_final_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_final_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460413586 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460413586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rog1 " "Found entity 1: altsyncram_rog1" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_rog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460413726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460413726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rog1 lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated " "Elaborating entity \"altsyncram_rog1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460413733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram lab8_soc_final:u0\|lab8_soc_final_sdram:sdram " "Elaborating entity \"lab8_soc_final_sdram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sdram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_input_efifo_module lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|lab8_soc_final_sdram_input_efifo_module:the_lab8_soc_final_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_final_sdram_input_efifo_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|lab8_soc_final_sdram_input_efifo_module:the_lab8_soc_final_sdram_input_efifo_module\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "the_lab8_soc_final_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_final_sdram_pll\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_stdsync_sv6 lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_final_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_dffpipe_l2c lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_final_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_final_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_final_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_altpll_vg92 lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab8_soc_final_sdram_pll_altpll_vg92\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_spi_0 lab8_soc_final:u0\|lab8_soc_final_spi_0:spi_0 " "Elaborating entity \"lab8_soc_final_spi_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_spi_0:spi_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "spi_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sysid_qsys_0 lab8_soc_final:u0\|lab8_soc_final_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_final_sysid_qsys_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_timer_0 lab8_soc_final:u0\|lab8_soc_final_timer_0:timer_0 " "Elaborating entity \"lab8_soc_final_timer_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_timer_0:timer_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "timer_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_usb_gpx lab8_soc_final:u0\|lab8_soc_final_usb_gpx:usb_gpx " "Elaborating entity \"lab8_soc_final_usb_gpx\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_usb_gpx:usb_gpx\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_usb_rst lab8_soc_final:u0\|lab8_soc_final_usb_rst:usb_rst " "Elaborating entity \"lab8_soc_final_usb_rst\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_usb_rst:usb_rst\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "usb_rst" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460414999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460416988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\|lab8_soc_final_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\|lab8_soc_final_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_002 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_002_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\|lab8_soc_final_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\|lab8_soc_final_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_007 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_007\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_007_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\|lab8_soc_final_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\|lab8_soc_final_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460417909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_cmd_demux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_cmd_mux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_rsp_demux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_rsp_mux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460418985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603460419056 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603460419058 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603460419058 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460419976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 6254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_irq_mapper lab8_soc_final:u0\|lab8_soc_final_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_final_irq_mapper\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_irq_mapper:irq_mapper\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc_final:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "rst_controller" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc_final:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "lab8.sv" "vc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603460420643 "|lab8|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603460420644 "|lab8|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:b0 " "Elaborating entity \"ball\" for hierarchy \"ball:b0\"" {  } { { "lab8.sv" "b0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(64) " "Verilog HDL assignment warning at ball.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603460420688 "|lab8|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(82) " "Verilog HDL assignment warning at ball.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603460420688 "|lab8|ball:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "lab8.sv" "cm" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460420744 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603460427902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.23.08:40:45 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl " "2020.10.23.08:40:45 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460445152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460450439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460450888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460453613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460453825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460454025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460454280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460454294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460454297 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603460455087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld590eee0f/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460455617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460455617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460455865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460455865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460455934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460455934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460456116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460456116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460456354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460456354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460456354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460456557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460456557 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603460463956 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603460463956 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460468657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460468657 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603460468657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460468873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603460468874 ""}  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603460468874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603460468977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460468977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603460470223 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603460470597 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603460470597 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603460470597 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603460470597 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603460470597 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603460470597 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603460470598 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1603460470598 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603460470599 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1603460470599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 356 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 352 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 243 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 132 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 398 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 253 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" 181 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603460470684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603460470685 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460473983 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603460473983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603460473984 "|lab8|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603460473984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460474585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603460479367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603460480367 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1603460480367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460482516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603460487774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603460487774 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603460489949 "|lab8|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603460489949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4963 " "Implemented 4963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4668 " "Implemented 4668 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1603460489953 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1603460489953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603460489953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603460490193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:41:30 2020 " "Processing ended: Fri Oct 23 08:41:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603460490193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603460490193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603460490193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603460490193 ""}
