// Seed: 809450218
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = id_1;
  logic id_5;
  logic id_6 = id_2;
endmodule
