// Seed: 2180403685
`define pp_12 0
`timescale 1 ps / 1ps
`define pp_13 0
`define pp_14 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output type_10 id_3,
    input logic id_4,
    input logic id_5,
    input wand id_6,
    output reg id_7,
    input id_8
);
  assign id_2[1'd0 : 1'b0] = id_0;
  type_15 id_9 (
      .id_0(id_7),
      .id_1((id_1)),
      .id_2(id_0),
      .id_3(id_6[1'b0]),
      .id_4(id_6),
      .id_5(1)
  );
  always @(posedge 1, posedge 1) id_7 <= id_0;
  assign id_3 = id_9;
endmodule
`define pp_15 0
`default_nettype id_16 `default_nettype id_17 `timescale 1ps / 1ps
`define pp_18 0
`define pp_19 0
`timescale 1 ps / 1ps
module module_1 (
    input id_0,
    output logic id_1,
    output id_2,
    output supply1 id_3,
    output tri0 id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11
);
  logic id_12;
  logic id_13;
  logic id_14;
  assign id_3[1] = id_8;
  logic id_15;
  logic id_16;
  always @(posedge id_7 or posedge id_0);
  wand id_17;
  type_28(
      1, id_5
  );
  type_29 id_18 (
      .id_0({1{id_1}}),
      .id_1(id_17[1]),
      .id_2(1'b0 - 1),
      .id_3(1),
      .id_4(1)
  );
  assign id_4[1] = id_13;
  logic id_19;
endmodule
