

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_VITIS_LOOP_248_1'
================================================================
* Date:           Sun Oct 12 10:03:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_248_1  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     122|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     122|     251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_164_32_1_1_U397  |mux_164_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_366_p2     |         +|   0|  0|  23|          16|           1|
    |and_ln250_1_fu_495_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln250_fu_489_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln248_fu_326_p2    |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln250_1_fu_459_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln250_2_fu_471_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln250_3_fu_477_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln250_fu_453_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln250_1_fu_483_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln250_fu_465_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_3_fu_501_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 132|         100|          62|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|   16|         32|
    |ap_sig_allocacmp_max_val_1_load_1  |   9|          2|   32|         64|
    |i_fu_84                            |   9|          2|   16|         32|
    |max_val_1_fu_80                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   98|        196|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_84                           |  16|   0|   16|          0|
    |icmp_ln248_reg_531                |   1|   0|    1|          0|
    |max_val_1_fu_80                   |  32|   0|   32|          0|
    |max_val_1_load_1_reg_620          |  32|   0|   32|          0|
    |max_val_2_reg_627                 |  32|   0|   32|          0|
    |trunc_ln250_reg_615               |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|   0|  122|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_opcode  |  out|    5|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_dout0   |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|max_val               |   in|   32|     ap_none|                                       max_val|        scalar|
|x_0_address0          |  out|   11|   ap_memory|                                           x_0|         array|
|x_0_ce0               |  out|    1|   ap_memory|                                           x_0|         array|
|x_0_q0                |   in|   32|   ap_memory|                                           x_0|         array|
|x_1_address0          |  out|   11|   ap_memory|                                           x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                           x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                           x_1|         array|
|x_2_address0          |  out|   11|   ap_memory|                                           x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                           x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                           x_2|         array|
|x_3_address0          |  out|   11|   ap_memory|                                           x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                           x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                           x_3|         array|
|x_4_address0          |  out|   11|   ap_memory|                                           x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                           x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                           x_4|         array|
|x_5_address0          |  out|   11|   ap_memory|                                           x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                           x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                           x_5|         array|
|x_6_address0          |  out|   11|   ap_memory|                                           x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                           x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                           x_6|         array|
|x_7_address0          |  out|   11|   ap_memory|                                           x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                           x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                           x_7|         array|
|x_8_address0          |  out|   11|   ap_memory|                                           x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                           x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                           x_8|         array|
|x_9_address0          |  out|   11|   ap_memory|                                           x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                           x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                           x_9|         array|
|x_10_address0         |  out|   11|   ap_memory|                                          x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                          x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                          x_10|         array|
|x_11_address0         |  out|   11|   ap_memory|                                          x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                                          x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                                          x_11|         array|
|x_12_address0         |  out|   11|   ap_memory|                                          x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                          x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                          x_12|         array|
|x_13_address0         |  out|   11|   ap_memory|                                          x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                                          x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                                          x_13|         array|
|x_14_address0         |  out|   11|   ap_memory|                                          x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                          x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                          x_14|         array|
|x_15_address0         |  out|   11|   ap_memory|                                          x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                                          x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                                          x_15|         array|
|max_val_1_out         |  out|   32|      ap_vld|                                 max_val_1_out|       pointer|
|max_val_1_out_ap_vld  |  out|    1|      ap_vld|                                 max_val_1_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [activation_accelerator.cpp:250]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.10ns)   --->   "%icmp_ln248 = icmp_eq  i16 %i_1, i16 32768" [activation_accelerator.cpp:248]   --->   Operation 13 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32767, i64 32767, i64 32767"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.body.split, void %for.body40.preheader.exitStub" [activation_accelerator.cpp:248]   --->   Operation 15 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_1, i32 4, i32 14" [activation_accelerator.cpp:250]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i11 %lshr_ln" [activation_accelerator.cpp:250]   --->   Operation 17 'zext' 'zext_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_0_addr_1 = getelementptr i32 %x_0, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 18 'getelementptr' 'x_0_addr_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 19 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 20 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 21 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 22 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 23 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 24 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 25 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 26 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 27 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 28 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 29 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 30 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 31 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 32 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 33 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i16 %i_1" [activation_accelerator.cpp:250]   --->   Operation 34 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr_1" [activation_accelerator.cpp:250]   --->   Operation 35 'load' 'x_0_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:250]   --->   Operation 36 'load' 'x_1_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:250]   --->   Operation 37 'load' 'x_2_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:250]   --->   Operation 38 'load' 'x_3_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:250]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:250]   --->   Operation 40 'load' 'x_5_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:250]   --->   Operation 41 'load' 'x_6_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:250]   --->   Operation 42 'load' 'x_7_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:250]   --->   Operation 43 'load' 'x_8_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:250]   --->   Operation 44 'load' 'x_9_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:250]   --->   Operation 45 'load' 'x_10_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:250]   --->   Operation 46 'load' 'x_11_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:250]   --->   Operation 47 'load' 'x_12_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:250]   --->   Operation 48 'load' 'x_13_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:250]   --->   Operation 49 'load' 'x_14_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:250]   --->   Operation 50 'load' 'x_15_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "%add_ln248 = add i16 %i_1, i16 1" [activation_accelerator.cpp:248]   --->   Operation 51 'add' 'add_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln248 = store i16 %add_ln248, i16 %i" [activation_accelerator.cpp:248]   --->   Operation 52 'store' 'store_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%max_val_1_load_1 = load i32 %max_val_1" [activation_accelerator.cpp:250]   --->   Operation 53 'load' 'max_val_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr_1" [activation_accelerator.cpp:250]   --->   Operation 54 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:250]   --->   Operation 55 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:250]   --->   Operation 56 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:250]   --->   Operation 57 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:250]   --->   Operation 58 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:250]   --->   Operation 59 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:250]   --->   Operation 60 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:250]   --->   Operation 61 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:250]   --->   Operation 62 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:250]   --->   Operation 63 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:250]   --->   Operation 64 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:250]   --->   Operation 65 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:250]   --->   Operation 66 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:250]   --->   Operation 67 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:250]   --->   Operation 68 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:250]   --->   Operation 69 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%max_val_2 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_0_load, i32 %x_1_load, i32 %x_2_load, i32 %x_3_load, i32 %x_4_load, i32 %x_5_load, i32 %x_6_load, i32 %x_7_load, i32 %x_8_load, i32 %x_9_load, i32 %x_10_load, i32 %x_11_load, i32 %x_12_load, i32 %x_13_load, i32 %x_14_load, i32 %x_15_load, i4 %trunc_ln250" [activation_accelerator.cpp:250]   --->   Operation 70 'mux' 'max_val_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 71 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1"   --->   Operation 92 'load' 'max_val_1_load' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_1_out, i32 %max_val_1_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [activation_accelerator.cpp:249]   --->   Operation 72 'specpipeline' 'specpipeline_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [activation_accelerator.cpp:248]   --->   Operation 73 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i32 %max_val_2" [activation_accelerator.cpp:250]   --->   Operation 74 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln250, i32 23, i32 30" [activation_accelerator.cpp:250]   --->   Operation 75 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln250_1 = trunc i32 %bitcast_ln250" [activation_accelerator.cpp:250]   --->   Operation 76 'trunc' 'trunc_ln250_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln250_1 = bitcast i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 77 'bitcast' 'bitcast_ln250_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln250_1, i32 23, i32 30" [activation_accelerator.cpp:250]   --->   Operation 78 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln250_2 = trunc i32 %bitcast_ln250_1" [activation_accelerator.cpp:250]   --->   Operation 79 'trunc' 'trunc_ln250_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.84ns)   --->   "%icmp_ln250 = icmp_ne  i8 %tmp, i8 255" [activation_accelerator.cpp:250]   --->   Operation 80 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.05ns)   --->   "%icmp_ln250_1 = icmp_eq  i23 %trunc_ln250_1, i23 0" [activation_accelerator.cpp:250]   --->   Operation 81 'icmp' 'icmp_ln250_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%or_ln250 = or i1 %icmp_ln250_1, i1 %icmp_ln250" [activation_accelerator.cpp:250]   --->   Operation 82 'or' 'or_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.84ns)   --->   "%icmp_ln250_2 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:250]   --->   Operation 83 'icmp' 'icmp_ln250_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.05ns)   --->   "%icmp_ln250_3 = icmp_eq  i23 %trunc_ln250_2, i23 0" [activation_accelerator.cpp:250]   --->   Operation 84 'icmp' 'icmp_ln250_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%or_ln250_1 = or i1 %icmp_ln250_3, i1 %icmp_ln250_2" [activation_accelerator.cpp:250]   --->   Operation 85 'or' 'or_ln250_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 86 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%and_ln250 = and i1 %or_ln250, i1 %or_ln250_1" [activation_accelerator.cpp:250]   --->   Operation 87 'and' 'and_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln250_1 = and i1 %and_ln250, i1 %tmp_2" [activation_accelerator.cpp:250]   --->   Operation 88 'and' 'and_ln250_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_3 = select i1 %and_ln250_1, i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 89 'select' 'max_val_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln248 = store i32 %max_val_3, i32 %max_val_1" [activation_accelerator.cpp:248]   --->   Operation 90 'store' 'store_ln248' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.body" [activation_accelerator.cpp:248]   --->   Operation 91 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_1          (alloca           ) [ 0111]
i                  (alloca           ) [ 0100]
max_val_read       (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_1                (load             ) [ 0000]
icmp_ln248         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
br_ln248           (br               ) [ 0000]
lshr_ln            (partselect       ) [ 0000]
zext_ln250         (zext             ) [ 0000]
x_0_addr_1         (getelementptr    ) [ 0110]
x_1_addr           (getelementptr    ) [ 0110]
x_2_addr           (getelementptr    ) [ 0110]
x_3_addr           (getelementptr    ) [ 0110]
x_4_addr           (getelementptr    ) [ 0110]
x_5_addr           (getelementptr    ) [ 0110]
x_6_addr           (getelementptr    ) [ 0110]
x_7_addr           (getelementptr    ) [ 0110]
x_8_addr           (getelementptr    ) [ 0110]
x_9_addr           (getelementptr    ) [ 0110]
x_10_addr          (getelementptr    ) [ 0110]
x_11_addr          (getelementptr    ) [ 0110]
x_12_addr          (getelementptr    ) [ 0110]
x_13_addr          (getelementptr    ) [ 0110]
x_14_addr          (getelementptr    ) [ 0110]
x_15_addr          (getelementptr    ) [ 0110]
trunc_ln250        (trunc            ) [ 0110]
add_ln248          (add              ) [ 0000]
store_ln248        (store            ) [ 0000]
max_val_1_load_1   (load             ) [ 0101]
x_0_load           (load             ) [ 0000]
x_1_load           (load             ) [ 0000]
x_2_load           (load             ) [ 0000]
x_3_load           (load             ) [ 0000]
x_4_load           (load             ) [ 0000]
x_5_load           (load             ) [ 0000]
x_6_load           (load             ) [ 0000]
x_7_load           (load             ) [ 0000]
x_8_load           (load             ) [ 0000]
x_9_load           (load             ) [ 0000]
x_10_load          (load             ) [ 0000]
x_11_load          (load             ) [ 0000]
x_12_load          (load             ) [ 0000]
x_13_load          (load             ) [ 0000]
x_14_load          (load             ) [ 0000]
x_15_load          (load             ) [ 0000]
max_val_2          (mux              ) [ 0101]
specpipeline_ln249 (specpipeline     ) [ 0000]
specloopname_ln248 (specloopname     ) [ 0000]
bitcast_ln250      (bitcast          ) [ 0000]
tmp                (partselect       ) [ 0000]
trunc_ln250_1      (trunc            ) [ 0000]
bitcast_ln250_1    (bitcast          ) [ 0000]
tmp_1              (partselect       ) [ 0000]
trunc_ln250_2      (trunc            ) [ 0000]
icmp_ln250         (icmp             ) [ 0000]
icmp_ln250_1       (icmp             ) [ 0000]
or_ln250           (or               ) [ 0000]
icmp_ln250_2       (icmp             ) [ 0000]
icmp_ln250_3       (icmp             ) [ 0000]
or_ln250_1         (or               ) [ 0000]
tmp_2              (fcmp             ) [ 0000]
and_ln250          (and              ) [ 0000]
and_ln250_1        (and              ) [ 0000]
max_val_3          (select           ) [ 0000]
store_ln248        (store            ) [ 0000]
br_ln248           (br               ) [ 0000]
max_val_1_load     (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_val_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16f32.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="max_val_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="max_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x_0_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_0_addr_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_1_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_2_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_3_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_3_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_4_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_5_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_5_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_6_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_7_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_7_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_8_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_9_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_9_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_10_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_11_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_11_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x_12_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_13_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_13_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_14_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_15_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_15_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_0_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_5_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_7_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_9_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_11_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_13_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_15_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_1_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln248_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lshr_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln250_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln250_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln248_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln248_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="max_val_1_load_1_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_load_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="max_val_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="32" slack="0"/>
<pin id="386" dir="0" index="4" bw="32" slack="0"/>
<pin id="387" dir="0" index="5" bw="32" slack="0"/>
<pin id="388" dir="0" index="6" bw="32" slack="0"/>
<pin id="389" dir="0" index="7" bw="32" slack="0"/>
<pin id="390" dir="0" index="8" bw="32" slack="0"/>
<pin id="391" dir="0" index="9" bw="32" slack="0"/>
<pin id="392" dir="0" index="10" bw="32" slack="0"/>
<pin id="393" dir="0" index="11" bw="32" slack="0"/>
<pin id="394" dir="0" index="12" bw="32" slack="0"/>
<pin id="395" dir="0" index="13" bw="32" slack="0"/>
<pin id="396" dir="0" index="14" bw="32" slack="0"/>
<pin id="397" dir="0" index="15" bw="32" slack="0"/>
<pin id="398" dir="0" index="16" bw="32" slack="0"/>
<pin id="399" dir="0" index="17" bw="4" slack="1"/>
<pin id="400" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="max_val_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="bitcast_ln250_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln250_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250_1/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="bitcast_ln250_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln250_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln250_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln250_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="23" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_1/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln250_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln250/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln250_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_2/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln250_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="23" slack="0"/>
<pin id="479" dir="0" index="1" bw="23" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_3/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln250_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln250_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln250_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln250/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln250_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln250_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="max_val_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="0" index="2" bw="32" slack="1"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln248_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="max_val_1_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_load/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="max_val_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln248_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln248 "/>
</bind>
</comp>

<comp id="535" class="1005" name="x_0_addr_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="1"/>
<pin id="537" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_0_addr_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="x_1_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="1"/>
<pin id="542" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_1_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="x_2_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="1"/>
<pin id="547" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="x_3_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="1"/>
<pin id="552" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_3_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="x_4_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="1"/>
<pin id="557" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="x_5_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="1"/>
<pin id="562" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_5_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="x_6_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="1"/>
<pin id="567" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="x_7_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="1"/>
<pin id="572" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_7_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="x_8_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="1"/>
<pin id="577" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="x_9_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="1"/>
<pin id="582" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_9_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="x_10_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="1"/>
<pin id="587" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="x_11_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="1"/>
<pin id="592" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_11_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="x_12_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="1"/>
<pin id="597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="x_13_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="1"/>
<pin id="602" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_13_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="x_14_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="1"/>
<pin id="607" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="x_15_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="1"/>
<pin id="612" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_15_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="trunc_ln250_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="620" class="1005" name="max_val_1_load_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1_load_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="max_val_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="78" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="101" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="108" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="115" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="122" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="129" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="136" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="143" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="150" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="157" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="164" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="171" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="178" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="185" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="192" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="199" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="206" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="88" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="359"><net_src comp="342" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="360"><net_src comp="342" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="365"><net_src comp="323" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="323" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="402"><net_src comp="213" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="403"><net_src comp="219" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="404"><net_src comp="225" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="405"><net_src comp="231" pin="3"/><net_sink comp="381" pin=4"/></net>

<net id="406"><net_src comp="237" pin="3"/><net_sink comp="381" pin=5"/></net>

<net id="407"><net_src comp="243" pin="3"/><net_sink comp="381" pin=6"/></net>

<net id="408"><net_src comp="249" pin="3"/><net_sink comp="381" pin=7"/></net>

<net id="409"><net_src comp="255" pin="3"/><net_sink comp="381" pin=8"/></net>

<net id="410"><net_src comp="261" pin="3"/><net_sink comp="381" pin=9"/></net>

<net id="411"><net_src comp="267" pin="3"/><net_sink comp="381" pin=10"/></net>

<net id="412"><net_src comp="273" pin="3"/><net_sink comp="381" pin=11"/></net>

<net id="413"><net_src comp="279" pin="3"/><net_sink comp="381" pin=12"/></net>

<net id="414"><net_src comp="285" pin="3"/><net_sink comp="381" pin=13"/></net>

<net id="415"><net_src comp="291" pin="3"/><net_sink comp="381" pin=14"/></net>

<net id="416"><net_src comp="297" pin="3"/><net_sink comp="381" pin=15"/></net>

<net id="417"><net_src comp="303" pin="3"/><net_sink comp="381" pin=16"/></net>

<net id="418"><net_src comp="381" pin="18"/><net_sink comp="309" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="72" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="419" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="445"><net_src comp="68" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="72" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="422" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="432" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="439" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="74" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="449" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="465" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="309" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="519"><net_src comp="80" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="527"><net_src comp="84" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="534"><net_src comp="326" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="101" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="543"><net_src comp="108" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="548"><net_src comp="115" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="553"><net_src comp="122" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="558"><net_src comp="129" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="563"><net_src comp="136" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="568"><net_src comp="143" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="573"><net_src comp="150" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="578"><net_src comp="157" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="583"><net_src comp="164" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="588"><net_src comp="171" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="593"><net_src comp="178" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="598"><net_src comp="185" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="603"><net_src comp="192" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="608"><net_src comp="199" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="613"><net_src comp="206" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="618"><net_src comp="362" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="381" pin=17"/></net>

<net id="623"><net_src comp="377" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="630"><net_src comp="381" pin="18"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="501" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0 | {}
	Port: x_1 | {}
	Port: x_2 | {}
	Port: x_3 | {}
	Port: x_4 | {}
	Port: x_5 | {}
	Port: x_6 | {}
	Port: x_7 | {}
	Port: x_8 | {}
	Port: x_9 | {}
	Port: x_10 | {}
	Port: x_11 | {}
	Port: x_12 | {}
	Port: x_13 | {}
	Port: x_14 | {}
	Port: x_15 | {}
	Port: max_val_1_out | {2 }
 - Input state : 
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : max_val | {1 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_0 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_1 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_2 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_3 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_4 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_5 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_6 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_7 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_8 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_9 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_10 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_11 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_12 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_13 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_14 | {1 2 }
	Port: float_safe_softmax_Pipeline_VITIS_LOOP_248_1 : x_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln248 : 2
		br_ln248 : 3
		lshr_ln : 2
		zext_ln250 : 3
		x_0_addr_1 : 4
		x_1_addr : 4
		x_2_addr : 4
		x_3_addr : 4
		x_4_addr : 4
		x_5_addr : 4
		x_6_addr : 4
		x_7_addr : 4
		x_8_addr : 4
		x_9_addr : 4
		x_10_addr : 4
		x_11_addr : 4
		x_12_addr : 4
		x_13_addr : 4
		x_14_addr : 4
		x_15_addr : 4
		trunc_ln250 : 2
		x_0_load : 5
		x_1_load : 5
		x_2_load : 5
		x_3_load : 5
		x_4_load : 5
		x_5_load : 5
		x_6_load : 5
		x_7_load : 5
		x_8_load : 5
		x_9_load : 5
		x_10_load : 5
		x_11_load : 5
		x_12_load : 5
		x_13_load : 5
		x_14_load : 5
		x_15_load : 5
		add_ln248 : 2
		store_ln248 : 3
	State 2
		max_val_2 : 1
		tmp_2 : 2
		write_ln0 : 1
	State 3
		tmp : 1
		trunc_ln250_1 : 1
		tmp_1 : 1
		trunc_ln250_2 : 1
		icmp_ln250 : 2
		icmp_ln250_1 : 2
		or_ln250 : 3
		icmp_ln250_2 : 2
		icmp_ln250_3 : 2
		or_ln250_1 : 3
		and_ln250 : 3
		and_ln250_1 : 3
		max_val_3 : 3
		store_ln248 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln248_fu_326    |    0    |    13   |
|          |    icmp_ln250_fu_453    |    0    |    11   |
|   icmp   |   icmp_ln250_1_fu_459   |    0    |    16   |
|          |   icmp_ln250_2_fu_471   |    0    |    11   |
|          |   icmp_ln250_3_fu_477   |    0    |    16   |
|----------|-------------------------|---------|---------|
|    mux   |     max_val_2_fu_381    |    0    |    65   |
|----------|-------------------------|---------|---------|
|  select  |     max_val_3_fu_501    |    0    |    32   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln248_fu_366    |    0    |    23   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln250_fu_465     |    0    |    2    |
|          |    or_ln250_1_fu_483    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln250_fu_489    |    0    |    2    |
|          |    and_ln250_1_fu_495   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | max_val_read_read_fu_88 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_94  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_309       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      lshr_ln_fu_332     |    0    |    0    |
|partselect|        tmp_fu_422       |    0    |    0    |
|          |       tmp_1_fu_439      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln250_fu_342    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln250_fu_362   |    0    |    0    |
|   trunc  |   trunc_ln250_1_fu_432  |    0    |    0    |
|          |   trunc_ln250_2_fu_449  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   195   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_524       |   16   |
|   icmp_ln248_reg_531   |    1   |
|max_val_1_load_1_reg_620|   32   |
|    max_val_1_reg_516   |   32   |
|    max_val_2_reg_627   |   32   |
|   trunc_ln250_reg_615  |    4   |
|   x_0_addr_1_reg_535   |   11   |
|    x_10_addr_reg_585   |   11   |
|    x_11_addr_reg_590   |   11   |
|    x_12_addr_reg_595   |   11   |
|    x_13_addr_reg_600   |   11   |
|    x_14_addr_reg_605   |   11   |
|    x_15_addr_reg_610   |   11   |
|    x_1_addr_reg_540    |   11   |
|    x_2_addr_reg_545    |   11   |
|    x_3_addr_reg_550    |   11   |
|    x_4_addr_reg_555    |   11   |
|    x_5_addr_reg_560    |   11   |
|    x_6_addr_reg_565    |   11   |
|    x_7_addr_reg_570    |   11   |
|    x_8_addr_reg_575    |   11   |
|    x_9_addr_reg_580    |   11   |
+------------------------+--------+
|          Total         |   293  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_219 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_225 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_237 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_243 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_249 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_255 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_261 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_267 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_273 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_279 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_285 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_291 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_297 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_303 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_309    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_309    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   480  ||  7.686  ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   162  |
|  Register |    -   |   293  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   293  |   357  |
+-----------+--------+--------+--------+
