
---------- Begin Simulation Statistics ----------
final_tick                               2542168770500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.39                       # Real time elapsed on the host
host_tick_rate                              661285905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200469                       # Number of instructions simulated
sim_ops                                       4200469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12158925500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.333193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372220                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               739512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2683                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110908                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            945978                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31208                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177488                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1148540                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29478                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200469                       # Number of instructions committed
system.cpu.committedOps                       4200469                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786042                       # CPI: cycles per instruction
system.cpu.discardedOps                        301746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618007                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477807                       # DTB hits
system.cpu.dtb.data_misses                       8142                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415838                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873230                       # DTB read hits
system.cpu.dtb.read_misses                       7318                       # DTB read misses
system.cpu.dtb.write_accesses                  202169                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604577                       # DTB write hits
system.cpu.dtb.write_misses                       824                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18227                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3671062                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150621                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684078                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17089047                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172830                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985867                       # ITB accesses
system.cpu.itb.fetch_acv                          537                       # ITB acv
system.cpu.itb.fetch_hits                      980205                       # ITB hits
system.cpu.itb.fetch_misses                      5662                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11203900000     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8985500      0.07%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19549500      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930924000      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163359000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8197781500     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965577500     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24304088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544019     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840415     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200469                       # Class of committed instruction
system.cpu.quiesceCycles                        13763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7215041                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22786956                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22786956                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22786956                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22786956                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116856.184615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116856.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116856.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116856.184615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13024982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13024982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13024982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13024982                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66794.779487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66794.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66794.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66794.779487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22436959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22436959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116859.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116859.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12824985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12824985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66796.796875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66796.796875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288868                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539668374000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288868                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205554                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205554                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130783                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34904                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88789                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34514                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28970                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11398272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11398272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18129401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       4672                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160063                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002755                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052417                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159622     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160063                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836163779                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378029500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474049250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5715776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10212608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5715776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5715776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470088907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369837943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839926850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470088907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470088907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183721497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183721497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183721497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470088907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369837943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023648348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123473                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042989000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840432750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13693.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.328793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.196689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.542624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35239     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24721     29.74%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10148     12.21%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4711      5.67%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2455      2.95%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.79%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          929      1.12%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.74%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2810      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.372096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.696640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1355     18.13%     18.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.67%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           270      3.61%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6685     89.43%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.34%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              447      5.98%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.41%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9548608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7769472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10212608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7902272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12158920500                       # Total gap between requests
system.mem_ctrls.avgGap                      42957.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7769472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418047466.447590291500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367269295.300805985928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638993305.781830787659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584465750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255967000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298704990500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28938.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32107.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419192.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318986640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169518855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567337260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314035200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5297651250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        207847680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834829925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.368610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    488808750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11264256750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274547280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145906365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497929320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319662360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251556490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695719175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.927570                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587867250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11165198250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002956                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151725500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1705139                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1705139                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1705139                       # number of overall hits
system.cpu.icache.overall_hits::total         1705139                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89380                       # number of overall misses
system.cpu.icache.overall_misses::total         89380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5508453500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5508453500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5508453500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5508453500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794519                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794519                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049807                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61629.598344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61629.598344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61629.598344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61629.598344                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88789                       # number of writebacks
system.cpu.icache.writebacks::total             88789                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419074500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419074500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60629.609532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60629.609532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60629.609532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60629.609532                       # average overall mshr miss latency
system.cpu.icache.replacements                  88789                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1705139                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1705139                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5508453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5508453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61629.598344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61629.598344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60629.609532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60629.609532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88867                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.782529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3678417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3678417                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335165                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335165                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106049                       # number of overall misses
system.cpu.dcache.overall_misses::total        106049                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797257500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797257500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797257500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797257500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441214                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441214                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441214                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073583                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073583                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64095.441730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64095.441730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64095.441730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64095.441730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34728                       # number of writebacks
system.cpu.dcache.writebacks::total             34728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417254000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417254000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63658.365759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63658.365759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63658.365759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63658.365759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66972.331418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66972.331418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2698864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2698864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66793.644508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66793.644508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61567.128481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61567.128481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718390000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718390000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59287.537952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59287.537952                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62920500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62920500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70617.845118                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70617.845118                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69617.845118                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69617.845118                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542168770500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.464973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.172172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.464973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997311                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2630791900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   312015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   189.08                       # Real time elapsed on the host
host_tick_rate                              456516342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58996381                       # Number of instructions simulated
sim_ops                                      58996381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086319                       # Number of seconds simulated
sim_ticks                                 86319029000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.032250                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5931471                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8982688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1171                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1014669                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8628636                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             180204                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           346239                       # Number of indirect misses.
system.cpu.branchPred.lookups                11061958                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  417159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        41015                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54056643                       # Number of instructions committed
system.cpu.committedOps                      54056643                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.191572                       # CPI: cycles per instruction
system.cpu.discardedOps                       1925011                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15343870                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15868617                       # DTB hits
system.cpu.dtb.data_misses                      17551                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10866889                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11178719                       # DTB read hits
system.cpu.dtb.read_misses                      17278                       # DTB read misses
system.cpu.dtb.write_accesses                 4476981                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4689898                       # DTB write hits
system.cpu.dtb.write_misses                       273                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              125651                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           40373978                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12438506                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5225995                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        95666035                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313325                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                19207496                       # ITB accesses
system.cpu.itb.fetch_acv                           79                       # ITB acv
system.cpu.itb.fetch_hits                    19206129                       # ITB hits
system.cpu.itb.fetch_misses                      1367                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5013      9.81%     10.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     309      0.60%     10.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.70% # number of callpals executed
system.cpu.kern.callpal::rti                      397      0.78%     11.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.69% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.70% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51078                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52727                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1934     34.94%     34.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      88      1.59%     37.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3476     62.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5535                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1932     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       88      2.21%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1932     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3989                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              83488654500     96.72%     96.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62448000      0.07%     96.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                97004500      0.11%     96.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2673558500      3.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          86321665500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998966                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.555811                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.720687                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               528                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.662879                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.797267                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6696150000      7.76%      7.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          79625515500     92.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        172525646                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897412      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37607036     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28418      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10607795     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550583      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85152      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54056643                       # Class of committed instruction
system.cpu.quiesceCycles                       112412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        76859611                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1351859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2703628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839800862                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839800862                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839800862                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839800862                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117981.330127                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117981.330127                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117981.330127                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117981.330127                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            87                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1059226216                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1059226216                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1059226216                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1059226216                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67925.241503                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67925.241503                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67925.241503                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67925.241503                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4851975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4851975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115523.214286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115523.214286                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2751975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2751975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65523.214286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65523.214286                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834948887                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834948887                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117987.968557                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117987.968557                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1056474241                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1056474241                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67931.728459                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67931.728459                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1324891                       # Transaction distribution
system.membus.trans_dist::WriteReq                740                       # Transaction distribution
system.membus.trans_dist::WriteResp               740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31573                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1304931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15262                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12117                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12117                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1304932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19198                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3914795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3914795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4042782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    167031232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    167031232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3026816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3029883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               171056443                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1353310                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010457                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1353162     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1353310                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2524500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8220057875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             266974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170641000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6675290750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       83515648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2001472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85517120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     83515648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      83515648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2020672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2020672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1304932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1336205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         967523024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23186915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             990709940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    967523024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        967523024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23409346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23409346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23409346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        967523024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23186915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1014119285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1058214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    507336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090456500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        60840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        60840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2343991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1000298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1336205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1336468                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1336205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1336468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 798256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                278254                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            153245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            296959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            436380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            153106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6664527250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2689745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16751071000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12388.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31138.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        53                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  948907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1336205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1336468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  528832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  62241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.327292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.522644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.819362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36172     16.41%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40249     18.26%     34.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27143     12.31%     46.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21463      9.73%     56.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20391      9.25%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19085      8.66%     74.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14311      6.49%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7142      3.24%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34526     15.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        60840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.842110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.357683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          54740     89.97%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5938      9.76%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           104      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            31      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         60840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        60840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.323427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.592887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30877     50.75%     50.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1660      2.73%     53.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10714     17.61%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10241     16.83%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6573     10.80%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              470      0.77%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              123      0.20%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.10%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               24      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         60840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34428736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51088384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                67726144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85517120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85533952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       398.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       784.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    990.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    990.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86319029000                       # Total gap between requests
system.mem_ctrls.avgGap                      32296.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32469504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1959232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     67726144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 376156965.343064725399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22697567.647569343448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 784602709.096739172935                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1304932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1336468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15711872250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1039198750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2111066818500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12040.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33229.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1579586.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            266993160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            141883665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           410064480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          292565340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6813899040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11226128340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23694341280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42845875305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.366512                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61485406000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2882360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21954949500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1307491080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            694929015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3431248380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5231598840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6813899040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38653902480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        597185280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56730254115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.216083                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1235168000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2882360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82204972000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16292                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3067                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               373500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2262000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81243862                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1144500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              869000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     88563130000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18472292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18472292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18472292                       # number of overall hits
system.cpu.icache.overall_hits::total        18472292                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1304932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1304932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1304932                       # number of overall misses
system.cpu.icache.overall_misses::total       1304932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51474982500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51474982500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51474982500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51474982500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19777224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19777224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19777224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19777224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065982                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065982                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065982                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065982                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39446.486484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39446.486484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39446.486484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39446.486484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1304931                       # number of writebacks
system.cpu.icache.writebacks::total           1304931                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1304932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1304932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1304932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1304932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50170050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50170050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50170050500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50170050500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065982                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065982                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065982                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065982                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38446.486484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38446.486484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38446.486484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38446.486484                       # average overall mshr miss latency
system.cpu.icache.replacements                1304931                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18472292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18472292                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1304932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1304932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51474982500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51474982500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19777224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19777224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39446.486484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39446.486484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1304932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1304932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50170050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50170050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38446.486484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38446.486484                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999874                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19803029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1304931                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.175537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999874                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40859380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40859380                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15716195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15716195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15716195                       # number of overall hits
system.cpu.dcache.overall_hits::total        15716195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42116                       # number of overall misses
system.cpu.dcache.overall_misses::total         42116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2732660500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2732660500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2732660500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2732660500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15758311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15758311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15758311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15758311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002673                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64884.141419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64884.141419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64884.141419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64884.141419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16021                       # number of writebacks
system.cpu.dcache.writebacks::total             16021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1997327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1997327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1997327000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1997327000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64648.875223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64648.875223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64648.875223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64648.875223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99715.856096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99715.856096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11100443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11100443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1420132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1420132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11120966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11120966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69197.095941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69197.095941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1281114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1281114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68249.640403                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68249.640403                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196680.026281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196680.026281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1312528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1312528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60784.907146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60784.907146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    716213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59073.985483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59073.985483                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13887                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13887                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29996000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29996000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027385                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027385                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76716.112532                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76716.112532                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75829.896907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75829.896907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14127                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14127                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14127                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14127                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88623130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.941922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15765666                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.130272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.941922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31604705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31604705                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3035025214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   274686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1587.11                       # Real time elapsed on the host
host_tick_rate                              254697166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   435957423                       # Number of instructions simulated
sim_ops                                     435957423                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404233                       # Number of seconds simulated
sim_ticks                                404233314000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.338301                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20328606                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             80228765                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3086046                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8531753                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          94908337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7385478                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        37859343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         30473865                       # Number of indirect misses.
system.cpu.branchPred.lookups               118114985                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8640852                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       681804                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   376961042                       # Number of instructions committed
system.cpu.committedOps                     376961042                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.144695                       # CPI: cycles per instruction
system.cpu.discardedOps                      39292485                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38231895                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    124495413                       # DTB hits
system.cpu.dtb.data_misses                     176207                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27461049                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     74938179                       # DTB read hits
system.cpu.dtb.read_misses                     176196                       # DTB read misses
system.cpu.dtb.write_accesses                10770846                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49557234                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            64157094                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          340110221                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92671828                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73633820                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63735027                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.466267                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133588891                       # ITB accesses
system.cpu.itb.fetch_acv                       824010                       # ITB acv
system.cpu.itb.fetch_hits                   133588815                       # ITB hits
system.cpu.itb.fetch_misses                        76                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1061290     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     832      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1055150     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1054731     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94182      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3266193                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3266699                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1056416     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      0.02%     49.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1060024     50.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2116854                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1056416     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1056416     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2113246                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             318895422500     78.89%     78.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               295160500      0.07%     78.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             85042766000     21.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404233349000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996596                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998296                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1055025                      
system.cpu.kern.mode_good::user               1055024                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1055159                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1055024                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999873                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999936                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       196070365000     48.50%     48.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         208163172500     51.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        808466628                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            16998905      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               165313070     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3787      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31741526      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4066233      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4536330      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12194822      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                830261      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               177864      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52140019     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42450318     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19236034      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7102435      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20169438      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                376961042                       # Class of committed instruction
system.cpu.tickCycles                       744731601                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       721498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1442998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             704995                       # Transaction distribution
system.membus.trans_dist::WriteReq                414                       # Transaction distribution
system.membus.trans_dist::WriteResp               414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18809                       # Transaction distribution
system.membus.trans_dist::WritebackClean       598654                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104036                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16504                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16504                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         598654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106341                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1795962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1795962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       368535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2165325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     76627712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     76627712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9065856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9069168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85696880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            721913                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001664                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  721911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              721913                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4065107000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          664574500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3005383000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       38313856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7862080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46175936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     38313856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38313856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1203776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1203776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          598654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              721499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18809                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18809                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94781540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19449362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114230902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94781540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94781540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2977924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2977924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2977924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94781540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19449362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117208826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     33342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002053176500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1020055                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              57027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      721499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     617462                       # Number of write requests accepted
system.mem_ctrls.readBursts                    721499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   617462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 569778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                556870                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2447577750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  758605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5292346500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16132.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34882.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                721499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               617462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.660548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.537406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.837511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        88835     72.99%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21053     17.30%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7249      5.96%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2295      1.89%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1140      0.94%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          519      0.43%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          284      0.23%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          207      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121702                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.759152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.287996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.868756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1064     29.29%     29.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1351     37.19%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           189      5.20%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           220      6.06%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           201      5.53%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           168      4.62%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          108      2.97%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           93      2.56%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           58      1.60%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           54      1.49%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           40      1.10%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           24      0.66%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           22      0.61%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           13      0.36%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           12      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            7      0.19%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.646453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2500     68.81%     68.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      1.68%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              879     24.19%     94.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      3.61%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      1.62%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9710144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                36465792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3878080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46175936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39517568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404232466000                       # Total gap between requests
system.mem_ctrls.avgGap                     301900.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2133888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7576256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3878080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5278852.400571813807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18742285.055704239756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9593667.482833934948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       598654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       122845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       617462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1103520000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4188826500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10064747397500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1843.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34098.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16300189.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            542732820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            288492105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           615639360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197770140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31909650240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59078839590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     105474990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198108114975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.083593                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 273561843000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13498160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117173311000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            326140920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            173366985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           467648580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          118535760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31909650240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43077343020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118949935200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195022620705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.450639                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 308807135750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13498160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81928018250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 414                       # Transaction distribution
system.iobus.trans_dist::WriteResp                414                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1035000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    404233314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    178929104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        178929104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    178929104                       # number of overall hits
system.cpu.icache.overall_hits::total       178929104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       598653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         598653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       598653                       # number of overall misses
system.cpu.icache.overall_misses::total        598653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14816970500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14816970500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14816970500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14816970500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    179527757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179527757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    179527757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179527757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24750.515741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24750.515741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24750.515741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24750.515741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       598654                       # number of writebacks
system.cpu.icache.writebacks::total            598654                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       598653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       598653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       598653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       598653                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14218316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14218316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14218316500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14218316500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23750.514071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23750.514071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23750.514071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23750.514071                       # average overall mshr miss latency
system.cpu.icache.replacements                 598654                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    178929104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       178929104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       598653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        598653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14816970500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14816970500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    179527757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179527757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24750.515741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24750.515741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       598653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       598653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14218316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14218316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23750.514071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23750.514071                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179557930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            599166                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.679772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         359654168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        359654168                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121983333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121983333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121983333                       # number of overall hits
system.cpu.dcache.overall_hits::total       121983333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       127187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         127187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       127187                       # number of overall misses
system.cpu.dcache.overall_misses::total        127187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8328464000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8328464000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8328464000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8328464000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122110520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122110520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122110520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122110520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001042                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65482.038259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65482.038259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65482.038259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65482.038259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18809                       # number of writebacks
system.cpu.dcache.writebacks::total             18809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       122652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       122652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       122652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       122652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8062419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8062419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8062419500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8062419500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65734.105437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65734.105437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65734.105437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65734.105437                       # average overall mshr miss latency
system.cpu.dcache.replacements                 122845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73510611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73510611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       106203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        106203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7242351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7242351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73616814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73616814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68193.473819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68193.473819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7131705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7131705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67186.433093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67186.433093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48472722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48472722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1086112500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1086112500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48493706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48493706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51759.078345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51759.078345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    930714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    930714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56393.238003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56393.238003                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          193                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     14980000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14980000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.073189                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.073189                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77616.580311                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77616.580311                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     14787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.073189                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073189                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76616.580311                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76616.580311                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2637                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2637                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2637                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2637                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404233314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122152478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            123869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            986.142441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         244354433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        244354433                       # Number of data accesses

---------- End Simulation Statistics   ----------
