0.7
2020.2
Jul 28 2021
13:32:51
E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sim_1/new/clock_divider_by_100_tb.vhd,1728250511,vhdl,,,,tb_clock_divier_by_100,,,,,,,,
E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd,1728250325,vhdl,E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sim_1/new/clock_divider_by_100_tb.vhd,,,clock_divier_by_100,,,,,,,,
E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_25.vhd,1728251193,vhdl,E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd,,,clock_divider_by_25,,,,,,,,
E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_quarter_divider.vhd,1728251927,vhdl,E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd,,,clock_quarter_divider,,,,,,,,
