#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 30 01:53:54 2020
# Process ID: 888812
# Current directory: /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1
# Command line: vivado -log test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test.tcl -notrace
# Log file: /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test.vdi
# Journal file: /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/docquantum/homework/ce446_solovey/ip_repo/skrach_core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top test -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'audio_codec_wrapper_i/audiocodec_master_clock'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, audio_codec_wrapper_i/audiocodec_master_clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'audio_codec_wrapper_i/audiocodec_master_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
Finished Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.879 ; gain = 572.023 ; free physical = 725 ; free virtual = 3413
Finished Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/constrs_1/imports/skrach_core.srcs/skrach_core.xdc]
Finished Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/constrs_1/imports/skrach_core.srcs/skrach_core.xdc]
Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
Finished Parsing XDC File [/home/docquantum/homework/skrach_core/skrach_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'audio_codec_wrapper_i/audiocodec_master_clock/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.879 ; gain = 0.000 ; free physical = 714 ; free virtual = 3416
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2403.879 ; gain = 986.691 ; free physical = 714 ; free virtual = 3416
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2467.910 ; gain = 64.031 ; free physical = 687 ; free virtual = 3408

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14430e531

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2467.910 ; gain = 0.000 ; free physical = 686 ; free virtual = 3407

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 211f4586d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12f906a90

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b58a570d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 306 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2699bbbec

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2699bbbec

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c5b089b5

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |              76  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294
Ending Logic Optimization Task | Checksum: 172e26c0b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2550.770 ; gain = 0.000 ; free physical = 582 ; free virtual = 3294

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=76.464 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 172e26c0b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 568 ; free virtual = 3282
Ending Power Optimization Task | Checksum: 172e26c0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.676 ; gain = 171.906 ; free physical = 573 ; free virtual = 3286

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 172e26c0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 572 ; free virtual = 3286

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 572 ; free virtual = 3286
Ending Netlist Obfuscation Task | Checksum: 172e26c0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 573 ; free virtual = 3286
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 573 ; free virtual = 3286
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.676 ; gain = 0.000 ; free physical = 572 ; free virtual = 3286
INFO: [Common 17-1381] The checkpoint '/home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
Command: report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 550 ; free virtual = 3259
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1011f52cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 550 ; free virtual = 3259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 550 ; free virtual = 3259

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10bcac150

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 540 ; free virtual = 3254

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a5ca85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 538 ; free virtual = 3253

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a5ca85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 538 ; free virtual = 3253
Phase 1 Placer Initialization | Checksum: 13a5ca85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 538 ; free virtual = 3253

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1700e370c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 515 ; free virtual = 3248

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 489 ; free virtual = 3213

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 175fae6ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 489 ; free virtual = 3213
Phase 2.2 Global Placement Core | Checksum: 112e06a25

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 500 ; free virtual = 3212
Phase 2 Global Placement | Checksum: 112e06a25

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 502 ; free virtual = 3214

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c83d34a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 501 ; free virtual = 3214

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12027b472

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 498 ; free virtual = 3212

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: db282f21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 498 ; free virtual = 3212

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 187884d87

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 498 ; free virtual = 3212

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fbf3fe74

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 488 ; free virtual = 3206

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ab36fc4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 488 ; free virtual = 3206

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fe9716f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 488 ; free virtual = 3206
Phase 3 Detail Placement | Checksum: 1fe9716f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 488 ; free virtual = 3206

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24e0adebc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24e0adebc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 486 ; free virtual = 3204
INFO: [Place 30-746] Post Placement Timing Summary WNS=75.704. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 266477845

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 486 ; free virtual = 3204
Phase 4.1 Post Commit Optimization | Checksum: 266477845

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 486 ; free virtual = 3204

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 266477845

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 266477845

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209
Phase 4.4 Final Placement Cleanup | Checksum: 28f5f63cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28f5f63cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209
Ending Placer Task | Checksum: 1a06ea3e4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 491 ; free virtual = 3209
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 528 ; free virtual = 3246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 528 ; free virtual = 3246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 526 ; free virtual = 3246
INFO: [Common 17-1381] The checkpoint '/home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 516 ; free virtual = 3235
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_placed.rpt -pb test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 527 ; free virtual = 3246
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aee974e0 ConstDB: 0 ShapeSum: f1852f04 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1350ee62a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2786.707 ; gain = 0.000 ; free physical = 243 ; free virtual = 3058
Post Restoration Checksum: NetGraph: 90bf0a21 NumContArr: a44fdc09 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1350ee62a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2799.746 ; gain = 13.039 ; free physical = 214 ; free virtual = 3030

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1350ee62a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2838.746 ; gain = 52.039 ; free physical = 193 ; free virtual = 2998

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1350ee62a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2838.746 ; gain = 52.039 ; free physical = 197 ; free virtual = 2998
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c832b83b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=75.715 | TNS=0.000  | WHS=-0.099 | THS=-1.925 |

Phase 2 Router Initialization | Checksum: 10ec44e5f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 175 ; free virtual = 2976

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1223
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1223
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 75bc3d08

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=75.556 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1284ff532

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 178 ; free virtual = 2965

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=75.556 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 176bea792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964
Phase 4 Rip-up And Reroute | Checksum: 176bea792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 176bea792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176bea792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964
Phase 5 Delay and Skew Optimization | Checksum: 176bea792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1943d11d5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964
INFO: [Route 35-416] Intermediate Timing Summary | WNS=75.556 | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e9501c42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964
Phase 6 Post Hold Fix | Checksum: 1e9501c42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 177 ; free virtual = 2964

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0683875 %
  Global Horizontal Routing Utilization  = 0.121514 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 148679833

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 174 ; free virtual = 2965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148679833

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 173 ; free virtual = 2964

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2161ac3ae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 174 ; free virtual = 2965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=75.556 | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2161ac3ae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 175 ; free virtual = 2966
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 226 ; free virtual = 3017

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 2894.262 ; gain = 107.555 ; free physical = 226 ; free virtual = 3017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 226 ; free virtual = 3017
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 217 ; free virtual = 3012
INFO: [Common 17-1381] The checkpoint '/home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
Command: report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
Command: report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
Command: report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_route_status.rpt -pb test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_bus_skew_routed.rpt -pb test_bus_skew_routed.pb -rpx test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/mix_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op1/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op10/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op11/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op12/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op2/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op3/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op4/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op5/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op6/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op7/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op8/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: core/op9/adsr_inst/multipy_signal/bl.DSP48E_2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 13 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/docquantum/homework/skrach_core/skrach_core.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 30 01:55:59 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3243.305 ; gain = 229.348 ; free physical = 512 ; free virtual = 2922
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 01:55:59 2020...
