{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656283369066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656283369067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 00:42:48 2022 " "Processing started: Mon Jun 27 00:42:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656283369067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283369067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283369067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656283369903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656283369904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz_st " "Found entity 1: NCO_1MHz_st" {  } { { "NCO_1MHz_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/NCO_1MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz " "Found entity 1: NCO_1MHz" {  } { { "NCO_1MHz.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/NCO_1MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz_st " "Found entity 1: NCO_10MHz_st" {  } { { "NCO_10MHz_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/NCO_10MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz " "Found entity 1: NCO_10MHz" {  } { { "NCO_10MHz.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/NCO_10MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283376704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283376704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_110 " "Found design unit 1: auk_dspip_lib_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_110 " "Found design unit 1: auk_dspip_math_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377238 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_110-body " "Found design unit 2: auk_dspip_math_pkg_fir_110-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_st " "Found entity 1: FIR_3MHz_low_st" {  } { { "fir_3mhz_low_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_3mhz_low_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHz_low_ast-struct " "Found design unit 1: FIR_3MHz_low_ast-struct" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377248 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_ast " "Found entity 1: FIR_3MHz_low_ast" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low " "Found entity 1: FIR_3MHz_low" {  } { { "fir_3mhz_low.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_1 " "Found entity 1: sine_1" {  } { { "sine_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/sine_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_10.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_10 " "Found entity 1: sine_10" {  } { { "sine_10.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/sine_10.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "p_sine.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/p_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_b.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_b " "Found entity 1: a2d_data_b" {  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_out " "Found entity 1: fir_out" {  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/sram_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/sram_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio " "Found entity 1: sram_audio" {  } { { "sram_audio/synthesis/sram_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/sram_audio/synthesis/sram_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/submodules/sram_audio_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/submodules/sram_audio_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio_sram_0 " "Found entity 1: sram_audio_sram_0" {  } { { "sram_audio/synthesis/submodules/sram_audio_sram_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/sram_audio/synthesis/submodules/sram_audio_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_dsp_design_top.v 1 1 " "Using design file de2_115_dsp_design_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_dsp_design_top " "Found entity 1: DE2_115_dsp_design_top" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656283377342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_dsp_design_top " "Elaborating entity \"DE2_115_dsp_design_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656283377346 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "o_sine de2_115_dsp_design_top.v(303) " "Verilog HDL warning at de2_115_dsp_design_top.v(303): object o_sine used but never assigned" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 303 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1656283377347 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "o_sine 0 de2_115_dsp_design_top.v(303) " "Net \"o_sine\" at de2_115_dsp_design_top.v(303) has no driver or initial value, using a default initial value '0'" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 303 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656283377349 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..7\] de2_115_dsp_design_top.v(195) " "Output port \"LEDG\[8..7\]\" at de2_115_dsp_design_top.v(195) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..4\] de2_115_dsp_design_top.v(195) " "Output port \"LEDG\[5..4\]\" at de2_115_dsp_design_top.v(195) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2_115_dsp_design_top.v(196) " "Output port \"LEDR\" at de2_115_dsp_design_top.v(196) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4_D de2_115_dsp_design_top.v(209) " "Output port \"HEX4_D\" at de2_115_dsp_design_top.v(209) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5_D de2_115_dsp_design_top.v(210) " "Output port \"HEX5_D\" at de2_115_dsp_design_top.v(210) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6_D de2_115_dsp_design_top.v(211) " "Output port \"HEX6_D\" at de2_115_dsp_design_top.v(211) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7_D de2_115_dsp_design_top.v(212) " "Output port \"HEX7_D\" at de2_115_dsp_design_top.v(212) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2_115_dsp_design_top.v(231) " "Output port \"DRAM_ADDR\" at de2_115_dsp_design_top.v(231) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2_115_dsp_design_top.v(232) " "Output port \"DRAM_BA\" at de2_115_dsp_design_top.v(232) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2_115_dsp_design_top.v(238) " "Output port \"DRAM_DQM\" at de2_115_dsp_design_top.v(238) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de2_115_dsp_design_top.v(243) " "Output port \"SRAM_ADDR\" at de2_115_dsp_design_top.v(243) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_ADDR de2_115_dsp_design_top.v(252) " "Output port \"FLASH_ADDR\" at de2_115_dsp_design_top.v(252) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2_115_dsp_design_top.v(192) " "Output port \"SMA_CLKOUT\" at de2_115_dsp_design_top.v(192) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2_115_dsp_design_top.v(217) " "Output port \"LCD_EN\" at de2_115_dsp_design_top.v(217) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2_115_dsp_design_top.v(219) " "Output port \"LCD_RS\" at de2_115_dsp_design_top.v(219) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2_115_dsp_design_top.v(220) " "Output port \"LCD_RW\" at de2_115_dsp_design_top.v(220) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_n de2_115_dsp_design_top.v(233) " "Output port \"DRAM_CAS_n\" at de2_115_dsp_design_top.v(233) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2_115_dsp_design_top.v(234) " "Output port \"DRAM_CKE\" at de2_115_dsp_design_top.v(234) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2_115_dsp_design_top.v(235) " "Output port \"DRAM_CLK\" at de2_115_dsp_design_top.v(235) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_n de2_115_dsp_design_top.v(236) " "Output port \"DRAM_CS_n\" at de2_115_dsp_design_top.v(236) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_n de2_115_dsp_design_top.v(239) " "Output port \"DRAM_RAS_n\" at de2_115_dsp_design_top.v(239) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_n de2_115_dsp_design_top.v(240) " "Output port \"DRAM_WE_n\" at de2_115_dsp_design_top.v(240) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n de2_115_dsp_design_top.v(244) " "Output port \"SRAM_CE_n\" at de2_115_dsp_design_top.v(244) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n de2_115_dsp_design_top.v(246) " "Output port \"SRAM_LB_n\" at de2_115_dsp_design_top.v(246) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n de2_115_dsp_design_top.v(247) " "Output port \"SRAM_OE_n\" at de2_115_dsp_design_top.v(247) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377350 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n de2_115_dsp_design_top.v(248) " "Output port \"SRAM_UB_n\" at de2_115_dsp_design_top.v(248) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n de2_115_dsp_design_top.v(249) " "Output port \"SRAM_WE_n\" at de2_115_dsp_design_top.v(249) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CE_n de2_115_dsp_design_top.v(253) " "Output port \"FLASH_CE_n\" at de2_115_dsp_design_top.v(253) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_OE_n de2_115_dsp_design_top.v(255) " "Output port \"FLASH_OE_n\" at de2_115_dsp_design_top.v(255) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n de2_115_dsp_design_top.v(256) " "Output port \"FLASH_RESET_n\" at de2_115_dsp_design_top.v(256) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_WE_n de2_115_dsp_design_top.v(258) " "Output port \"FLASH_WE_n\" at de2_115_dsp_design_top.v(258) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_WP_n de2_115_dsp_design_top.v(259) " "Output port \"FLASH_WP_n\" at de2_115_dsp_design_top.v(259) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN de2_115_dsp_design_top.v(275) " "Output port \"AIC_DIN\" at de2_115_dsp_design_top.v(275) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS de2_115_dsp_design_top.v(279) " "Output port \"AIC_SPI_CS\" at de2_115_dsp_design_top.v(279) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK de2_115_dsp_design_top.v(280) " "Output port \"AIC_XCLK\" at de2_115_dsp_design_top.v(280) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 de2_115_dsp_design_top.v(282) " "Output port \"CLKOUT0\" at de2_115_dsp_design_top.v(282) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656283377351 "|DE2_115_dsp_design_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de2_115_dsp_design_top.v" "pll_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5000 " "Parameter \"clk2_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 7500 " "Parameter \"clk3_phase_shift\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283377432 ""}  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656283377432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low FIR_3MHz_low:FIR_3MHz_low_inst " "Elaborating entity \"FIR_3MHz_low\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\"" {  } { { "de2_115_dsp_design_top.v" "FIR_3MHz_low_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low_ast FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst " "Elaborating entity \"FIR_3MHz_low_ast\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\"" {  } { { "fir_3mhz_low.v" "FIR_3MHz_low_ast_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_110-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_110-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377635 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_110" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283377635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283377635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\"" {  } { { "fir_3mhz_low_ast.vhd" "sink" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283377958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b6j1 " "Found entity 1: scfifo_b6j1" {  } { { "db/scfifo_b6j1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/scfifo_b6j1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b6j1 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated " "Elaborating entity \"scfifo_b6j1\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vf81 " "Found entity 1: a_dpfifo_vf81" {  } { { "db/a_dpfifo_vf81.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vf81 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo " "Elaborating entity \"a_dpfifo_vf81\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\"" {  } { { "db/scfifo_b6j1.tdf" "dpfifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/scfifo_b6j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8j1 " "Found entity 1: altsyncram_m8j1" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/altsyncram_m8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8j1 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|altsyncram_m8j1:FIFOram " "Elaborating entity \"altsyncram_m8j1\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|altsyncram_m8j1:FIFOram\"" {  } { { "db/a_dpfifo_vf81.tdf" "FIFOram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_vf81.tdf" "almost_full_comparer" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_vf81.tdf" "two_comparison" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_vf81.tdf" "rd_ptr_msb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_vf81.tdf" "usedw_counter" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_vf81.tdf" "wr_ptr" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/a_dpfifo_vf81.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_110-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_110-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378407 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_110" {  } { { "auk_dspip_avalon_streaming_source_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_source_fir_110:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_source_fir_110:source\"" {  } { { "fir_3mhz_low_ast.vhd" "source" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_110-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_110-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378568 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_110" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\"" {  } { { "fir_3mhz_low_ast.vhd" "intf_ctrl" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low_st FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore " "Elaborating entity \"FIR_3MHz_low_st\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\"" {  } { { "fir_3mhz_low_ast.vhd" "fircore" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283378838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283378838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "fir_3mhz_low_st.v" "Utdldalc0n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283378873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283380245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283380245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "fir_3mhz_low_st.v" "U_0_sym_add" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283380280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283381022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283381022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur0_n_0_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283381057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur0_n_14_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283381580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur1_n_0_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283381626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur1_n_14_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283382139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur2_n_0_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283382183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur2_n_14_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283382687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur3_n_0_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283382737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur3_n_14_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283383225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur4_n_0_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283383273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur4_n_14_pp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283383766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283383857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283383857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283383892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283384207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283384352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283384428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_0_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283386537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_1_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283386656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_2_n_0_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283386734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283386823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283386823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|mac_tl:Umtl\"" {  } { { "fir_3mhz_low_st.v" "Umtl" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283386858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rnd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd_dat " "Found entity 1: rnd_dat" {  } { { "rnd_dat.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/rnd_dat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283387108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283387108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd_dat FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rnd_dat:Urnd " "Elaborating entity \"rnd_dat\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rnd_dat:Urnd\"" {  } { { "fir_3mhz_low_st.v" "Urnd" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283387272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283387272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|par_ctrl:Uctrl\"" {  } { { "fir_3mhz_low_st.v" "Uctrl" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_3mhz_low_st.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_a a2d_data_a:a2d_data_a_inst " "Elaborating entity \"a2d_data_a\" for hierarchy \"a2d_data_a:a2d_data_a_inst\"" {  } { { "de2_115_dsp_design_top.v" "a2d_data_a_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_a.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_a.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2da " "Parameter \"instance_id\" = \"a2da\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387383 ""}  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_a.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656283387383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_b a2d_data_b:a2d_data_b_inst " "Elaborating entity \"a2d_data_b\" for hierarchy \"a2d_data_b:a2d_data_b_inst\"" {  } { { "de2_115_dsp_design_top.v" "a2d_data_b_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_b.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_b.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_b.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2db " "Parameter \"instance_id\" = \"a2db\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387850 ""}  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/a2d_data_b.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656283387850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_out fir_out:fir_out_inst " "Elaborating entity \"fir_out\" for hierarchy \"fir_out:fir_out_inst\"" {  } { { "de2_115_dsp_design_top.v" "fir_out_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_out.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_out.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id fir0 " "Parameter \"instance_id\" = \"fir0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283387900 ""}  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_out.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656283387900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283387912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ke24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ke24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ke24 " "Found entity 1: altsyncram_ke24" {  } { { "db/altsyncram_ke24.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/altsyncram_ke24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/mux_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_bbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283390994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283390994 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283391093 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656283391220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.27.00:43:14 Progress: Loading sld30835074/alt_sld_fab_wrapper_hw.tcl " "2022.06.27.00:43:14 Progress: Loading sld30835074/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283394014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283395840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283395951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398093 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283398440 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656283399144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30835074/alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399644 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656283399724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283399724 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1656283404046 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1656283404046 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1656283404089 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1656283404089 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1656283404089 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1656283404089 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1656283404089 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1656283404089 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_SCLK " "Inserted always-enabled tri-state buffer between \"AD_SCLK\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 262 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_SDIO " "Inserted always-enabled tri-state buffer between \"AD_SDIO\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 263 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 285 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 286 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 287 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 288 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1656283404258 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1656283404258 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_BCLK " "bidirectional pin \"AIC_BCLK\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCIN " "bidirectional pin \"AIC_LRCIN\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 277 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCOUT " "bidirectional pin \"AIC_LRCOUT\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 278 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "J1_152 " "bidirectional pin \"J1_152\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 289 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656283404258 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1656283404258 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656283404288 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656283404288 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 262 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SDIO~synth " "Node \"AD_SDIO~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 263 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 286 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 288 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283404880 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656283404880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] GND " "Pin \"HEX4_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] GND " "Pin \"HEX4_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] GND " "Pin \"HEX4_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] GND " "Pin \"HEX4_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] GND " "Pin \"HEX4_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] GND " "Pin \"HEX4_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] GND " "Pin \"HEX4_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] GND " "Pin \"HEX5_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] GND " "Pin \"HEX5_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] GND " "Pin \"HEX5_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] GND " "Pin \"HEX5_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] GND " "Pin \"HEX5_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] GND " "Pin \"HEX5_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] GND " "Pin \"HEX5_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] GND " "Pin \"HEX6_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] GND " "Pin \"HEX6_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] GND " "Pin \"HEX6_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] GND " "Pin \"HEX6_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] GND " "Pin \"HEX6_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] GND " "Pin \"HEX6_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] GND " "Pin \"HEX6_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] GND " "Pin \"HEX7_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] GND " "Pin \"HEX7_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] GND " "Pin \"HEX7_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] GND " "Pin \"HEX7_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] GND " "Pin \"HEX7_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] GND " "Pin \"HEX7_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] GND " "Pin \"HEX7_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_n GND " "Pin \"DRAM_CAS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_CAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_n GND " "Pin \"DRAM_CS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_n GND " "Pin \"DRAM_RAS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_RAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_n GND " "Pin \"DRAM_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_n GND " "Pin \"SRAM_CE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_n GND " "Pin \"SRAM_OE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_UB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|SRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[0\] GND " "Pin \"FLASH_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[1\] GND " "Pin \"FLASH_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[2\] GND " "Pin \"FLASH_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[3\] GND " "Pin \"FLASH_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[4\] GND " "Pin \"FLASH_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[5\] GND " "Pin \"FLASH_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[6\] GND " "Pin \"FLASH_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[7\] GND " "Pin \"FLASH_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[8\] GND " "Pin \"FLASH_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[9\] GND " "Pin \"FLASH_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[10\] GND " "Pin \"FLASH_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[11\] GND " "Pin \"FLASH_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[12\] GND " "Pin \"FLASH_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[13\] GND " "Pin \"FLASH_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[14\] GND " "Pin \"FLASH_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[15\] GND " "Pin \"FLASH_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[16\] GND " "Pin \"FLASH_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[17\] GND " "Pin \"FLASH_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[18\] GND " "Pin \"FLASH_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[19\] GND " "Pin \"FLASH_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[20\] GND " "Pin \"FLASH_ADDR\[20\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[21\] GND " "Pin \"FLASH_ADDR\[21\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[22\] GND " "Pin \"FLASH_ADDR\[22\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CE_n GND " "Pin \"FLASH_CE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_OE_n GND " "Pin \"FLASH_OE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WE_n GND " "Pin \"FLASH_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WP_n GND " "Pin \"FLASH_WP_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|FLASH_WP_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_DIN GND " "Pin \"AIC_DIN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_SPI_CS GND " "Pin \"AIC_SPI_CS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_XCLK GND " "Pin \"AIC_XCLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT0 GND " "Pin \"CLKOUT0\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[0\] GND " "Pin \"DA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[1\] GND " "Pin \"DA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[2\] GND " "Pin \"DA\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[3\] GND " "Pin \"DA\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[4\] GND " "Pin \"DA\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[5\] GND " "Pin \"DA\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[6\] GND " "Pin \"DA\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[7\] GND " "Pin \"DA\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[8\] GND " "Pin \"DA\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[9\] GND " "Pin \"DA\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[10\] GND " "Pin \"DA\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[11\] GND " "Pin \"DA\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[12\] GND " "Pin \"DA\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[13\] GND " "Pin \"DA\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656283404882 "|DE2_115_dsp_design_top|DA[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656283404882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283405084 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\|stall_reg " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1656283406346 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1656283406346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656283406403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283406667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram_audio 19 " "Ignored 19 assignments for entity \"sram_audio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1656283407045 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 117 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1656283409344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656283409438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656283409438 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 359 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656283409725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50\[1\] " "No output dependent on input pin \"OSC_50\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|OSC_50[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50\[2\] " "No output dependent on input pin \"OSC_50\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|OSC_50[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_RY " "No output dependent on input pin \"FLASH_RY\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 257 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|FLASH_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[0\] " "No output dependent on input pin \"ADB_D\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[1\] " "No output dependent on input pin \"ADB_D\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[2\] " "No output dependent on input pin \"ADB_D\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[3\] " "No output dependent on input pin \"ADB_D\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[4\] " "No output dependent on input pin \"ADB_D\[4\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[5\] " "No output dependent on input pin \"ADB_D\[5\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[6\] " "No output dependent on input pin \"ADB_D\[6\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[7\] " "No output dependent on input pin \"ADB_D\[7\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[8\] " "No output dependent on input pin \"ADB_D\[8\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[9\] " "No output dependent on input pin \"ADB_D\[9\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[10\] " "No output dependent on input pin \"ADB_D\[10\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[11\] " "No output dependent on input pin \"ADB_D\[11\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[12\] " "No output dependent on input pin \"ADB_D\[12\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[13\] " "No output dependent on input pin \"ADB_D\[13\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_DCO " "No output dependent on input pin \"ADB_DCO\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIC_DOUT " "No output dependent on input pin \"AIC_DOUT\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN1 " "No output dependent on input pin \"CLKIN1\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 281 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_N " "No output dependent on input pin \"XT_IN_N\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_P " "No output dependent on input pin \"XT_IN_P\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Digital_signal_processing/de2_115_dsp_design_top.v" 291 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656283410022 "|DE2_115_dsp_design_top|XT_IN_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656283410022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5170 " "Implemented 5170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656283410024 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656283410024 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1656283410024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4722 " "Implemented 4722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656283410024 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656283410024 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656283410024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656283410024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 303 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 303 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656283410088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 00:43:30 2022 " "Processing ended: Mon Jun 27 00:43:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656283410088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656283410088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656283410088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656283410088 ""}
