

================================================================
== Vivado HLS Report for 'store_weights_5'
================================================================
* Date:           Thu Nov  8 11:27:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3012|  3012|  3012|  3012|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3010|  3010|        12|          1|          1|  3000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    326|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        0|      -|     490|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     490|    583|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_198_p2                       |     +    |      0|  0|  15|           1|           7|
    |indvar_flatten_next1_fu_192_p2      |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_278_p2         |     +    |      0|  0|  15|           1|           6|
    |j_1_fu_244_p2                       |     +    |      0|  0|  12|           1|           3|
    |k_1_fu_272_p2                       |     +    |      0|  0|  12|           1|           3|
    |sum_fu_358_p2                       |     +    |      0|  0|  13|          64|          64|
    |tmp_10_fu_344_p2                    |     +    |      0|  0|  71|          64|          64|
    |tmp_11_fu_392_p2                    |     +    |      0|  0|  13|          10|          10|
    |tmp_13_fu_412_p2                    |     +    |      0|  0|  13|          13|          13|
    |tmp_14_fu_352_p2                    |     +    |      0|  0|  13|          64|          64|
    |tmp_15_fu_421_p2                    |     +    |      0|  0|  13|          13|          13|
    |tmp_4_fu_333_p2                     |     +    |      0|  0|  13|          64|          64|
    |tmp_6_fu_303_p2                     |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_324_p2                     |     +    |      0|  0|  13|          64|          64|
    |tmp_s_fu_383_p2                     |     +    |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_238_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_186_p2         |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_flatten_fu_204_p2          |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_232_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_250_p2                     |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_284_p3       |  select  |      0|  0|   6|           1|           1|
    |j_mid_fu_210_p3                     |  select  |      0|  0|   3|           1|           1|
    |k_mid2_fu_256_p3                    |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_218_p3              |  select  |      0|  0|   7|           1|           7|
    |tmp_3_mid2_fu_264_p3                |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_226_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 326|         430|         442|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_138_p4            |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_160_p4            |   9|          2|    3|          6|
    |ap_sig_ioackin_m_axi_weights_ARREADY  |   9|          2|    1|          2|
    |i_reg_134                             |   9|          2|    7|         14|
    |indvar_flatten1_reg_123               |   9|          2|   12|         24|
    |indvar_flatten_reg_145                |   9|          2|    6|         12|
    |j_reg_156                             |   9|          2|    3|          6|
    |k_reg_167                             |   9|          2|    3|          6|
    |weights_blk_n_AR                      |   9|          2|    1|          2|
    |weights_blk_n_R                       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 129|         28|   47|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_weights_ARREADY  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_442             |   1|   0|    1|          0|
    |i_reg_134                             |   7|   0|    7|          0|
    |indvar_flatten1_reg_123               |  12|   0|   12|          0|
    |indvar_flatten_reg_145                |   6|   0|    6|          0|
    |j_reg_156                             |   3|   0|    3|          0|
    |k_mid2_reg_459                        |   3|   0|    3|          0|
    |k_reg_167                             |   3|   0|    3|          0|
    |sext_reg_437                          |  30|   0|   64|         34|
    |tmp_11_reg_494                        |  10|   0|   10|          0|
    |tmp_1_mid2_v_reg_451                  |   7|   0|    7|          0|
    |tmp_3_mid2_reg_465                    |   3|   0|    3|          0|
    |tmp_4_reg_482                         |  64|   0|   64|          0|
    |tmp_cast_reg_432                      |   5|   0|   12|          7|
    |weights_addr_read_reg_500             |  32|   0|   32|          0|
    |weights_addr_reg_488                  |  32|   0|   32|          0|
    |exitcond_flatten1_reg_442             |  64|  32|    1|          0|
    |k_mid2_reg_459                        |  64|  32|    3|          0|
    |tmp_1_mid2_v_reg_451                  |  64|  32|    7|          0|
    |tmp_3_mid2_reg_465                    |  64|  32|    3|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 490| 128|  289|         41|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWADDR    | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WDATA     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WSTRB     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARADDR    | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RDATA     |  in |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |     weights     |    pointer   |
|weights_offset          |  in |   30|   ap_none  |  weights_offset |    scalar    |
|weights_oc_address0     | out |   12|  ap_memory |    weights_oc   |     array    |
|weights_oc_ce0          | out |    1|  ap_memory |    weights_oc   |     array    |
|weights_oc_we0          | out |    1|  ap_memory |    weights_oc   |     array    |
|weights_oc_d0           | out |   32|  ap_memory |    weights_oc   |     array    |
|input_channel           |  in |    5|   ap_none  |  input_channel  |    scalar    |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_channel_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_channel)"   --->   Operation 15 'read' 'input_channel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights_offset)"   --->   Operation 16 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %input_channel_read to i12"   --->   Operation 18 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext = zext i30 %weights_offset_read to i64"   --->   Operation 19 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:44]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i12 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader3.preheader ]"   --->   Operation 21 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader3.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %.preheader3.preheader ]"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %tmp_3_mid2, %.preheader3.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_1, %.preheader3.preheader ]"   --->   Operation 25 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.99ns)   --->   "%exitcond_flatten1 = icmp eq i12 %indvar_flatten1, -1096"   --->   Operation 26 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3000, i64 3000, i64 3000)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.54ns)   --->   "%indvar_flatten_next1 = add i12 %indvar_flatten1, 1"   --->   Operation 28 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %1, label %.preheader3.preheader"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%i_1 = add i7 1, %i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:44]   --->   Operation 30 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, 25"   --->   Operation 31 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 32 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond_flatten, i7 %i_1, i7 %i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 33 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 34 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %k, -3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 35 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 36 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%j_1 = add i3 1, %j_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:46]   --->   Operation 37 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%tmp_3 = or i1 %exitcond_mid, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 38 'or' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.98ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %tmp_3, i3 0, i3 %k" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 39 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.98ns)   --->   "%tmp_3_mid2 = select i1 %exitcond_mid, i3 %j_1, i3 %j_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 40 'select' 'tmp_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%k_1 = add i3 1, %k_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 41 'add' 'k_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 1, %indvar_flatten"   --->   Operation 42 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op"   --->   Operation 43 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.51>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_1_mid2_v, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i11 %tmp_1 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 45 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.63ns)   --->   "%tmp_6 = add i12 %tmp_4_cast, %tmp_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 46 'add' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i12 %tmp_6 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 47 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_6, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl3 = zext i14 %tmp to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 49 'zext' 'p_shl3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_8 = add i64 %tmp_6_cast, %p_shl3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 50 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3_mid2_cast = zext i3 %tmp_3_mid2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 51 'zext' 'tmp_3_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_4 = add i64 %tmp_8, %tmp_3_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 52 'add' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_7 = shl i64 %tmp_4, 2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 53 'shl' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.13ns) (out node of the LUT)   --->   "%tmp_10 = add i64 %tmp_4, %tmp_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 54 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = zext i3 %k_mid2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 55 'zext' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = add i64 %tmp_10, %tmp_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 56 'add' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%sum = add i64 %sext, %tmp_14" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 57 'add' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr float* %weights, i64 %sum" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 58 'getelementptr' 'weights_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 59 [7/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 59 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 60 [6/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 60 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 61 [5/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 61 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 62 [4/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 62 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 63 [3/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 63 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 64 [2/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 64 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 65 [1/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 65 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1_mid2_cast = zext i7 %tmp_1_mid2_v to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 66 'zext' 'tmp_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_1_mid2_v, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 67 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i9 %tmp_9 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 68 'zext' 'p_shl2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = add i10 %tmp_1_mid2_cast, %p_shl2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 69 'add' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3_mid2_cast1 = zext i3 %tmp_3_mid2 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 70 'zext' 'tmp_3_mid2_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_11 = add i10 %tmp_s, %tmp_3_mid2_cast1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 71 'add' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 72 [1/1] (8.75ns)   --->   "%weights_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 72 'read' 'weights_addr_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.06>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i10 %tmp_11 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 73 'zext' 'tmp_15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_11, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 74 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %tmp_12 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 75 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_13 = add i13 %tmp_15_cast, %p_shl_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 76 'add' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:49]   --->   Operation 77 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 78 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %k_mid2 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 79 'zext' 'tmp_5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_15 = add i13 %tmp_13, %tmp_5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 80 'add' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i13 %tmp_15 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 81 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%weights_oc_addr = getelementptr [3000 x float]* %weights_oc, i64 0, i64 %tmp_19_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 82 'getelementptr' 'weights_oc_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (3.25ns)   --->   "store float %weights_addr_read, float* %weights_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 83 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:52]   --->   Operation 84 'specregionend' 'empty_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 85 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:55]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_oc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_channel_read   (read             ) [ 000000000000000]
weights_offset_read  (read             ) [ 000000000000000]
StgValue_17          (specinterface    ) [ 000000000000000]
tmp_cast             (zext             ) [ 001111111111110]
sext                 (zext             ) [ 001111111111110]
StgValue_20          (br               ) [ 011111111111110]
indvar_flatten1      (phi              ) [ 001000000000000]
i                    (phi              ) [ 001000000000000]
indvar_flatten       (phi              ) [ 001000000000000]
j                    (phi              ) [ 001000000000000]
k                    (phi              ) [ 001000000000000]
exitcond_flatten1    (icmp             ) [ 001111111111110]
empty                (speclooptripcount) [ 000000000000000]
indvar_flatten_next1 (add              ) [ 011111111111110]
StgValue_29          (br               ) [ 000000000000000]
i_1                  (add              ) [ 000000000000000]
exitcond_flatten     (icmp             ) [ 000000000000000]
j_mid                (select           ) [ 000000000000000]
tmp_1_mid2_v         (select           ) [ 011111111111110]
not_exitcond_flatten (xor              ) [ 000000000000000]
exitcond             (icmp             ) [ 000000000000000]
exitcond_mid         (and              ) [ 000000000000000]
j_1                  (add              ) [ 000000000000000]
tmp_3                (or               ) [ 000000000000000]
k_mid2               (select           ) [ 001111111111110]
tmp_3_mid2           (select           ) [ 011111111111110]
k_1                  (add              ) [ 011111111111110]
indvar_flatten_op    (add              ) [ 000000000000000]
indvar_flatten_next  (select           ) [ 011111111111110]
tmp_1                (bitconcatenate   ) [ 000000000000000]
tmp_4_cast           (zext             ) [ 000000000000000]
tmp_6                (add              ) [ 000000000000000]
tmp_6_cast           (zext             ) [ 000000000000000]
tmp                  (bitconcatenate   ) [ 000000000000000]
p_shl3               (zext             ) [ 000000000000000]
tmp_8                (add              ) [ 000000000000000]
tmp_3_mid2_cast      (zext             ) [ 000000000000000]
tmp_4                (add              ) [ 001010000000000]
tmp_7                (shl              ) [ 000000000000000]
tmp_10               (add              ) [ 000000000000000]
tmp_5                (zext             ) [ 000000000000000]
tmp_14               (add              ) [ 000000000000000]
sum                  (add              ) [ 000000000000000]
weights_addr         (getelementptr    ) [ 001001111111100]
weights_load_req     (readreq          ) [ 000000000000000]
tmp_1_mid2_cast      (zext             ) [ 000000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000000]
p_shl2_cast          (zext             ) [ 000000000000000]
tmp_s                (add              ) [ 000000000000000]
tmp_3_mid2_cast1     (zext             ) [ 000000000000000]
tmp_11               (add              ) [ 001000000000010]
weights_addr_read    (read             ) [ 001000000000010]
tmp_15_cast          (zext             ) [ 000000000000000]
tmp_12               (bitconcatenate   ) [ 000000000000000]
p_shl_cast           (zext             ) [ 000000000000000]
tmp_13               (add              ) [ 000000000000000]
tmp_2                (specregionbegin  ) [ 000000000000000]
StgValue_78          (specpipeline     ) [ 000000000000000]
tmp_5_cast           (zext             ) [ 000000000000000]
tmp_15               (add              ) [ 000000000000000]
tmp_19_cast          (zext             ) [ 000000000000000]
weights_oc_addr      (getelementptr    ) [ 000000000000000]
StgValue_83          (store            ) [ 000000000000000]
empty_5              (specregionend    ) [ 000000000000000]
StgValue_85          (br               ) [ 011111111111110]
StgValue_86          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_oc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_oc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_channel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_channel"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="input_channel_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_channel_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weights_offset_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="30" slack="0"/>
<pin id="94" dir="0" index="1" bw="30" slack="0"/>
<pin id="95" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="weights_load_req/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="weights_addr_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="8"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_read/12 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weights_oc_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_oc_addr/13 "/>
</bind>
</comp>

<comp id="117" class="1004" name="StgValue_83_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/13 "/>
</bind>
</comp>

<comp id="123" class="1005" name="indvar_flatten1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="1"/>
<pin id="125" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="1"/>
<pin id="147" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="k_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="k_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond_flatten1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_next1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_flatten_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_mid_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_mid2_v_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="not_exitcond_flatten_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_mid_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="k_mid2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_mid2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten_op_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten_next_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_4_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="2"/>
<pin id="306" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="0"/>
<pin id="314" dir="0" index="1" bw="12" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="14" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_mid2_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_cast/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_7_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_10_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="0" index="1" bw="18" slack="0"/>
<pin id="347" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="2"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="19" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sum_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="3"/>
<pin id="360" dir="0" index="1" bw="20" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="weights_addr_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_1_mid2_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="10"/>
<pin id="371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_mid2_cast/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="10"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_shl2_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_mid2_cast1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="10"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_cast1/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_15_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_12_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="1"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/13 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_13_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="12" slack="0"/>
<pin id="415" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_5_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="11"/>
<pin id="420" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/13 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_15_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_19_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="13" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/13 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_cast_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="2"/>
<pin id="434" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="437" class="1005" name="sext_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="3"/>
<pin id="439" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext "/>
</bind>
</comp>

<comp id="442" class="1005" name="exitcond_flatten1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="indvar_flatten_next1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_1_mid2_v_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v "/>
</bind>
</comp>

<comp id="459" class="1005" name="k_mid2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="2"/>
<pin id="461" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_3_mid2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="k_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="indvar_flatten_next_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_4_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="488" class="1005" name="weights_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_11_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="1"/>
<pin id="496" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="500" class="1005" name="weights_addr_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="82" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="86" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="92" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="127" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="127" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="138" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="149" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="160" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="204" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="198" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="138" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="204" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="171" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="210" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="204" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="171" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="238" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="244" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="210" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="256" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="149" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="204" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="303" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="308" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="0" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="369" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="398" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="435"><net_src comp="178" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="440"><net_src comp="182" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="445"><net_src comp="186" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="192" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="454"><net_src comp="218" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="462"><net_src comp="256" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="468"><net_src comp="264" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="475"><net_src comp="272" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="480"><net_src comp="284" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="485"><net_src comp="333" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="491"><net_src comp="363" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="497"><net_src comp="392" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="503"><net_src comp="105" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: weights_oc | {13 }
 - Input state : 
	Port: store_weights_5 : weights | {5 6 7 8 9 10 11 12 }
	Port: store_weights_5 : weights_offset | {1 }
	Port: store_weights_5 : input_channel | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_29 : 2
		i_1 : 1
		exitcond_flatten : 1
		j_mid : 2
		tmp_1_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		j_1 : 3
		tmp_3 : 2
		k_mid2 : 2
		tmp_3_mid2 : 2
		k_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		tmp_4_cast : 1
		tmp_6 : 2
		tmp_6_cast : 3
		tmp : 3
		p_shl3 : 4
		tmp_8 : 5
		tmp_4 : 6
	State 4
		tmp_14 : 1
		sum : 2
		weights_addr : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_shl2_cast : 1
		tmp_s : 2
		tmp_11 : 3
	State 13
		p_shl_cast : 1
		tmp_13 : 2
		tmp_15 : 3
		tmp_19_cast : 4
		weights_oc_addr : 5
		StgValue_83 : 6
		empty_5 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |   indvar_flatten_next1_fu_192  |    0    |    12   |
|          |           i_1_fu_198           |    0    |    15   |
|          |           j_1_fu_244           |    0    |    12   |
|          |           k_1_fu_272           |    0    |    12   |
|          |    indvar_flatten_op_fu_278    |    0    |    15   |
|          |          tmp_6_fu_303          |    0    |    13   |
|          |          tmp_8_fu_324          |    0    |    13   |
|    add   |          tmp_4_fu_333          |    0    |    13   |
|          |          tmp_10_fu_344         |    0    |    25   |
|          |          tmp_14_fu_352         |    0    |    13   |
|          |           sum_fu_358           |    0    |    13   |
|          |          tmp_s_fu_383          |    0    |    13   |
|          |          tmp_11_fu_392         |    0    |    13   |
|          |          tmp_13_fu_412         |    0    |    13   |
|          |          tmp_15_fu_421         |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |    exitcond_flatten1_fu_186    |    0    |    13   |
|   icmp   |     exitcond_flatten_fu_204    |    0    |    11   |
|          |         exitcond_fu_232        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |          j_mid_fu_210          |    0    |    3    |
|          |       tmp_1_mid2_v_fu_218      |    0    |    7    |
|  select  |          k_mid2_fu_256         |    0    |    3    |
|          |        tmp_3_mid2_fu_264       |    0    |    3    |
|          |   indvar_flatten_next_fu_284   |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    xor   |   not_exitcond_flatten_fu_226  |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |       exitcond_mid_fu_238      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |          tmp_3_fu_250          |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  input_channel_read_read_fu_86 |    0    |    0    |
|   read   | weights_offset_read_read_fu_92 |    0    |    0    |
|          |  weights_addr_read_read_fu_105 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_98       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_cast_fu_178        |    0    |    0    |
|          |           sext_fu_182          |    0    |    0    |
|          |        tmp_4_cast_fu_299       |    0    |    0    |
|          |        tmp_6_cast_fu_308       |    0    |    0    |
|          |          p_shl3_fu_320         |    0    |    0    |
|          |     tmp_3_mid2_cast_fu_330     |    0    |    0    |
|   zext   |          tmp_5_fu_349          |    0    |    0    |
|          |     tmp_1_mid2_cast_fu_369     |    0    |    0    |
|          |       p_shl2_cast_fu_379       |    0    |    0    |
|          |     tmp_3_mid2_cast1_fu_389    |    0    |    0    |
|          |       tmp_15_cast_fu_398       |    0    |    0    |
|          |        p_shl_cast_fu_408       |    0    |    0    |
|          |        tmp_5_cast_fu_418       |    0    |    0    |
|          |       tmp_19_cast_fu_427       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_292          |    0    |    0    |
|bitconcatenate|           tmp_fu_312           |    0    |    0    |
|          |          tmp_9_fu_372          |    0    |    0    |
|          |          tmp_12_fu_401         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    shl   |          tmp_7_fu_339          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   269   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten1_reg_442 |    1   |
|          i_reg_134         |    7   |
|   indvar_flatten1_reg_123  |   12   |
|indvar_flatten_next1_reg_446|   12   |
| indvar_flatten_next_reg_477|    6   |
|   indvar_flatten_reg_145   |    6   |
|          j_reg_156         |    3   |
|         k_1_reg_472        |    3   |
|       k_mid2_reg_459       |    3   |
|          k_reg_167         |    3   |
|        sext_reg_437        |   64   |
|       tmp_11_reg_494       |   10   |
|    tmp_1_mid2_v_reg_451    |    7   |
|     tmp_3_mid2_reg_465     |    3   |
|        tmp_4_reg_482       |   64   |
|      tmp_cast_reg_432      |   12   |
|  weights_addr_read_reg_500 |   32   |
|    weights_addr_reg_488    |   32   |
+----------------------------+--------+
|            Total           |   280  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   269  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   280  |    -   |
+-----------+--------+--------+
|   Total   |   280  |   269  |
+-----------+--------+--------+
