// Seed: 1597153492
module module_0 (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11,
    input tri1 void id_12,
    output uwire id_13,
    output wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    output wor id_18,
    input wor id_19,
    output supply0 id_20,
    input wand id_21,
    input wor id_22,
    input tri1 id_23,
    input tri1 id_24,
    input wand id_25
);
  assign id_20 = id_25;
  wire id_27;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_4 = id_1;
  bufif0 primCall (id_0, id_6, id_1);
endmodule
