<DOC>
<DOCNO>
EP-0014303
</DOCNO>
<TEXT>
<DATE>
19800820
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/28 H01L-27/06 <main>H01L-21/90</main> H01L-21/768 H01L-21/8234 H01L-29/66 H01L-29/78 H01L-21/02 H01L-21/336 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
method for making integrated mos circuits by the silicon-gate technique.
</TITLE>
<APPLICANT>
siemens agde<sep>siemens aktiengesellschaft berlin und munchen<sep>siemens aktiengesellschaftwittelsbacherplatz 280333 m√ºnchende<sep>siemens aktiengesellschaft<sep>
</APPLICANT>
<INVENTOR>
widmann dietrich dr<sep>widmann, dietrich, dr.<sep>widmann, dietrich, dr.ludwig-steub-strasse 2d-8025 unterhachingde<sep>widmann, dietrich, dr.<sep>widmann, dietrich, dr.ludwig-steub-strasse 2d-8025 unterhachingde<sep>
</INVENTOR>
<ABSTRACT>
Method for producing integrated MOS circuits in silicon gate technology with self-adjusting contacts using silicon nitride masks.After the etching of the contact holes for the formation of contacts between the monocrystalline doped areas (5) and the poly-silicon regions (4) and the metallic beams (12), the insulating layer (10) is generated by the corresponding masking of theto contacting regions using an oxide-resistant silicon nitride layer is additionally converted by local oxidation into an insulating layer (10) in addition to the doped regions in the silicon substrate.This avoids shortly conclusions and allows a larger packing density of the circuits per unit area.
</ABSTRACT>
</TEXT>
</DOC>
