
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.27

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 0.73 fmax = 1372.22

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.53    0.01    0.06    0.06 v rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _0004_ (net)
                  0.01    0.00    0.06 v _3621_/A1 (NAND2_X1)
     1    1.66    0.01    0.02    0.08 ^ _3621_/ZN (NAND2_X1)
                                         _1490_ (net)
                  0.01    0.00    0.08 ^ _3622_/B1 (OAI21_X1)
     1    1.06    0.01    0.01    0.09 v _3622_/ZN (OAI21_X1)
                                         _0592_ (net)
                  0.01    0.00    0.09 v rd_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5    9.83    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3767_/A (HA_X1)
     1    1.70    0.01    0.04    0.14 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.14 ^ _2162_/A (INV_X1)
     3    5.07    0.01    0.01    0.15 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.15 v _3757_/CI (FA_X1)
     2    5.87    0.02    0.08    0.23 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.23 v _2160_/B (XNOR2_X2)
     3    7.18    0.03    0.05    0.27 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.27 ^ _2181_/A4 (NAND4_X2)
     1    5.83    0.02    0.04    0.31 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.31 v _2182_/A3 (NOR3_X4)
     4   12.65    0.04    0.07    0.38 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.38 ^ _2185_/B2 (OAI21_X2)
     2    5.95    0.02    0.03    0.41 v _2185_/ZN (OAI21_X2)
                                         _0623_ (net)
                  0.02    0.00    0.41 v _2189_/A (BUF_X4)
    10   23.27    0.01    0.04    0.44 v _2189_/Z (BUF_X4)
                                         _0626_ (net)
                  0.01    0.00    0.44 v _2190_/A (BUF_X4)
    10   15.40    0.01    0.03    0.47 v _2190_/Z (BUF_X4)
                                         _0627_ (net)
                  0.01    0.00    0.47 v _3682_/A (BUF_X2)
    10   15.29    0.01    0.03    0.51 v _3682_/Z (BUF_X2)
                                         _1529_ (net)
                  0.01    0.00    0.51 v _3683_/A1 (NAND2_X1)
     1    1.60    0.01    0.02    0.52 ^ _3683_/ZN (NAND2_X1)
                                         _1530_ (net)
                  0.01    0.00    0.52 ^ _3686_/A1 (NAND2_X1)
     1    0.00    0.00    0.01    0.53 v _3686_/ZN (NAND2_X1)
                                         rd_data[18] (net)
                  0.00    0.00    0.53 v rd_data[18] (out)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5    9.83    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3767_/A (HA_X1)
     1    1.70    0.01    0.04    0.14 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.14 ^ _2162_/A (INV_X1)
     3    5.07    0.01    0.01    0.15 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.15 v _3757_/CI (FA_X1)
     2    5.87    0.02    0.08    0.23 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.23 v _2160_/B (XNOR2_X2)
     3    7.18    0.03    0.05    0.27 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.27 ^ _2181_/A4 (NAND4_X2)
     1    5.83    0.02    0.04    0.31 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.31 v _2182_/A3 (NOR3_X4)
     4   12.65    0.04    0.07    0.38 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.38 ^ _2185_/B2 (OAI21_X2)
     2    5.95    0.02    0.03    0.41 v _2185_/ZN (OAI21_X2)
                                         _0623_ (net)
                  0.02    0.00    0.41 v _2189_/A (BUF_X4)
    10   23.27    0.01    0.04    0.44 v _2189_/Z (BUF_X4)
                                         _0626_ (net)
                  0.01    0.00    0.44 v _2190_/A (BUF_X4)
    10   15.40    0.01    0.03    0.47 v _2190_/Z (BUF_X4)
                                         _0627_ (net)
                  0.01    0.00    0.47 v _3682_/A (BUF_X2)
    10   15.29    0.01    0.03    0.51 v _3682_/Z (BUF_X2)
                                         _1529_ (net)
                  0.01    0.00    0.51 v _3683_/A1 (NAND2_X1)
     1    1.60    0.01    0.02    0.52 ^ _3683_/ZN (NAND2_X1)
                                         _1530_ (net)
                  0.01    0.00    0.52 ^ _3686_/A1 (NAND2_X1)
     1    0.00    0.00    0.01    0.53 v _3686_/ZN (NAND2_X1)
                                         rd_data[18] (net)
                  0.00    0.00    0.53 v rd_data[18] (out)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.69e-03   3.31e-04   4.45e-05   6.06e-03  56.8%
Combinational          2.79e-03   1.78e-03   4.77e-05   4.62e-03  43.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.48e-03   2.11e-03   9.22e-05   1.07e-02 100.0%
                          79.3%      19.8%       0.9%
