{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 23:05:06 2014 " "Info: Processing started: Sat Feb 01 23:05:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off arinc_825 -c arinc_825 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arinc_825 -c arinc_825 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk memory wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10 register transmit_count_reg\[2\] 2.919 ns " "Info: Slack time is 2.919 ns for clock \"clk\" between source memory \"wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10\" and destination register \"transmit_count_reg\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "141.22 MHz 7.081 ns " "Info: Fmax is 141.22 MHz (period= 7.081 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.446 ns + Largest memory register " "Info: + Largest memory to register requirement is 9.446 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.312 ns + Largest " "Info: + Largest clock skew is -0.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.779 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.615 ns) 2.779 ns transmit_count_reg\[2\] 4 REG FF_X37_Y18_N29 3 " "Info: 4: + IC(1.123 ns) + CELL(0.615 ns) = 2.779 ns; Loc. = FF_X37_Y18_N29; Fanout = 3; REG Node = 'transmit_count_reg\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk~inputclkctrl transmit_count_reg[2] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 53.58 % ) " "Info: Total cell delay = 1.489 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.290 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.290 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } { 0.000ns 0.000ns 0.167ns 1.123ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.091 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.932 ns) 3.091 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10 4 MEM M9K_X33_Y20_N0 4 " "Info: 4: + IC(1.118 ns) + CELL(0.932 ns) = 3.091 ns; Loc. = M9K_X33_Y20_N0; Fanout = 4; MEM Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_5731.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_5731.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 58.43 % ) " "Info: Total cell delay = 1.806 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.285 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.285 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } { 0.000ns 0.000ns 0.167ns 1.118ns } { 0.000ns 0.874ns 0.000ns 0.932ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } { 0.000ns 0.000ns 0.167ns 1.123ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } { 0.000ns 0.000ns 0.167ns 1.118ns } { 0.000ns 0.874ns 0.000ns 0.932ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns - " "Info: - Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_5731.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_5731.tdf" 81 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 384 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } { 0.000ns 0.000ns 0.167ns 1.123ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } { 0.000ns 0.000ns 0.167ns 1.118ns } { 0.000ns 0.874ns 0.000ns 0.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.527 ns - Longest memory register " "Info: - Longest memory to register delay is 6.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10 1 MEM M9K_X33_Y20_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X33_Y20_N0; Fanout = 4; MEM Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|ram_block3a1~portb_address_reg10'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_5731.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_5731.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.235 ns) 3.235 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|q_b\[7\] 2 MEM M9K_X33_Y20_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(3.235 ns) = 3.235 ns; Loc. = M9K_X33_Y20_N0; Fanout = 4; MEM Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|altsyncram_5731:fifo_ram\|q_b\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] } "NODE_NAME" } } { "db/altsyncram_5731.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_5731.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.291 ns) 4.791 ns Equal5~126 3 COMB LCCOMB_X37_Y19_N24 1 " "Info: 3: + IC(1.265 ns) + CELL(0.291 ns) = 4.791 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 1; COMB Node = 'Equal5~126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] Equal5~126 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.291 ns) 5.541 ns Equal5~128 4 COMB LCCOMB_X37_Y19_N30 12 " "Info: 4: + IC(0.459 ns) + CELL(0.291 ns) = 5.541 ns; Loc. = LCCOMB_X37_Y19_N30; Fanout = 12; COMB Node = 'Equal5~128'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Equal5~126 Equal5~128 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.291 ns) 6.419 ns Add2~725 5 COMB LCCOMB_X37_Y18_N28 1 " "Info: 5: + IC(0.587 ns) + CELL(0.291 ns) = 6.419 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'Add2~725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Equal5~128 Add2~725 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.527 ns transmit_count_reg\[2\] 6 REG FF_X37_Y18_N29 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.527 ns; Loc. = FF_X37_Y18_N29; Fanout = 3; REG Node = 'transmit_count_reg\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add2~725 transmit_count_reg[2] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.216 ns ( 64.59 % ) " "Info: Total cell delay = 4.216 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.311 ns ( 35.41 % ) " "Info: Total interconnect delay = 2.311 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] Equal5~126 Equal5~128 Add2~725 transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.527 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] Equal5~126 Equal5~128 Add2~725 transmit_count_reg[2] } { 0.000ns 0.000ns 1.265ns 0.459ns 0.587ns 0.000ns } { 0.000ns 3.235ns 0.291ns 0.291ns 0.291ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk clk~input clk~inputclkctrl transmit_count_reg[2] } { 0.000ns 0.000ns 0.167ns 1.123ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 } { 0.000ns 0.000ns 0.167ns 1.118ns } { 0.000ns 0.874ns 0.000ns 0.932ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] Equal5~126 Equal5~128 Add2~725 transmit_count_reg[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.527 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a1~portb_address_reg10 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7] Equal5~126 Equal5~128 Add2~725 transmit_count_reg[2] } { 0.000ns 0.000ns 1.265ns 0.459ns 0.587ns 0.000ns } { 0.000ns 3.235ns 0.291ns 0.291ns 0.291ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register rd_shift_ff\[7\] memory rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0 502 ps " "Info: Minimum slack time is 502 ps for clock \"clk\" between source register \"rd_shift_ff\[7\]\" and destination memory \"rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.868 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd_shift_ff\[7\] 1 REG FF_X32_Y15_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y15_N15; Fanout = 2; REG Node = 'rd_shift_ff\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_shift_ff[7] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 606 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.083 ns) 0.868 ns rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0 2 MEM M9K_X33_Y15_N0 1 " "Info: 2: + IC(0.785 ns) + CELL(0.083 ns) = 0.868 ns; Loc. = M9K_X33_Y15_N0; Fanout = 1; MEM Node = 'rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { rd_shift_ff[7] rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 298 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.083 ns ( 9.56 % ) " "Info: Total cell delay = 0.083 ns ( 9.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.785 ns ( 90.44 % ) " "Info: Total interconnect delay = 0.785 ns ( 90.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { rd_shift_ff[7] rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.868 ns" { rd_shift_ff[7] rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.785ns } { 0.000ns 0.083ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.366 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.366 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.390 ns + Smallest " "Info: + Smallest clock skew is 0.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.167 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(1.004 ns) 3.167 ns rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0 4 MEM M9K_X33_Y15_N0 1 " "Info: 4: + IC(1.122 ns) + CELL(1.004 ns) = 3.167 ns; Loc. = M9K_X33_Y15_N0; Fanout = 1; MEM Node = 'rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a7~porta_datain_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 298 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 59.30 % ) " "Info: Total cell delay = 1.878 ns ( 59.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 40.70 % ) " "Info: Total interconnect delay = 1.289 ns ( 40.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.000ns 0.167ns 1.122ns } { 0.000ns 0.874ns 0.000ns 1.004ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.777 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.615 ns) 2.777 ns rd_shift_ff\[7\] 4 REG FF_X32_Y15_N15 2 " "Info: 4: + IC(1.121 ns) + CELL(0.615 ns) = 2.777 ns; Loc. = FF_X32_Y15_N15; Fanout = 2; REG Node = 'rd_shift_ff\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { clk~inputclkctrl rd_shift_ff[7] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 606 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 53.62 % ) " "Info: Total cell delay = 1.489 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.288 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.000ns 0.167ns 1.122ns } { 0.000ns 0.874ns 0.000ns 1.004ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.246 ns - " "Info: - Micro clock to output delay of source is 0.246 ns" {  } { { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 606 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.222 ns + " "Info: + Micro hold delay of destination is 0.222 ns" {  } { { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 298 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.000ns 0.167ns 1.122ns } { 0.000ns 0.874ns 0.000ns 1.004ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { rd_shift_ff[7] rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.868 ns" { rd_shift_ff[7] rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.785ns } { 0.000ns 0.083ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a7~porta_datain_reg0 } { 0.000ns 0.000ns 0.167ns 1.122ns } { 0.000ns 0.874ns 0.000ns 1.004ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk clk~input clk~inputclkctrl rd_shift_ff[7] } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg wren_1 clk 6.947 ns register " "Info: tsu for register \"wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg\" (data pin = \"wren_1\", clock pin = \"clk\") is 6.947 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.749 ns + Longest pin register " "Info: + Longest pin to register delay is 9.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wren_1 1 PIN PIN_H17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H17; Fanout = 1; PIN Node = 'wren_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren_1 } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns wren_1~input 2 COMB IOIBUF_X53_Y19_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X53_Y19_N1; Fanout = 8; COMB Node = 'wren_1~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { wren_1 wren_1~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.439 ns) 5.103 ns comb~27 3 COMB LCCOMB_X31_Y20_N18 3 " "Info: 3: + IC(3.790 ns) + CELL(0.439 ns) = 5.103 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 3; COMB Node = 'comb~27'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { wren_1~input comb~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.439 ns) 7.400 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|valid_wrreq~96 4 COMB LCCOMB_X34_Y14_N6 18 " "Info: 4: + IC(1.858 ns) + CELL(0.439 ns) = 7.400 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 18; COMB Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|valid_wrreq~96'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { comb~27 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 } "NODE_NAME" } } { "db/dcfifo_ten1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/dcfifo_ten1.tdf" 139 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.291 ns) 8.163 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|mux_a18:wrfull_eq_comp_msb_mux\|result_node\[0\]~46 5 COMB LCCOMB_X35_Y14_N30 1 " "Info: 5: + IC(0.472 ns) + CELL(0.291 ns) = 8.163 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; COMB Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|mux_a18:wrfull_eq_comp_msb_mux\|result_node\[0\]~46'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 } "NODE_NAME" } } { "db/mux_a18.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/mux_a18.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.439 ns) 9.641 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|mux_a18:wrfull_eq_comp_msb_mux\|result_node\[0\]~49 6 COMB LCCOMB_X35_Y14_N2 1 " "Info: 6: + IC(1.039 ns) + CELL(0.439 ns) = 9.641 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 1; COMB Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|mux_a18:wrfull_eq_comp_msb_mux\|result_node\[0\]~49'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 } "NODE_NAME" } } { "db/mux_a18.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/mux_a18.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.749 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg 7 REG FF_X35_Y14_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 9.749 ns; Loc. = FF_X35_Y14_N3; Fanout = 1; REG Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "db/dcfifo_ten1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/dcfifo_ten1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 26.57 % ) " "Info: Total cell delay = 2.590 ns ( 26.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.159 ns ( 73.43 % ) " "Info: Total interconnect delay = 7.159 ns ( 73.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.749 ns" { wren_1 wren_1~input comb~27 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.749 ns" { wren_1 wren_1~input comb~27 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } { 0.000ns 0.000ns 3.790ns 1.858ns 0.472ns 1.039ns 0.000ns } { 0.000ns 0.874ns 0.439ns 0.439ns 0.291ns 0.439ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "db/dcfifo_ten1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/dcfifo_ten1.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.781 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.615 ns) 2.781 ns wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg 4 REG FF_X35_Y14_N3 1 " "Info: 4: + IC(1.125 ns) + CELL(0.615 ns) = 2.781 ns; Loc. = FF_X35_Y14_N3; Fanout = 1; REG Node = 'wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|wrfull_eq_comp_msb_mux_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "db/dcfifo_ten1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/dcfifo_ten1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 53.54 % ) " "Info: Total cell delay = 1.489 ns ( 53.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 46.46 % ) " "Info: Total interconnect delay = 1.292 ns ( 46.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } { 0.000ns 0.000ns 0.167ns 1.125ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.749 ns" { wren_1 wren_1~input comb~27 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.749 ns" { wren_1 wren_1~input comb~27 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~96 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~46 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~49 wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } { 0.000ns 0.000ns 3.790ns 1.858ns 0.472ns 1.039ns 0.000ns } { 0.000ns 0.874ns 0.439ns 0.439ns 0.291ns 0.439ns 0.108ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk clk~input clk~inputclkctrl wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg } { 0.000ns 0.000ns 0.167ns 1.125ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rd_data_0\[24\] rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3 7.917 ns memory " "Info: tco from clock \"clk\" to destination pin \"rd_data_0\[24\]\" through memory \"rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3\" is 7.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.088 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 3.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.926 ns) 3.088 ns rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3 4 MEM M9K_X33_Y18_N0 1 " "Info: 4: + IC(1.121 ns) + CELL(0.926 ns) = 3.088 ns; Loc. = M9K_X33_Y18_N0; Fanout = 1; MEM Node = 'rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } "NODE_NAME" } } { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.29 % ) " "Info: Total cell delay = 1.800 ns ( 58.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 41.71 % ) " "Info: Total interconnect delay = 1.288 ns ( 41.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.088 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.926ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.296 ns + " "Info: + Micro clock to output delay of source is 0.296 ns" {  } { { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 60 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.533 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.052 ns) 0.052 ns rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3 1 MEM M9K_X33_Y18_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X33_Y18_N0; Fanout = 1; MEM Node = 'rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ctm1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block3a0~PORTBDATAOUT3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } "NODE_NAME" } } { "db/altsyncram_rf51.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/db/altsyncram_rf51.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.439 ns) 1.798 ns rd_data_0~2778 2 COMB LCCOMB_X25_Y16_N10 1 " "Info: 2: + IC(1.307 ns) + CELL(0.439 ns) = 1.798 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 1; COMB Node = 'rd_data_0~2778'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 rd_data_0~2778 } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.436 ns) 3.853 ns rd_data_0~2779 3 COMB LCCOMB_X34_Y12_N8 1 " "Info: 3: + IC(1.619 ns) + CELL(0.436 ns) = 3.853 ns; Loc. = LCCOMB_X34_Y12_N8; Fanout = 1; COMB Node = 'rd_data_0~2779'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { rd_data_0~2778 rd_data_0~2779 } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.000 ns) 4.533 ns rd_data_0\[24\] 4 PIN LCCOMB_X32_Y12_N0 0 " "Info: 4: + IC(0.680 ns) + CELL(0.000 ns) = 4.533 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 0; PIN Node = 'rd_data_0\[24\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { rd_data_0~2779 rd_data_0[24] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.927 ns ( 20.45 % ) " "Info: Total cell delay = 0.927 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 79.55 % ) " "Info: Total interconnect delay = 3.606 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 rd_data_0~2778 rd_data_0~2779 rd_data_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 rd_data_0~2778 rd_data_0~2779 rd_data_0[24] } { 0.000ns 1.307ns 1.619ns 0.680ns } { 0.052ns 0.439ns 0.436ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.088 ns" { clk clk~input clk~inputclkctrl rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 } { 0.000ns 0.000ns 0.167ns 1.121ns } { 0.000ns 0.874ns 0.000ns 0.926ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 rd_data_0~2778 rd_data_0~2779 rd_data_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ctm1:auto_generated|altsyncram_rf51:fifo_ram|ram_block3a0~PORTBDATAOUT3 rd_data_0~2778 rd_data_0~2779 rd_data_0[24] } { 0.000ns 1.307ns 1.619ns 0.680ns } { 0.052ns 0.439ns 0.436ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "spi_rx_data_trg rd_adr\[12\] clk 2.303 ns register " "Info: th for register \"spi_rx_data_trg\" (data pin = \"rd_adr\[12\]\", clock pin = \"clk\") is 2.303 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.780 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk clk~input } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.167 ns) + CELL(0.000 ns) 1.041 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 1048 " "Info: 3: + IC(0.167 ns) + CELL(0.000 ns) = 1.041 ns; Loc. = CLKCTRL_G4; Fanout = 1048; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.615 ns) 2.780 ns spi_rx_data_trg 4 REG FF_X37_Y13_N1 1 " "Info: 4: + IC(1.124 ns) + CELL(0.615 ns) = 2.780 ns; Loc. = FF_X37_Y13_N1; Fanout = 1; REG Node = 'spi_rx_data_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk~inputclkctrl spi_rx_data_trg } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 53.56 % ) " "Info: Total cell delay = 1.489 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.291 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~input clk~inputclkctrl spi_rx_data_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk clk~input clk~inputclkctrl spi_rx_data_trg } { 0.000ns 0.000ns 0.167ns 1.124ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.198 ns + " "Info: + Micro hold delay of destination is 0.198 ns" {  } { { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.675 ns - Shortest pin register " "Info: - Shortest pin to register delay is 0.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd_adr\[12\] 1 PIN LCCOMB_X38_Y13_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y13_N16; Fanout = 1; PIN Node = 'rd_adr\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_adr[12] } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.156 ns) 0.567 ns Equal10~13 2 COMB LCCOMB_X37_Y13_N0 1 " "Info: 2: + IC(0.411 ns) + CELL(0.156 ns) = 0.567 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 1; COMB Node = 'Equal10~13'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { rd_adr[12] Equal10~13 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.675 ns spi_rx_data_trg 3 REG FF_X37_Y13_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.675 ns; Loc. = FF_X37_Y13_N1; Fanout = 1; REG Node = 'spi_rx_data_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Equal10~13 spi_rx_data_trg } "NODE_NAME" } } { "arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.264 ns ( 39.11 % ) " "Info: Total cell delay = 0.264 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.411 ns ( 60.89 % ) " "Info: Total interconnect delay = 0.411 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { rd_adr[12] Equal10~13 spi_rx_data_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.675 ns" { rd_adr[12] Equal10~13 spi_rx_data_trg } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.156ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~input clk~inputclkctrl spi_rx_data_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk clk~input clk~inputclkctrl spi_rx_data_trg } { 0.000ns 0.000ns 0.167ns 1.124ns } { 0.000ns 0.874ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { rd_adr[12] Equal10~13 spi_rx_data_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.675 ns" { rd_adr[12] Equal10~13 spi_rx_data_trg } { 0.000ns 0.411ns 0.000ns } { 0.000ns 0.156ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 23:05:07 2014 " "Info: Processing ended: Sat Feb 01 23:05:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
