<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_pit.h File Reference</h1>AT91 periodic interval timer.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__pit_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Periodic Inverval Timer Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g80d9c630179c5d2a303a048102df00a1">PIT_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_pit.html#g80d9c630179c5d2a303a048102df00a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g56c9f00c8ec4ef1b26cd69f118efee22">PIT_MR</a>&nbsp;&nbsp;&nbsp;(PIT_BASE + PIT_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_pit.html#g56c9f00c8ec4ef1b26cd69f118efee22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#gd90fbb9ca72f9806d8230a99278298c4">PIT_PIV</a>&nbsp;&nbsp;&nbsp;0x000FFFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval value mask.  <a href="group__xg_nut_arch_arm_at91_pit.html#gd90fbb9ca72f9806d8230a99278298c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g9b4357985aca6522ac497c7e77d40180">PIT_PIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval value LSB.  <a href="group__xg_nut_arch_arm_at91_pit.html#g9b4357985aca6522ac497c7e77d40180"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g3140df11068726131af1ddbae4651b38">PIT_PITEN</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer enable.  <a href="group__xg_nut_arch_arm_at91_pit.html#g3140df11068726131af1ddbae4651b38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#ge94ee171a3fc882705d0a8db68fedd6d">PIT_PITIEN</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer interrupt enable.  <a href="group__xg_nut_arch_arm_at91_pit.html#ge94ee171a3fc882705d0a8db68fedd6d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Periodic Inverval Timer Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g43cb3b34971a482759497d43a10d1ac0">PIT_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_pit.html#g43cb3b34971a482759497d43a10d1ac0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g379f4964127aaec4c0c6797ca9dba170">PIT_SR</a>&nbsp;&nbsp;&nbsp;(PIT_BASE + PIT_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_pit.html#g379f4964127aaec4c0c6797ca9dba170"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g1b0ad7d663e7d2e759f0ae0ea8a11aa6">PIT_PITS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer has reached PIT_PIV.  <a href="group__xg_nut_arch_arm_at91_pit.html#g1b0ad7d663e7d2e759f0ae0ea8a11aa6"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Periodic Inverval Timer Value and Image Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g2e781dcbb95953fe26d3e8542df72a77">PIT_PIVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="union_value.html">Value</a> register offset.  <a href="group__xg_nut_arch_arm_at91_pit.html#g2e781dcbb95953fe26d3e8542df72a77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#geaf1a551705aa9eb27560d463d96ef1c">PIT_PIVR</a>&nbsp;&nbsp;&nbsp;(PIT_BASE + PIT_PIVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="union_value.html">Value</a> register address.  <a href="group__xg_nut_arch_arm_at91_pit.html#geaf1a551705aa9eb27560d463d96ef1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g0b41211083b915af32839dda370f6ed1">PIT_PIIR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image register offset.  <a href="group__xg_nut_arch_arm_at91_pit.html#g0b41211083b915af32839dda370f6ed1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g04365ea668a795893431a7714d479bdd">PIT_PIIR</a>&nbsp;&nbsp;&nbsp;(PIT_BASE + PIT_PIIR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image register address.  <a href="group__xg_nut_arch_arm_at91_pit.html#g04365ea668a795893431a7714d479bdd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g30c88568d7c84fd93d2628cae841c32d">PIT_CPIV</a>&nbsp;&nbsp;&nbsp;0x000FFFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Current periodic interval value mask.  <a href="group__xg_nut_arch_arm_at91_pit.html#g30c88568d7c84fd93d2628cae841c32d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#ge005449016a4da24930a268243796129">PIT_CPIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Current periodic interval value LSB.  <a href="group__xg_nut_arch_arm_at91_pit.html#ge005449016a4da24930a268243796129"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#g010fe059a64496562ca30b80b6a2296c">PIT_PICNT</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval counter mask.  <a href="group__xg_nut_arch_arm_at91_pit.html#g010fe059a64496562ca30b80b6a2296c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html#gf171cfd64372c0f0a10a214594496e26">PIT_PICNT_LSB</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval counter LSB.  <a href="group__xg_nut_arch_arm_at91_pit.html#gf171cfd64372c0f0a10a214594496e26"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 periodic interval timer. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.1  2007/02/15 16:14:39  haraldkipp
 * Periodic interrupt timer can be used as a system clock.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__pit_8h-source.html">at91_pit.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
