

================================================================
== Vivado HLS Report for 'get_result'
================================================================
* Date:           Mon Apr  9 21:30:12 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_edpa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     12.57|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     292|   1044|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     399|   1044|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+----+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |index_assign_1_1_fu_312_p2   |     +    |      0|   0|  16|           2|           9|
    |mantissa_V_fu_817_p2         |     +    |      0|   0|  17|           1|          10|
    |r_V_2_fu_330_p2              |     +    |      0|   0|  16|           3|           9|
    |r_V_3_fu_356_p2              |     +    |      0|   0|  16|           3|           9|
    |r_V_4_fu_382_p2              |     +    |      0|   0|  16|           4|           9|
    |r_V_5_fu_408_p2              |     +    |      0|   0|  16|           4|           9|
    |r_V_6_fu_434_p2              |     +    |      0|   0|  16|           4|           9|
    |r_V_7_fu_460_p2              |     +    |      0|   0|  16|           4|           9|
    |r_V_8_fu_486_p2              |     +    |      0|   0|  16|           5|           9|
    |r_V_9_fu_512_p2              |     +    |      0|   0|  16|           5|           9|
    |tmp_2_fu_192_p2              |     +    |      0|   0|  15|           8|           8|
    |tmp_7_fu_250_p2              |     +    |      0|   0|  15|           8|           8|
    |addconv_fu_280_p2            |     -    |      0|   0|  16|           7|           9|
    |tmp_14_fu_550_p2             |     -    |      0|   0|  15|           4|           5|
    |sel_tmp_fu_840_p2            |    and   |      0|   0|   8|           1|           1|
    |tmp_15_fu_575_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_16_fu_584_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_17_fu_594_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_18_fu_604_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_20_fu_614_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_21_fu_624_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_22_fu_634_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_24_fu_644_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_25_fu_654_p2             |    and   |      0|   0|   8|           1|           1|
    |tmp_11_fu_234_p3             |   ctlz   |      0|  73|  71|          64|           0|
    |tmp_19_fu_110_p3             |   ctlz   |      0|  73|  71|          64|           0|
    |tmp_23_fu_140_p3             |   ctlz   |      0|  73|  71|          64|           0|
    |tmp_8_fu_176_p3              |   ctlz   |      0|  73|  71|          64|           0|
    |tmp_10_fu_206_p2             |   icmp   |      0|   0|  11|           8|           7|
    |tmp_28_fu_118_p2             |   icmp   |      0|   0|  29|          64|           1|
    |tmp_31_fu_148_p2             |   icmp   |      0|   0|  29|          64|           1|
    |tmp_36_1_fu_306_p2           |   icmp   |      0|   0|  13|           9|           1|
    |tmp_39_1_fu_708_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_2_fu_718_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_3_fu_728_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_4_fu_738_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_5_fu_748_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_6_fu_758_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_7_fu_768_p2           |    or    |      0|   0|   8|           1|           1|
    |tmp_39_fu_698_p2             |    or    |      0|   0|   8|           1|           1|
    |ap_return                    |  select  |      0|   0|  16|           1|           1|
    |leading_signs_V_1_fu_256_p3  |  select  |      0|   0|   8|           1|           8|
    |leading_signs_V_2_fu_264_p3  |  select  |      0|   0|   8|           1|           8|
    |leading_signs_V_fu_198_p3    |  select  |      0|   0|   8|           1|           8|
    |p_0274_1_fu_568_p3           |  select  |      0|   0|  10|           1|           1|
    |p_Repl2_s_fu_823_p3          |  select  |      0|   0|  10|           1|          10|
    |exponent_V_fu_555_p2         |    xor   |      0|   0|  13|           5|           6|
    |flipped_V_fu_124_p2          |    xor   |      0|   0|  87|           2|          80|
    |p_not1_fu_703_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not2_fu_713_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not3_fu_723_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not4_fu_733_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not5_fu_743_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not6_fu_753_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not7_fu_763_p2             |    xor   |      0|   0|   8|           1|           2|
    |p_not_fu_693_p2              |    xor   |      0|   0|   8|           1|           2|
    |rev1_fu_599_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev2_fu_609_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev3_fu_619_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev4_fu_629_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev5_fu_639_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev6_fu_649_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev7_fu_579_p2               |    xor   |      0|   0|   8|           1|           2|
    |rev_fu_589_p2                |    xor   |      0|   0|   8|           1|           2|
    |tmp_39_8_fu_773_p2           |    xor   |      0|   0|   8|           1|           2|
    |tmp_39_9_fu_787_p2           |    xor   |      0|   0|   8|           1|           2|
    |tmp_s_fu_545_p2              |    xor   |      0|   0|   8|           1|           2|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |Total                        |          |      0| 292|1044|         513|         309|
    +-----------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |CompleteRegister_m_c_reg_853  |  80|   0|   80|          0|
    |tmp_10_reg_864                |   1|   0|    1|          0|
    |tmp_36_1_reg_884              |   1|   0|    1|          0|
    |tmp_74_reg_869                |   5|   0|    5|          0|
    |tmp_75_reg_874                |   1|   0|    1|          0|
    |tmp_76_reg_879                |   1|   0|    1|          0|
    |tmp_77_reg_889                |   1|   0|    1|          0|
    |tmp_78_reg_894                |   1|   0|    1|          0|
    |tmp_79_reg_900                |   1|   0|    1|          0|
    |tmp_80_reg_906                |   1|   0|    1|          0|
    |tmp_81_reg_912                |   1|   0|    1|          0|
    |tmp_82_reg_918                |   1|   0|    1|          0|
    |tmp_83_reg_924                |   1|   0|    1|          0|
    |tmp_84_reg_930                |   1|   0|    1|          0|
    |tmp_85_reg_936                |   1|   0|    1|          0|
    |tmp_86_reg_942                |   1|   0|    1|          0|
    |tmp_87_reg_948                |   1|   0|    1|          0|
    |tmp_88_reg_954                |   1|   0|    1|          0|
    |tmp_89_reg_960                |   1|   0|    1|          0|
    |tmp_90_reg_966                |   1|   0|    1|          0|
    |tmp_91_reg_972                |   1|   0|    1|          0|
    |tmp_92_reg_978                |   1|   0|    1|          0|
    |tmp_93_reg_984                |   1|   0|    1|          0|
    |tmp_reg_858                   |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 107|   0|  107|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                              |  in |    1| ap_ctrl_hs |                     get_result                     | return value |
|ap_rst                                              |  in |    1| ap_ctrl_hs |                     get_result                     | return value |
|ap_return                                           | out |   16| ap_ctrl_hs |                     get_result                     | return value |
|ap_ce                                               |  in |    1| ap_ctrl_hs |                     get_result                     | return value |
|CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read  |  in |   80|   ap_none  | CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read |    scalar    |
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 12.57ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = call i80 @_ssdm_op_Read.ap_auto.i80(i80 %CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 79)" [mnist_edpa/complete_register.hpp:36]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_PartSelect.i64.i80.i32.i32(i80 %CompleteRegister_m_c, i32 16, i32 79)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 6 [1/1] (4.06ns)   --->   "%tmp_19 = call i64 @llvm.ctlz.i64(i64 %p_Result_3, i1 true) nounwind" [mnist_edpa/complete_register.hpp:41]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.77ns)   --->   "%tmp_28 = icmp eq i64 %p_Result_3, 0" [mnist_edpa/complete_register.hpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.91ns)   --->   "%flipped_V = xor i80 %CompleteRegister_m_c, -1" [mnist_edpa/complete_register.hpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_PartSelect.i64.i80.i32.i32(i80 %flipped_V, i32 16, i32 79)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 10 [1/1] (4.06ns)   --->   "%tmp_23 = call i64 @llvm.ctlz.i64(i64 %p_Result_1, i1 true) nounwind" [mnist_edpa/complete_register.hpp:39]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%tmp_31 = icmp eq i64 %p_Result_1, 0" [mnist_edpa/complete_register.hpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %CompleteRegister_m_c, i32 15, i32 0)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_31 = call i64 @llvm.part.set.i64.i16(i64 -1, i16 %p_Result_s, i32 63, i32 48)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 14 [1/1] (4.06ns)   --->   "%tmp_8 = call i64 @llvm.ctlz.i64(i64 %p_Result_s_31, i1 true) nounwind" [mnist_edpa/complete_register.hpp:41]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %tmp_19 to i8" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %tmp_8 to i8" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%tmp_2 = add i8 %tmp_71, %tmp_70" [mnist_edpa/complete_register.hpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.37ns)   --->   "%leading_signs_V = select i1 %tmp_28, i8 %tmp_2, i8 %tmp_70" [mnist_edpa/complete_register.hpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%tmp_10 = icmp eq i8 %leading_signs_V, 80" [mnist_edpa/complete_register.hpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %flipped_V, i32 15, i32 0)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @llvm.part.set.i64.i16(i64 -1, i16 %p_Result_4, i32 63, i32 48)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 22 [1/1] (4.06ns)   --->   "%tmp_11 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind" [mnist_edpa/complete_register.hpp:39]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %tmp_23 to i8" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %tmp_11 to i8" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%tmp_7 = add i8 %tmp_73, %tmp_72" [mnist_edpa/complete_register.hpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node leading_signs_V_2)   --->   "%leading_signs_V_1 = select i1 %tmp_31, i8 %tmp_7, i8 %tmp_72" [mnist_edpa/complete_register.hpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.37ns) (out node of the LUT)   --->   "%leading_signs_V_2 = select i1 %tmp, i8 %leading_signs_V_1, i8 %leading_signs_V" [mnist_edpa/complete_register.hpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i8 %leading_signs_V_2 to i5" [mnist_edpa/complete_register.hpp:48]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %leading_signs_V_2 to i9" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%addconv = sub i9 78, %rhs_V_cast" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i9 %addconv to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %addconv, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %tmp_16_cast)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 34 [1/1] (1.66ns)   --->   "%tmp_36_1 = icmp sgt i9 %addconv, 0" [mnist_edpa/complete_register.hpp:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.93ns)   --->   "%index_assign_1_1 = add i9 -1, %addconv" [mnist_edpa/complete_register.hpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = zext i9 %index_assign_1_1 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_1_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 38 [1/1] (1.93ns)   --->   "%r_V_2 = add i9 -2, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_2, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = zext i9 %r_V_2 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_2_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 42 [1/1] (1.93ns)   --->   "%r_V_3 = add i9 -3, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%index_assign_1_3_cas = zext i9 %r_V_3 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_3_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 46 [1/1] (1.93ns)   --->   "%r_V_4 = add i9 -4, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%index_assign_1_4_cas = zext i9 %r_V_4 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_4_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 50 [1/1] (1.93ns)   --->   "%r_V_5 = add i9 -5, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_5, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%index_assign_1_5_cas = zext i9 %r_V_5 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_5_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 54 [1/1] (1.93ns)   --->   "%r_V_6 = add i9 -6, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_6, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%index_assign_1_6_cas = zext i9 %r_V_6 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_6_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 58 [1/1] (1.93ns)   --->   "%r_V_7 = add i9 -7, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_7, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%index_assign_1_7_cas = zext i9 %r_V_7 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_7_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 62 [1/1] (1.93ns)   --->   "%r_V_8 = add i9 -8, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_8, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%index_assign_1_8_cas = zext i9 %r_V_8 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_8_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 66 [1/1] (1.93ns)   --->   "%r_V_9 = add i9 -9, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_9, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%index_assign_1_9_cas = zext i9 %r_V_9 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_9_cas)" [mnist_edpa/complete_register.hpp:55]

 <State 2> : 6.07ns
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 79)" [mnist_edpa/complete_register.hpp:32]
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%tmp_s = xor i1 %tmp, true" [mnist_edpa/complete_register.hpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%tmp_14 = sub i5 8, %tmp_74" [mnist_edpa/complete_register.hpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%exponent_V = xor i5 %tmp_14, -16" [mnist_edpa/complete_register.hpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_76, i9 0)" [mnist_edpa/complete_register.hpp:55]
ST_2 : Operation 75 [1/1] (1.37ns)   --->   "%p_0274_1 = select i1 %tmp_75, i10 0, i10 %p_Result_6" [mnist_edpa/complete_register.hpp:53]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.93ns)   --->   "%tmp_15 = and i1 %tmp_36_1, %tmp_77" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev7 = xor i1 %tmp_78, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_16 = and i1 %tmp_79, %rev7" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev = xor i1 %tmp_80, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_17 = and i1 %tmp_81, %rev" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev1 = xor i1 %tmp_82, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_18 = and i1 %tmp_83, %rev1" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev2 = xor i1 %tmp_84, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_20 = and i1 %tmp_85, %rev2" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev3 = xor i1 %tmp_86, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_21 = and i1 %tmp_87, %rev3" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev4 = xor i1 %tmp_88, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_22 = and i1 %tmp_89, %rev4" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev5 = xor i1 %tmp_90, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_24 = and i1 %tmp_91, %rev5" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev6 = xor i1 %tmp_92, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_25 = and i1 %tmp_93, %rev6" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_15, i1 %tmp_16, i1 %tmp_17, i1 %tmp_18, i1 %tmp_20, i1 %tmp_21, i1 %tmp_22, i1 %tmp_24, i1 %tmp_25)" [mnist_edpa/complete_register.hpp:53]
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_0274_1_9 = call i10 @_ssdm_op_PartSet.i10.i10.i9.i32.i32(i10 %p_0274_1, i9 %tmp_26, i32 0, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not = xor i1 %tmp_93, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39 = or i1 %tmp_92, %p_not" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not1 = xor i1 %tmp_91, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_1 = or i1 %tmp_90, %p_not1" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not2 = xor i1 %tmp_89, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_2 = or i1 %tmp_88, %p_not2" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not3 = xor i1 %tmp_87, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_3 = or i1 %tmp_86, %p_not3" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not4 = xor i1 %tmp_85, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_4 = or i1 %tmp_84, %p_not4" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not5 = xor i1 %tmp_83, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_5 = or i1 %tmp_82, %p_not5" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not6 = xor i1 %tmp_81, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_6 = or i1 %tmp_80, %p_not6" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not7 = xor i1 %tmp_79, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_7 = or i1 %tmp_78, %p_not7" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_8 = xor i1 %tmp_15, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_0274_1, i32 9)" [mnist_edpa/complete_register.hpp:63]
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_9 = xor i1 %tmp_94, true" [mnist_edpa/complete_register.hpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_Result_27_9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_39_9, i1 %tmp_39_8, i1 %tmp_39_7, i1 %tmp_39_6, i1 %tmp_39_5, i1 %tmp_39_4, i1 %tmp_39_3, i1 %tmp_39_2, i1 %tmp_39_1, i1 %tmp_39)" [mnist_edpa/complete_register.hpp:63]
ST_2 : Operation 115 [1/1] (1.95ns) (out node of the LUT)   --->   "%mantissa_V = add i10 1, %p_Result_27_9" [mnist_edpa/complete_register.hpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_s = select i1 %tmp, i10 %mantissa_V, i10 %p_0274_1_9" [mnist_edpa/complete_register.hpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Result_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_2, i5 %exponent_V, i10 %p_Repl2_s)" [mnist_edpa/complete_register.hpp:68]
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp = and i1 %tmp_10, %tmp_s" [mnist_edpa/complete_register.hpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.37ns) (out node of the LUT)   --->   "%agg_result_V = select i1 %sel_tmp, i16 0, i16 %p_Result_5" [mnist_edpa/complete_register.hpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "ret i16 %agg_result_V" [mnist_edpa/complete_register.hpp:71]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
CompleteRegister_m_c (read          ) [ 011]
tmp                  (bitselect     ) [ 011]
p_Result_3           (partselect    ) [ 000]
tmp_19               (ctlz          ) [ 000]
tmp_28               (icmp          ) [ 000]
flipped_V            (xor           ) [ 000]
p_Result_1           (partselect    ) [ 000]
tmp_23               (ctlz          ) [ 000]
tmp_31               (icmp          ) [ 000]
p_Result_s           (partselect    ) [ 000]
p_Result_s_31        (partset       ) [ 000]
tmp_8                (ctlz          ) [ 000]
tmp_70               (trunc         ) [ 000]
tmp_71               (trunc         ) [ 000]
tmp_2                (add           ) [ 000]
leading_signs_V      (select        ) [ 000]
tmp_10               (icmp          ) [ 011]
p_Result_4           (partselect    ) [ 000]
p_Result_2           (partset       ) [ 000]
tmp_11               (ctlz          ) [ 000]
tmp_72               (trunc         ) [ 000]
tmp_73               (trunc         ) [ 000]
tmp_7                (add           ) [ 000]
leading_signs_V_1    (select        ) [ 000]
leading_signs_V_2    (select        ) [ 000]
tmp_74               (trunc         ) [ 011]
rhs_V_cast           (zext          ) [ 000]
addconv              (sub           ) [ 000]
tmp_16_cast          (sext          ) [ 000]
tmp_75               (bitselect     ) [ 011]
tmp_76               (bitselect     ) [ 011]
tmp_36_1             (icmp          ) [ 011]
index_assign_1_1     (add           ) [ 000]
index_assign_1_1_cas (zext          ) [ 000]
tmp_77               (bitselect     ) [ 011]
r_V_2                (add           ) [ 000]
tmp_78               (bitselect     ) [ 011]
index_assign_1_2_cas (zext          ) [ 000]
tmp_79               (bitselect     ) [ 011]
r_V_3                (add           ) [ 000]
tmp_80               (bitselect     ) [ 011]
index_assign_1_3_cas (zext          ) [ 000]
tmp_81               (bitselect     ) [ 011]
r_V_4                (add           ) [ 000]
tmp_82               (bitselect     ) [ 011]
index_assign_1_4_cas (zext          ) [ 000]
tmp_83               (bitselect     ) [ 011]
r_V_5                (add           ) [ 000]
tmp_84               (bitselect     ) [ 011]
index_assign_1_5_cas (zext          ) [ 000]
tmp_85               (bitselect     ) [ 011]
r_V_6                (add           ) [ 000]
tmp_86               (bitselect     ) [ 011]
index_assign_1_6_cas (zext          ) [ 000]
tmp_87               (bitselect     ) [ 011]
r_V_7                (add           ) [ 000]
tmp_88               (bitselect     ) [ 011]
index_assign_1_7_cas (zext          ) [ 000]
tmp_89               (bitselect     ) [ 011]
r_V_8                (add           ) [ 000]
tmp_90               (bitselect     ) [ 011]
index_assign_1_8_cas (zext          ) [ 000]
tmp_91               (bitselect     ) [ 011]
r_V_9                (add           ) [ 000]
tmp_92               (bitselect     ) [ 011]
index_assign_1_9_cas (zext          ) [ 000]
tmp_93               (bitselect     ) [ 011]
p_Repl2_2            (bitselect     ) [ 000]
tmp_s                (xor           ) [ 000]
tmp_14               (sub           ) [ 000]
exponent_V           (xor           ) [ 000]
p_Result_6           (bitconcatenate) [ 000]
p_0274_1             (select        ) [ 000]
tmp_15               (and           ) [ 000]
rev7                 (xor           ) [ 000]
tmp_16               (and           ) [ 000]
rev                  (xor           ) [ 000]
tmp_17               (and           ) [ 000]
rev1                 (xor           ) [ 000]
tmp_18               (and           ) [ 000]
rev2                 (xor           ) [ 000]
tmp_20               (and           ) [ 000]
rev3                 (xor           ) [ 000]
tmp_21               (and           ) [ 000]
rev4                 (xor           ) [ 000]
tmp_22               (and           ) [ 000]
rev5                 (xor           ) [ 000]
tmp_24               (and           ) [ 000]
rev6                 (xor           ) [ 000]
tmp_25               (and           ) [ 000]
tmp_26               (bitconcatenate) [ 000]
p_0274_1_9           (partset       ) [ 000]
p_not                (xor           ) [ 000]
tmp_39               (or            ) [ 000]
p_not1               (xor           ) [ 000]
tmp_39_1             (or            ) [ 000]
p_not2               (xor           ) [ 000]
tmp_39_2             (or            ) [ 000]
p_not3               (xor           ) [ 000]
tmp_39_3             (or            ) [ 000]
p_not4               (xor           ) [ 000]
tmp_39_4             (or            ) [ 000]
p_not5               (xor           ) [ 000]
tmp_39_5             (or            ) [ 000]
p_not6               (xor           ) [ 000]
tmp_39_6             (or            ) [ 000]
p_not7               (xor           ) [ 000]
tmp_39_7             (or            ) [ 000]
tmp_39_8             (xor           ) [ 000]
tmp_94               (bitselect     ) [ 000]
tmp_39_9             (xor           ) [ 000]
p_Result_27_9        (bitconcatenate) [ 000]
mantissa_V           (add           ) [ 000]
p_Repl2_s            (select        ) [ 000]
p_Result_5           (bitconcatenate) [ 000]
sel_tmp              (and           ) [ 000]
agg_result_V         (select        ) [ 000]
StgValue_120         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i10.i10.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i5.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="CompleteRegister_m_c_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="80" slack="0"/>
<pin id="88" dir="0" index="1" bw="80" slack="0"/>
<pin id="89" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CompleteRegister_m_c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="80" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Result_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="80" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="8" slack="0"/>
<pin id="105" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_19_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_28_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="flipped_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="80" slack="0"/>
<pin id="126" dir="0" index="1" bw="80" slack="0"/>
<pin id="127" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="flipped_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="80" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="0" index="3" bw="8" slack="0"/>
<pin id="135" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_23_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_31_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="80" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_s_31_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="0" index="4" bw="7" slack="0"/>
<pin id="170" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s_31/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_70_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_71_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="leading_signs_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="80" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Result_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="0" index="4" bw="7" slack="0"/>
<pin id="228" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_11_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_72_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_73_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_7_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="leading_signs_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="leading_signs_V_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_74_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rhs_V_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="addconv_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="addconv/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_16_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_75_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_76_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="80" slack="0"/>
<pin id="301" dir="0" index="2" bw="9" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_36_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="index_assign_1_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_assign_1_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="index_assign_1_1_cas_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_1_cas/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_77_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="80" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="r_V_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_78_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="index_assign_1_2_cas_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_2_cas/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_79_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="80" slack="0"/>
<pin id="351" dir="0" index="2" bw="9" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="r_V_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_80_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="index_assign_1_3_cas_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_3_cas/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_81_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="80" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_82_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="index_assign_1_4_cas_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_4_cas/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_83_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="80" slack="0"/>
<pin id="403" dir="0" index="2" bw="9" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="r_V_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_84_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="index_assign_1_5_cas_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_5_cas/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_85_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="80" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_86_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="index_assign_1_6_cas_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_6_cas/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_87_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="80" slack="0"/>
<pin id="455" dir="0" index="2" bw="9" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="r_V_7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_88_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="index_assign_1_7_cas_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_7_cas/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_89_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="80" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_V_8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_90_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="index_assign_1_8_cas_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_8_cas/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_91_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="80" slack="0"/>
<pin id="507" dir="0" index="2" bw="9" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="r_V_9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_92_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="index_assign_1_9_cas_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_9_cas/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_93_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="80" slack="0"/>
<pin id="533" dir="0" index="2" bw="9" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Repl2_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="80" slack="1"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_14_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="1"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exponent_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exponent_V/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_0274_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="10" slack="0"/>
<pin id="572" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0274_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_15_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="1" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="rev7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_16_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="rev_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_17_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="rev1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_18_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="rev2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_20_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="rev3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_21_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="rev4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_22_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="rev5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_24_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="rev6_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_25_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_26_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="0" index="3" bw="1" slack="0"/>
<pin id="664" dir="0" index="4" bw="1" slack="0"/>
<pin id="665" dir="0" index="5" bw="1" slack="0"/>
<pin id="666" dir="0" index="6" bw="1" slack="0"/>
<pin id="667" dir="0" index="7" bw="1" slack="0"/>
<pin id="668" dir="0" index="8" bw="1" slack="0"/>
<pin id="669" dir="0" index="9" bw="1" slack="0"/>
<pin id="670" dir="1" index="10" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_0274_1_9_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="10" slack="0"/>
<pin id="684" dir="0" index="2" bw="9" slack="0"/>
<pin id="685" dir="0" index="3" bw="1" slack="0"/>
<pin id="686" dir="0" index="4" bw="5" slack="0"/>
<pin id="687" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_0274_1_9/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_not_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_39_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_not1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_39_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_1/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_not2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not2/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_39_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_2/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_not3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not3/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_39_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_3/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_not4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not4/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_39_4_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_4/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_not5_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not5/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_39_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_5/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_not6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not6/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_39_6_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_6/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_not7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not7/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_39_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39_7/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_39_8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39_8/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_94_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="10" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_39_9_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39_9/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Result_27_9_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="0" index="3" bw="1" slack="0"/>
<pin id="798" dir="0" index="4" bw="1" slack="0"/>
<pin id="799" dir="0" index="5" bw="1" slack="0"/>
<pin id="800" dir="0" index="6" bw="1" slack="0"/>
<pin id="801" dir="0" index="7" bw="1" slack="0"/>
<pin id="802" dir="0" index="8" bw="1" slack="0"/>
<pin id="803" dir="0" index="9" bw="1" slack="0"/>
<pin id="804" dir="0" index="10" bw="1" slack="0"/>
<pin id="805" dir="1" index="11" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27_9/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="mantissa_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="10" slack="0"/>
<pin id="820" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mantissa_V/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_Repl2_s_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="10" slack="0"/>
<pin id="826" dir="0" index="2" bw="10" slack="0"/>
<pin id="827" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_Result_5_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="0" index="2" bw="5" slack="0"/>
<pin id="834" dir="0" index="3" bw="10" slack="0"/>
<pin id="835" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sel_tmp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="agg_result_V_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="16" slack="0"/>
<pin id="848" dir="0" index="2" bw="16" slack="0"/>
<pin id="849" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V/2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="CompleteRegister_m_c_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="80" slack="1"/>
<pin id="855" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="CompleteRegister_m_c "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_10_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_74_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="1"/>
<pin id="871" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_75_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_76_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_36_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_77_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_78_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_79_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_80_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_81_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_82_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_83_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_84_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_85_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_86_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_87_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_88_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_89_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_90_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_91_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_92_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_93_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="86" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="100" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="100" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="86" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="130" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="130" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="86" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="154" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="164" pin="5"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="110" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="176" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="184" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="124" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="212" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="222" pin="5"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="140" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="234" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="148" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="242" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="92" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="256" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="198" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="264" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="280" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="86" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="286" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="280" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="280" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="86" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="280" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="86" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="280" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="356" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="86" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="280" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="4" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="86" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="280" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="4" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="86" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="280" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="4" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="86" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="280" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="40" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="4" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="86" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="280" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="486" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="4" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="86" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="280" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="38" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="40" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="512" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="4" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="86" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="526" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="4" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="6" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="14" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="62" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="66" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="42" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="68" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="561" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="583"><net_src comp="14" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="14" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="14" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="14" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="14" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="14" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="14" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="14" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="671"><net_src comp="70" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="672"><net_src comp="575" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="673"><net_src comp="584" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="674"><net_src comp="594" pin="2"/><net_sink comp="659" pin=3"/></net>

<net id="675"><net_src comp="604" pin="2"/><net_sink comp="659" pin=4"/></net>

<net id="676"><net_src comp="614" pin="2"/><net_sink comp="659" pin=5"/></net>

<net id="677"><net_src comp="624" pin="2"/><net_sink comp="659" pin=6"/></net>

<net id="678"><net_src comp="634" pin="2"/><net_sink comp="659" pin=7"/></net>

<net id="679"><net_src comp="644" pin="2"/><net_sink comp="659" pin=8"/></net>

<net id="680"><net_src comp="654" pin="2"/><net_sink comp="659" pin=9"/></net>

<net id="688"><net_src comp="72" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="568" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="659" pin="10"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="24" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="692"><net_src comp="40" pin="0"/><net_sink comp="681" pin=4"/></net>

<net id="697"><net_src comp="14" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="14" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="14" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="14" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="14" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="14" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="14" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="14" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="575" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="14" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="74" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="568" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="76" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="14" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="806"><net_src comp="78" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="807"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="808"><net_src comp="773" pin="2"/><net_sink comp="793" pin=2"/></net>

<net id="809"><net_src comp="768" pin="2"/><net_sink comp="793" pin=3"/></net>

<net id="810"><net_src comp="758" pin="2"/><net_sink comp="793" pin=4"/></net>

<net id="811"><net_src comp="748" pin="2"/><net_sink comp="793" pin=5"/></net>

<net id="812"><net_src comp="738" pin="2"/><net_sink comp="793" pin=6"/></net>

<net id="813"><net_src comp="728" pin="2"/><net_sink comp="793" pin=7"/></net>

<net id="814"><net_src comp="718" pin="2"/><net_sink comp="793" pin=8"/></net>

<net id="815"><net_src comp="708" pin="2"/><net_sink comp="793" pin=9"/></net>

<net id="816"><net_src comp="698" pin="2"/><net_sink comp="793" pin=10"/></net>

<net id="821"><net_src comp="80" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="793" pin="11"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="817" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="681" pin="5"/><net_sink comp="823" pin=2"/></net>

<net id="836"><net_src comp="82" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="538" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="555" pin="2"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="823" pin="3"/><net_sink comp="830" pin=3"/></net>

<net id="844"><net_src comp="545" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="84" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="830" pin="4"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="86" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="861"><net_src comp="92" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="867"><net_src comp="206" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="872"><net_src comp="272" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="877"><net_src comp="290" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="882"><net_src comp="298" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="887"><net_src comp="306" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="892"><net_src comp="322" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="897"><net_src comp="336" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="903"><net_src comp="348" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="909"><net_src comp="362" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="915"><net_src comp="374" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="921"><net_src comp="388" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="927"><net_src comp="400" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="933"><net_src comp="414" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="939"><net_src comp="426" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="945"><net_src comp="440" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="951"><net_src comp="452" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="957"><net_src comp="466" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="963"><net_src comp="478" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="969"><net_src comp="492" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="975"><net_src comp="504" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="981"><net_src comp="518" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="987"><net_src comp="530" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="693" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read | {}
 - Input state : 
	Port: get_result : CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read | {1 }
  - Chain level:
	State 1
		tmp_19 : 1
		tmp_28 : 1
		tmp_23 : 1
		tmp_31 : 1
		p_Result_s_31 : 1
		tmp_8 : 2
		tmp_70 : 2
		tmp_71 : 3
		tmp_2 : 4
		leading_signs_V : 5
		tmp_10 : 6
		p_Result_2 : 1
		tmp_11 : 2
		tmp_72 : 2
		tmp_73 : 3
		tmp_7 : 4
		leading_signs_V_1 : 5
		leading_signs_V_2 : 6
		tmp_74 : 7
		rhs_V_cast : 7
		addconv : 8
		tmp_16_cast : 9
		tmp_75 : 9
		tmp_76 : 10
		tmp_36_1 : 9
		index_assign_1_1 : 9
		index_assign_1_1_cas : 10
		tmp_77 : 11
		r_V_2 : 9
		tmp_78 : 10
		index_assign_1_2_cas : 10
		tmp_79 : 11
		r_V_3 : 9
		tmp_80 : 10
		index_assign_1_3_cas : 10
		tmp_81 : 11
		r_V_4 : 9
		tmp_82 : 10
		index_assign_1_4_cas : 10
		tmp_83 : 11
		r_V_5 : 9
		tmp_84 : 10
		index_assign_1_5_cas : 10
		tmp_85 : 11
		r_V_6 : 9
		tmp_86 : 10
		index_assign_1_6_cas : 10
		tmp_87 : 11
		r_V_7 : 9
		tmp_88 : 10
		index_assign_1_7_cas : 10
		tmp_89 : 11
		r_V_8 : 9
		tmp_90 : 10
		index_assign_1_8_cas : 10
		tmp_91 : 11
		r_V_9 : 9
		tmp_92 : 10
		index_assign_1_9_cas : 10
		tmp_93 : 11
	State 2
		exponent_V : 1
		p_0274_1 : 1
		p_0274_1_9 : 1
		tmp_94 : 2
		tmp_39_9 : 3
		p_Result_27_9 : 3
		mantissa_V : 4
		p_Repl2_s : 5
		p_Result_5 : 6
		agg_result_V : 7
		StgValue_120 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |          tmp_19_fu_110          |    73   |    71   |
|   ctlz   |          tmp_23_fu_140          |    73   |    71   |
|          |           tmp_8_fu_176          |    73   |    71   |
|          |          tmp_11_fu_234          |    73   |    71   |
|----------|---------------------------------|---------|---------|
|          |         flipped_V_fu_124        |    0    |    87   |
|          |           tmp_s_fu_545          |    0    |    8    |
|          |        exponent_V_fu_555        |    0    |    12   |
|          |           rev7_fu_579           |    0    |    8    |
|          |            rev_fu_589           |    0    |    8    |
|          |           rev1_fu_599           |    0    |    8    |
|          |           rev2_fu_609           |    0    |    8    |
|          |           rev3_fu_619           |    0    |    8    |
|          |           rev4_fu_629           |    0    |    8    |
|          |           rev5_fu_639           |    0    |    8    |
|    xor   |           rev6_fu_649           |    0    |    8    |
|          |           p_not_fu_693          |    0    |    8    |
|          |          p_not1_fu_703          |    0    |    8    |
|          |          p_not2_fu_713          |    0    |    8    |
|          |          p_not3_fu_723          |    0    |    8    |
|          |          p_not4_fu_733          |    0    |    8    |
|          |          p_not5_fu_743          |    0    |    8    |
|          |          p_not6_fu_753          |    0    |    8    |
|          |          p_not7_fu_763          |    0    |    8    |
|          |         tmp_39_8_fu_773         |    0    |    8    |
|          |         tmp_39_9_fu_787         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |           tmp_2_fu_192          |    0    |    15   |
|          |           tmp_7_fu_250          |    0    |    15   |
|          |     index_assign_1_1_fu_312     |    0    |    16   |
|          |           r_V_2_fu_330          |    0    |    16   |
|          |           r_V_3_fu_356          |    0    |    16   |
|    add   |           r_V_4_fu_382          |    0    |    16   |
|          |           r_V_5_fu_408          |    0    |    16   |
|          |           r_V_6_fu_434          |    0    |    16   |
|          |           r_V_7_fu_460          |    0    |    16   |
|          |           r_V_8_fu_486          |    0    |    16   |
|          |           r_V_9_fu_512          |    0    |    16   |
|          |        mantissa_V_fu_817        |    0    |    17   |
|----------|---------------------------------|---------|---------|
|          |          tmp_28_fu_118          |    0    |    29   |
|   icmp   |          tmp_31_fu_148          |    0    |    29   |
|          |          tmp_10_fu_206          |    0    |    11   |
|          |         tmp_36_1_fu_306         |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |          tmp_15_fu_575          |    0    |    8    |
|          |          tmp_16_fu_584          |    0    |    8    |
|          |          tmp_17_fu_594          |    0    |    8    |
|          |          tmp_18_fu_604          |    0    |    8    |
|    and   |          tmp_20_fu_614          |    0    |    8    |
|          |          tmp_21_fu_624          |    0    |    8    |
|          |          tmp_22_fu_634          |    0    |    8    |
|          |          tmp_24_fu_644          |    0    |    8    |
|          |          tmp_25_fu_654          |    0    |    8    |
|          |          sel_tmp_fu_840         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |          tmp_39_fu_698          |    0    |    8    |
|          |         tmp_39_1_fu_708         |    0    |    8    |
|          |         tmp_39_2_fu_718         |    0    |    8    |
|    or    |         tmp_39_3_fu_728         |    0    |    8    |
|          |         tmp_39_4_fu_738         |    0    |    8    |
|          |         tmp_39_5_fu_748         |    0    |    8    |
|          |         tmp_39_6_fu_758         |    0    |    8    |
|          |         tmp_39_7_fu_768         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |      leading_signs_V_fu_198     |    0    |    8    |
|          |     leading_signs_V_1_fu_256    |    0    |    8    |
|  select  |     leading_signs_V_2_fu_264    |    0    |    8    |
|          |         p_0274_1_fu_568         |    0    |    10   |
|          |         p_Repl2_s_fu_823        |    0    |    10   |
|          |       agg_result_V_fu_845       |    0    |    16   |
|----------|---------------------------------|---------|---------|
|    sub   |          addconv_fu_280         |    0    |    15   |
|          |          tmp_14_fu_550          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | CompleteRegister_m_c_read_fu_86 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_92            |    0    |    0    |
|          |          tmp_75_fu_290          |    0    |    0    |
|          |          tmp_76_fu_298          |    0    |    0    |
|          |          tmp_77_fu_322          |    0    |    0    |
|          |          tmp_78_fu_336          |    0    |    0    |
|          |          tmp_79_fu_348          |    0    |    0    |
|          |          tmp_80_fu_362          |    0    |    0    |
|          |          tmp_81_fu_374          |    0    |    0    |
|          |          tmp_82_fu_388          |    0    |    0    |
|          |          tmp_83_fu_400          |    0    |    0    |
| bitselect|          tmp_84_fu_414          |    0    |    0    |
|          |          tmp_85_fu_426          |    0    |    0    |
|          |          tmp_86_fu_440          |    0    |    0    |
|          |          tmp_87_fu_452          |    0    |    0    |
|          |          tmp_88_fu_466          |    0    |    0    |
|          |          tmp_89_fu_478          |    0    |    0    |
|          |          tmp_90_fu_492          |    0    |    0    |
|          |          tmp_91_fu_504          |    0    |    0    |
|          |          tmp_92_fu_518          |    0    |    0    |
|          |          tmp_93_fu_530          |    0    |    0    |
|          |         p_Repl2_2_fu_538        |    0    |    0    |
|          |          tmp_94_fu_779          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_3_fu_100        |    0    |    0    |
|partselect|        p_Result_1_fu_130        |    0    |    0    |
|          |        p_Result_s_fu_154        |    0    |    0    |
|          |        p_Result_4_fu_212        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       p_Result_s_31_fu_164      |    0    |    0    |
|  partset |        p_Result_2_fu_222        |    0    |    0    |
|          |        p_0274_1_9_fu_681        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_70_fu_184          |    0    |    0    |
|          |          tmp_71_fu_188          |    0    |    0    |
|   trunc  |          tmp_72_fu_242          |    0    |    0    |
|          |          tmp_73_fu_246          |    0    |    0    |
|          |          tmp_74_fu_272          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        rhs_V_cast_fu_276        |    0    |    0    |
|          |   index_assign_1_1_cas_fu_318   |    0    |    0    |
|          |   index_assign_1_2_cas_fu_344   |    0    |    0    |
|          |   index_assign_1_3_cas_fu_370   |    0    |    0    |
|   zext   |   index_assign_1_4_cas_fu_396   |    0    |    0    |
|          |   index_assign_1_5_cas_fu_422   |    0    |    0    |
|          |   index_assign_1_6_cas_fu_448   |    0    |    0    |
|          |   index_assign_1_7_cas_fu_474   |    0    |    0    |
|          |   index_assign_1_8_cas_fu_500   |    0    |    0    |
|          |   index_assign_1_9_cas_fu_526   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        tmp_16_cast_fu_286       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_6_fu_561        |    0    |    0    |
|bitconcatenate|          tmp_26_fu_659          |    0    |    0    |
|          |       p_Result_27_9_fu_793      |    0    |    0    |
|          |        p_Result_5_fu_830        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   292   |   1042  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|CompleteRegister_m_c_reg_853|   80   |
|       tmp_10_reg_864       |    1   |
|      tmp_36_1_reg_884      |    1   |
|       tmp_74_reg_869       |    5   |
|       tmp_75_reg_874       |    1   |
|       tmp_76_reg_879       |    1   |
|       tmp_77_reg_889       |    1   |
|       tmp_78_reg_894       |    1   |
|       tmp_79_reg_900       |    1   |
|       tmp_80_reg_906       |    1   |
|       tmp_81_reg_912       |    1   |
|       tmp_82_reg_918       |    1   |
|       tmp_83_reg_924       |    1   |
|       tmp_84_reg_930       |    1   |
|       tmp_85_reg_936       |    1   |
|       tmp_86_reg_942       |    1   |
|       tmp_87_reg_948       |    1   |
|       tmp_88_reg_954       |    1   |
|       tmp_89_reg_960       |    1   |
|       tmp_90_reg_966       |    1   |
|       tmp_91_reg_972       |    1   |
|       tmp_92_reg_978       |    1   |
|       tmp_93_reg_984       |    1   |
|         tmp_reg_858        |    1   |
+----------------------------+--------+
|            Total           |   107  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   292  |  1042  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   107  |    -   |
+-----------+--------+--------+
|   Total   |   399  |  1042  |
+-----------+--------+--------+
