
optiboot_atmega324p_UART0__.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001d8  00007e00  00007e00  00000074  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .trampolines  00000000  00007fd8  00007fd8  0000024c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00007ffe  00007ffe  0000024c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .comment      00000030  00000000  00000000  0000024e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000030  00000000  00000000  0000027e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000634  00000000  00000000  000002ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002e6  00000000  00000000  000008e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000346  00000000  00000000  00000bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000ac  00000000  00000000  00000f10  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000208  00000000  00000000  00000fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000359  00000000  00000000  000011c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000080  00000000  00000000  0000151d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007e00 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
    7e00:	01 c0       	rjmp	.+2      	; 0x7e04 <main>
    7e02:	da c0       	rjmp	.+436    	; 0x7fb8 <do_spm>

00007e04 <main>:
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("  clr __zero_reg__");
    7e04:	11 24       	eor	r1, r1
#  warning "START_APP_ON_EXTR is defined and NO_START_APP_ON_POR isn't"
#  define APP_START_REASONS 1 /* Always start rge App. */
#  define WDRF_CLR_REASONS 0  /* Never clear WDRF */
#endif

  ch = MCUSR;
    7e06:	84 b7       	in	r24, 0x34	; 52

  // Skip all logic and run bootloader if MCUSR is cleared (application request)
  if (ch != 0) {
    7e08:	88 23       	and	r24, r24
    7e0a:	61 f0       	breq	.+24     	; 0x7e24 <main+0x20>
     * One problematic scenario: broken application code sets watchdog timer
     * without clearing MCUSR before and triggers it quickly. But it's
     * recoverable by power-on with pushed reset button.
     */

    if (APP_START_REASONS) {
    7e0c:	98 2f       	mov	r25, r24
    7e0e:	9a 70       	andi	r25, 0x0A	; 10
    7e10:	92 30       	cpi	r25, 0x02	; 2
    7e12:	41 f0       	breq	.+16     	; 0x7e24 <main+0x20>
      if (WDRF_CLR_REASONS) {
    7e14:	81 ff       	sbrs	r24, 1
    7e16:	02 c0       	rjmp	.+4      	; 0x7e1c <main+0x18>
        /*
         * Clear WDRF if it was most probably set by wdr in bootloader.
         */
        if ((uint16_t)&MCUSR > 0x1F) {
          MCUSR = ~(_BV(WDRF));   // optimize to LDI/OUT
    7e18:	97 ef       	ldi	r25, 0xF7	; 247
    7e1a:	94 bf       	out	0x34, r25	; 52
      /*
       * save the reset flags in the designated register
       * This can be saved in a main program by putting code in .init0 (which
       * executes before normal c init code) to save R2 to a global variable.
       */
      __asm__ __volatile__ ("  mov r2, %0\n" :: "r" (ch));
    7e1c:	28 2e       	mov	r2, r24

      // switch off watchdog
      watchdogConfig(WATCHDOG_OFF);
    7e1e:	80 e0       	ldi	r24, 0x00	; 0
    7e20:	b6 d0       	rcall	.+364    	; 0x7f8e <watchdogConfig>
      // Note that appstart_vec is defined so that this works with either
      // real or virtual boot partitions.
      __asm__ __volatile__ (
    7e22:	ee c0       	rjmp	.+476    	; 0x8000 <__VERSION_START__+0x2>
#elif defined(__AVR_ATtiny25__)||defined(__AVR_ATtiny45__)||defined(__AVR_ATtiny85__)
  TCCR1 = 0x0E; //div 8196 - it's an 8-bit timer.
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    7e24:	85 e0       	ldi	r24, 0x05	; 5
    7e26:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__RAM__+0x81>
  LINBTR = (1 << LDISR) | (8 << LBT0); 
  LINCR = _BV(LENA) | _BV(LCMD2) | _BV(LCMD1) | _BV(LCMD0);
  LINDAT=0;
#else
#if (SINGLESPEED == 0)
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    7e2a:	82 e0       	ldi	r24, 0x02	; 2
    7e2c:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__RAM__+0xc0>
#endif
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    7e30:	88 e1       	ldi	r24, 0x18	; 24
    7e32:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__RAM__+0xc1>
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    7e36:	86 e0       	ldi	r24, 0x06	; 6
    7e38:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__RAM__+0xc2>
  UART_SRL = (uint8_t)BAUD_SETTING;
    7e3c:	80 e1       	ldi	r24, 0x10	; 16
    7e3e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__RAM__+0xc4>
  RS485_PORT &= ~_BV(RS485_BIT);
  #endif
#endif

  // Set up watchdog to trigger after desired timeout
  watchdogConfig(WDTPERIOD);
    7e42:	8e e0       	ldi	r24, 0x0E	; 14
    7e44:	a4 d0       	rcall	.+328    	; 0x7f8e <watchdogConfig>

#if (LED_START_FLASHES > 0) || LED_DATA_FLASH || LED_START_ON
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    7e46:	20 9a       	sbi	0x04, 0	; 4
    7e48:	84 e0       	ldi	r24, 0x04	; 4
    TIFR = _BV(TOV1);
    while (!(TIFR & _BV(TOV1)));
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
    TCNT1 = -(F_CPU/(1024*16));
    7e4a:	20 e3       	ldi	r18, 0x30	; 48
    7e4c:	3c ef       	ldi	r19, 0xFC	; 252
    TIFR1 = _BV(TOV1);
    7e4e:	91 e0       	ldi	r25, 0x01	; 1
    TIFR = _BV(TOV1);
    while (!(TIFR & _BV(TOV1)));
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
    TCNT1 = -(F_CPU/(1024*16));
    7e50:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__RAM__+0x85>
    7e54:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__RAM__+0x84>
    TIFR1 = _BV(TOV1);
    7e58:	96 bb       	out	0x16, r25	; 22
    while (!(TIFR1 & _BV(TOV1)));
    7e5a:	b0 9b       	sbis	0x16, 0	; 22
    7e5c:	fe cf       	rjmp	.-4      	; 0x7e5a <main+0x56>
  defined(__AVR_ATmega64__)   || defined(__AVR_ATmega128__)
  LED_PORT ^= _BV(LED);
#else
  // Newer AVRs can toggle by writing PINx.
  if (&LED_PIN <= &_SFR_IO8(0x31)) {  // "if" code optimizes away.
    LED_PIN |= _BV(LED); // becomes SBI on low ports (in theory: incorrectly)
    7e5e:	18 9a       	sbi	0x03, 0	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7e60:	a8 95       	wdr
     *  by the UART hardware, avrdude sends several attempts in rather
     *  quick succession, some of which will be lost and cause us to
     *  get out of sync.  So if we see any data; stop blinking.
     */
#ifndef LIN_UART
    if (UART_SRA & _BV(RXC0))
    7e62:	40 91 c0 00 	lds	r20, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    7e66:	47 fd       	sbrc	r20, 7
    7e68:	02 c0       	rjmp	.+4      	; 0x7e6e <main+0x6a>
    7e6a:	81 50       	subi	r24, 0x01	; 1
#else
// This doesn't seem to work?
//    if ((UART_PIN & (1<<UART_RX_BIT)) == 0)
//      break;  // detect start bit on soft uart too.
#endif
  } while (--count);
    7e6c:	89 f7       	brne	.-30     	; 0x7e50 <main+0x4c>

      /*
       * Copy data from the buffer into the flash write buffer.
       */
      do {
        __boot_page_fill_short((uint16_t)(void*)addrPtr, *(mybuff.wptr++));
    7e6e:	ee 24       	eor	r14, r14
    7e70:	e3 94       	inc	r14
      } while (len -= 2);

      /*
       * Actually Write the buffer to flash (and wait for it to finish.)
       */
      __boot_page_write_short(address.word);
    7e72:	95 e0       	ldi	r25, 0x05	; 5
    7e74:	d9 2e       	mov	r13, r25
      boot_spm_busy_wait();
#if defined(RWWSRE)
      // Reenable read access to flash
      __boot_rww_enable_short();
    7e76:	21 e1       	ldi	r18, 0x11	; 17
#endif

  /* Forever loop: exits by causing WDT reset */
  for (;;) {
    /* get character from UART */
    ch = getch();
    7e78:	c2 2e       	mov	r12, r18

    if (ch == STK_GET_PARAMETER) {
    7e7a:	7d d0       	rcall	.+250    	; 0x7f76 <getch>
      unsigned char which = getch();
    7e7c:	81 34       	cpi	r24, 0x41	; 65
    7e7e:	91 f4       	brne	.+36     	; 0x7ea4 <main+0xa0>
    7e80:	7a d0       	rcall	.+244    	; 0x7f76 <getch>
      verifySpace();
    7e82:	18 2f       	mov	r17, r24
    7e84:	8a d0       	rcall	.+276    	; 0x7f9a <verifySpace>
       * Send optiboot version as "SW version"
       * Note that the references to memory are optimized away.
       */
      if (which == STK_SW_MINOR) {
        putch(optiboot_version & 0xFF);
      } else if (which == STK_SW_MAJOR) {
    7e86:	11 38       	cpi	r17, 0x81	; 129
    7e88:	51 f0       	breq	.+20     	; 0x7e9e <main+0x9a>
      /*
       * Send optiboot version as "SW version"
       * Note that the references to memory are optimized away.
       */
      if (which == STK_SW_MINOR) {
        putch(optiboot_version & 0xFF);
    7e8a:	83 e0       	ldi	r24, 0x03	; 3

      read_mem(desttype, address, length);
    }

/* Get device signature bytes  */
    else if (ch == STK_READ_SIGN) {
    7e8c:	09 c0       	rjmp	.+18     	; 0x7ea0 <main+0x9c>
    7e8e:	85 37       	cpi	r24, 0x75	; 117
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    7e90:	09 f0       	breq	.+2      	; 0x7e94 <main+0x90>
      putch(SIGNATURE_0);
    7e92:	62 c0       	rjmp	.+196    	; 0x7f58 <main+0x154>
    7e94:	82 d0       	rcall	.+260    	; 0x7f9a <verifySpace>
    7e96:	8e e1       	ldi	r24, 0x1E	; 30
      putch(SIGNATURE_1);
    7e98:	67 d0       	rcall	.+206    	; 0x7f68 <putch>
    7e9a:	85 e9       	ldi	r24, 0x95	; 149
    7e9c:	65 d0       	rcall	.+202    	; 0x7f68 <putch>
       * Note that the references to memory are optimized away.
       */
      if (which == STK_SW_MINOR) {
        putch(optiboot_version & 0xFF);
      } else if (which == STK_SW_MAJOR) {
        putch(optiboot_version >> 8);
    7e9e:	88 e0       	ldi	r24, 0x08	; 8
    7ea0:	63 d0       	rcall	.+198    	; 0x7f68 <putch>
    7ea2:	5f c0       	rjmp	.+190    	; 0x7f62 <main+0x15e>
         * other parameters - enough to keep Avrdude happy
         */
        putch(0x03);
      }
    }
    else if (ch == STK_SET_DEVICE) {
    7ea4:	82 34       	cpi	r24, 0x42	; 66
    7ea6:	11 f4       	brne	.+4      	; 0x7eac <main+0xa8>
      // SET DEVICE is ignored
      getNch(20);
    7ea8:	84 e1       	ldi	r24, 0x14	; 20
    }
    else if (ch == STK_SET_DEVICE_EXT) {
    7eaa:	03 c0       	rjmp	.+6      	; 0x7eb2 <main+0xae>
      // SET DEVICE EXT is ignored
      getNch(5);
    7eac:	85 34       	cpi	r24, 0x45	; 69
    7eae:	19 f4       	brne	.+6      	; 0x7eb6 <main+0xb2>
    7eb0:	85 e0       	ldi	r24, 0x05	; 5
    7eb2:	7b d0       	rcall	.+246    	; 0x7faa <getNch>
    }
    else if (ch == STK_LOAD_ADDRESS) {
    7eb4:	56 c0       	rjmp	.+172    	; 0x7f62 <main+0x15e>
    7eb6:	85 35       	cpi	r24, 0x55	; 85
      // LOAD ADDRESS
      address.bytes[0] = getch();
    7eb8:	39 f4       	brne	.+14     	; 0x7ec8 <main+0xc4>
    7eba:	5d d0       	rcall	.+186    	; 0x7f76 <getch>
      address.bytes[1] = getch();
    7ebc:	c8 2f       	mov	r28, r24
    7ebe:	5b d0       	rcall	.+182    	; 0x7f76 <getch>
    7ec0:	d8 2f       	mov	r29, r24
      }
      else {
        RAMPZ &= 0xFE;
      }
#endif
      address.word *= 2; // Convert from word address to byte address
    7ec2:	cc 0f       	add	r28, r28
      verifySpace();
    }
    else if (ch == STK_UNIVERSAL) {
    7ec4:	dd 1f       	adc	r29, r29
        getNch(3);
        putch(0x00);
      }
#else
      // UNIVERSAL command is ignored
      getNch(4);
    7ec6:	4c c0       	rjmp	.+152    	; 0x7f60 <main+0x15c>
    7ec8:	86 35       	cpi	r24, 0x56	; 86
      putch(0x00);
    7eca:	21 f4       	brne	.+8      	; 0x7ed4 <main+0xd0>
    7ecc:	84 e0       	ldi	r24, 0x04	; 4
#endif
    }
    /* Write memory, length is big endian and is in bytes */
    else if (ch == STK_PROG_PAGE) {
    7ece:	6d d0       	rcall	.+218    	; 0x7faa <getNch>
    7ed0:	80 e0       	ldi	r24, 0x00	; 0
    7ed2:	e6 cf       	rjmp	.-52     	; 0x7ea0 <main+0x9c>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t desttype;
      uint8_t *bufPtr;
      pagelen_t savelength;

      GETLENGTH(length);
    7ed4:	84 36       	cpi	r24, 0x64	; 100
    7ed6:	09 f0       	breq	.+2      	; 0x7eda <main+0xd6>
    7ed8:	2e c0       	rjmp	.+92     	; 0x7f36 <main+0x132>
    7eda:	4d d0       	rcall	.+154    	; 0x7f76 <getch>
      savelength = length;
      desttype = getch();
    7edc:	4c d0       	rcall	.+152    	; 0x7f76 <getch>
    7ede:	f8 2e       	mov	r15, r24
    7ee0:	4a d0       	rcall	.+148    	; 0x7f76 <getch>
    7ee2:	b8 2e       	mov	r11, r24
    7ee4:	00 e0       	ldi	r16, 0x00	; 0

      // read a page worth of contents
      bufPtr = buff.bptr;
      do *bufPtr++ = getch();
    7ee6:	11 e0       	ldi	r17, 0x01	; 1
    7ee8:	46 d0       	rcall	.+140    	; 0x7f76 <getch>
    7eea:	f8 01       	movw	r30, r16
    7eec:	81 93       	st	Z+, r24
    7eee:	8f 01       	movw	r16, r30
      while (--length);
    7ef0:	fe 12       	cpse	r15, r30
    7ef2:	fa cf       	rjmp	.-12     	; 0x7ee8 <main+0xe4>

      // Read command terminator, start reply
      verifySpace();
    7ef4:	52 d0       	rcall	.+164    	; 0x7f9a <verifySpace>
    7ef6:	f5 e4       	ldi	r31, 0x45	; 69
 * void writebuffer(memtype, buffer, address, length)
 */
static inline void writebuffer(int8_t memtype, addr16_t mybuff,
                               addr16_t address, pagelen_t len)
{
  switch (memtype) {
    7ef8:	bf 12       	cpse	r11, r31
    7efa:	01 c0       	rjmp	.+2      	; 0x7efe <main+0xfa>
    7efc:	ff cf       	rjmp	.-2      	; 0x7efc <main+0xf8>
    7efe:	83 e0       	ldi	r24, 0x03	; 3
       * and we needed the space back.
       */
#ifdef FOURPAGEERASE
      if ((address.bytes[0] & ((SPM_PAGESIZE<<2)-1))==0) {
#endif
        __boot_page_erase_short(address.word);
    7f00:	fe 01       	movw	r30, r28
    7f02:	87 bf       	out	0x37, r24	; 55
    7f04:	e8 95       	spm
    7f06:	07 b6       	in	r0, 0x37	; 55
        boot_spm_busy_wait();
    7f08:	00 fc       	sbrc	r0, 0
    7f0a:	fd cf       	rjmp	.-6      	; 0x7f06 <main+0x102>
    7f0c:	a0 e0       	ldi	r26, 0x00	; 0
    7f0e:	b1 e0       	ldi	r27, 0x01	; 1
    7f10:	fe 01       	movw	r30, r28
    7f12:	8d 91       	ld	r24, X+

      /*
       * Copy data from the buffer into the flash write buffer.
       */
      do {
        __boot_page_fill_short((uint16_t)(void*)addrPtr, *(mybuff.wptr++));
    7f14:	9d 91       	ld	r25, X+
    7f16:	0c 01       	movw	r0, r24
    7f18:	e7 be       	out	0x37, r14	; 55
    7f1a:	e8 95       	spm
    7f1c:	11 24       	eor	r1, r1
        addrPtr += 2;
      } while (len -= 2);
    7f1e:	32 96       	adiw	r30, 0x02	; 2

      /*
       * Actually Write the buffer to flash (and wait for it to finish.)
       */
      __boot_page_write_short(address.word);
    7f20:	fa 12       	cpse	r15, r26
    7f22:	f7 cf       	rjmp	.-18     	; 0x7f12 <main+0x10e>
    7f24:	fe 01       	movw	r30, r28
      boot_spm_busy_wait();
    7f26:	d7 be       	out	0x37, r13	; 55
    7f28:	e8 95       	spm
#if defined(RWWSRE)
      // Reenable read access to flash
      __boot_rww_enable_short();
    7f2a:	07 b6       	in	r0, 0x37	; 55
    7f2c:	00 fc       	sbrc	r0, 0
    7f2e:	fd cf       	rjmp	.-6      	; 0x7f2a <main+0x126>
      writebuffer(desttype, buff, address, savelength);


    }
/* Read memory block mode, length is big endian.  */
    else if (ch == STK_READ_PAGE) {
    7f30:	c7 be       	out	0x37, r12	; 55
    7f32:	e8 95       	spm
      uint8_t desttype;
      GETLENGTH(length);
    7f34:	16 c0       	rjmp	.+44     	; 0x7f62 <main+0x15e>
    7f36:	84 37       	cpi	r24, 0x74	; 116
    7f38:	09 f0       	breq	.+2      	; 0x7f3c <main+0x138>

      desttype = getch();
    7f3a:	a9 cf       	rjmp	.-174    	; 0x7e8e <main+0x8a>
    7f3c:	1c d0       	rcall	.+56     	; 0x7f76 <getch>

      verifySpace();
    7f3e:	1b d0       	rcall	.+54     	; 0x7f76 <getch>
    7f40:	f8 2e       	mov	r15, r24
    7f42:	19 d0       	rcall	.+50     	; 0x7f76 <getch>
      //      while (--length);
      // read a Flash and increment the address (may increment RAMPZ)
      __asm__ ("  elpm %0,Z+\n" : "=r" (ch), "=z" (address.bptr): "1" (address));
#else
      // read a Flash byte and increment the address
      __asm__ ("  lpm %0,Z+\n" : "=r" (ch), "=z" (address.bptr): "1" (address));
    7f44:	2a d0       	rcall	.+84     	; 0x7f9a <verifySpace>
    7f46:	8e 01       	movw	r16, r28
    7f48:	f8 01       	movw	r30, r16
#endif
      putch(ch);
    7f4a:	85 91       	lpm	r24, Z+
    7f4c:	8f 01       	movw	r16, r30
    } while (--length);
    7f4e:	0c d0       	rcall	.+24     	; 0x7f68 <putch>
    7f50:	fa 94       	dec	r15
    7f52:	f1 10       	cpse	r15, r1
    7f54:	f9 cf       	rjmp	.-14     	; 0x7f48 <main+0x144>
      verifySpace();
      putch(SIGNATURE_0);
      putch(SIGNATURE_1);
      putch(SIGNATURE_2);
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
    7f56:	05 c0       	rjmp	.+10     	; 0x7f62 <main+0x15e>
    7f58:	81 35       	cpi	r24, 0x51	; 81
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
    7f5a:	11 f4       	brne	.+4      	; 0x7f60 <main+0x15c>
    7f5c:	88 e0       	ldi	r24, 0x08	; 8
    7f5e:	17 d0       	rcall	.+46     	; 0x7f8e <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    7f60:	1c d0       	rcall	.+56     	; 0x7f9a <verifySpace>
    7f62:	80 e1       	ldi	r24, 0x10	; 16
    }
    putch(STK_OK);
    7f64:	01 d0       	rcall	.+2      	; 0x7f68 <putch>
    7f66:	89 cf       	rjmp	.-238    	; 0x7e7a <main+0x76>

00007f68 <putch>:
    7f68:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
  RS485_PORT |= _BV(RS485_BIT);
# else
  RS485_PORT &= ~_BV(RS485_BIT);
# endif
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
    7f6c:	95 ff       	sbrs	r25, 5
    7f6e:	fc cf       	rjmp	.-8      	; 0x7f68 <putch>
  UART_UDR = ch;
    7f70:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__RAM__+0xc6>
    7f74:	08 95       	ret

00007f76 <getch>:
    :
    "r25"
    );
#else
#ifndef LIN_UART
  while (!(UART_SRA & _BV(RXC0)))  {  /* Spin */ }
    7f76:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    7f7a:	87 ff       	sbrs	r24, 7
    7f7c:	fc cf       	rjmp	.-8      	; 0x7f76 <getch>
  if (!(UART_SRA & _BV(FE0))) {
    7f7e:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    7f82:	84 fd       	sbrc	r24, 4
    7f84:	01 c0       	rjmp	.+2      	; 0x7f88 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7f86:	a8 95       	wdr
  while (!(LINSIR & _BV(LRXOK)))  {  /* Spin */ }
  if (!(LINSIR & _BV(LFERR))) {
    watchdogReset();  /* Eventually abort if wrong speed */
  }
#endif
  ch = UART_UDR;
    7f88:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__RAM__+0xc6>
#if LED_DATA_FLASH
  toggle_led();
#endif

  return ch;
}
    7f8c:	08 95       	ret

00007f8e <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7f8e:	e0 e6       	ldi	r30, 0x60	; 96
    7f90:	f0 e0       	ldi	r31, 0x00	; 0
    7f92:	98 e1       	ldi	r25, 0x18	; 24
    7f94:	90 83       	st	Z, r25
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
    7f96:	80 83       	st	Z, r24
    7f98:	08 95       	ret

00007f9a <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    7f9a:	ed df       	rcall	.-38     	; 0x7f76 <getch>
    7f9c:	80 32       	cpi	r24, 0x20	; 32
    7f9e:	19 f0       	breq	.+6      	; 0x7fa6 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    7fa0:	88 e0       	ldi	r24, 0x08	; 8
    7fa2:	f5 df       	rcall	.-22     	; 0x7f8e <watchdogConfig>
    7fa4:	ff cf       	rjmp	.-2      	; 0x7fa4 <verifySpace+0xa>
    while (1)                         // and busy-loop so that WD causes
      ;                               //  a reset and app start.
  }
  putch(STK_INSYNC);
    7fa6:	84 e1       	ldi	r24, 0x14	; 20
    7fa8:	df cf       	rjmp	.-66     	; 0x7f68 <putch>

00007faa <getNch>:
    ::[count] "M" (UART_B_VALUE)
    );
}
#endif

void getNch(uint8_t count) {
    7faa:	cf 93       	push	r28
    7fac:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    7fae:	e3 df       	rcall	.-58     	; 0x7f76 <getch>
    7fb0:	c1 50       	subi	r28, 0x01	; 1
    7fb2:	e9 f7       	brne	.-6      	; 0x7fae <getNch+0x4>
  verifySpace();
}
    7fb4:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    7fb6:	f1 cf       	rjmp	.-30     	; 0x7f9a <verifySpace>

00007fb8 <do_spm>:
    7fb8:	fc 01       	movw	r30, r24
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
    7fba:	0a 01       	movw	r0, r20
    7fbc:	67 bf       	out	0x37, r22	; 55
    7fbe:	e8 95       	spm
    7fc0:	11 24       	eor	r1, r1
    7fc2:	07 b6       	in	r0, 0x37	; 55
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
    7fc4:	00 fc       	sbrc	r0, 0
    7fc6:	fd cf       	rjmp	.-6      	; 0x7fc2 <do_spm+0xa>
    7fc8:	66 70       	andi	r22, 0x06	; 6
#if defined(RWWSRE)
  // this 'if' condition should be: (command == __BOOT_PAGE_WRITE || command == __BOOT_PAGE_ERASE)...
  // but it's tweaked a little assuming that in every command we are interested in here, there
  // must be also SELFPRGEN set. If we skip checking this bit, we save here 4B
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    7fca:	29 f0       	breq	.+10     	; 0x7fd6 <do_spm+0x1e>
    7fcc:	45 2b       	or	r20, r21
    7fce:	19 f4       	brne	.+6      	; 0x7fd6 <do_spm+0x1e>
    7fd0:	81 e1       	ldi	r24, 0x11	; 17
    // Reenable read access to flash
    __boot_rww_enable_short();
    7fd2:	87 bf       	out	0x37, r24	; 55
    7fd4:	e8 95       	spm
    7fd6:	08 95       	ret
