# Reading pref.tcl
# do 4-bit_logic_processor_schematic_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {4-bit_logic_processor_schematic.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:05 on Jun 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." 4-bit_logic_processor_schematic.vo 
# -- Compiling module logic_processor_4_bit_schematic
# -- Compiling module hard_block
# 
# Top level modules:
# 	logic_processor_4_bit_schematic
# End time: 18:23:05 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/4-bit_logic_processor_schematic {C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:05 on Jun 18,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic" C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv 
# -- Compiling module logic_processor_4_bit_testbench
# 
# Top level modules:
# 	logic_processor_4_bit_testbench
# End time: 18:23:05 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  logic_processor_4_bit_testbench
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" logic_processor_4_bit_testbench 
# Start time: 18:23:06 on Jun 18,2021
# Loading sv_std.std
# Loading work.logic_processor_4_bit_testbench
# Loading work.logic_processor_4_bit_schematic
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /logic_processor_4_bit_testbench/dut0/\~QUARTUS_CREATED_ADC1~  File: 4-bit_logic_processor_schematic.vo Line: 1496
# ** Warning: (vsim-3722) 4-bit_logic_processor_schematic.vo(1496): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /logic_processor_4_bit_testbench/dut0/\~QUARTUS_CREATED_ADC2~  File: 4-bit_logic_processor_schematic.vo Line: 1519
# ** Warning: (vsim-3722) 4-bit_logic_processor_schematic.vo(1519): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Marco Reus  Hostname: DESKTOP-LH34G1L  ProcessID: 4852
#           Attempting to use alternate WLF file "./wlft7yj3gk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7yj3gk
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 18:23:28 on Jun 18,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 6
