// Seed: 3348725357
`define pp_7 0
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    output id_5
    , id_7,
    output logic id_6
);
  always @((~id_7) or posedge 1 + id_7) begin
    if (id_7)
      if (1'b0 * id_7) begin
        id_0 = ~1'b0;
      end else id_6 = 1;
  end
  assign id_1 = 1'b0;
  logic id_8;
  logic id_9;
  assign id_8 = 1;
endmodule
