<div id="pf18d" class="pf w0 h0" data-page-no="18d"><div class="pc pc18d w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg18d.png"/><div class="t m0 xf6 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>Lastly, PBE mode transitions into PEE mode:</div><div class="t m0 x8b hf y503 ff3 fs5 fc0 sc0 ls0 ws0">a.<span class="_ _11"> </span>C1 = 0x10</div><div class="t m0 x29 hf y6d9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] set to 2&apos;b00 to select the output of the PLL as the system clock</div><div class="t m0 x3e hf y79d ff3 fs5 fc0 sc0 ls0">source.</div><div class="t m0 x8b hf y6db ff3 fs5 fc0 sc0 ls0 ws0">b.<span class="_ _11"> </span>Loop until S[CLKST] are 2&apos;b11, indicating that the PLL output is selected to</div><div class="t m0 x3d hf y6dc ff3 fs5 fc0 sc0 ls0 ws0">feed MCGOUTCLK in the current clock mode.</div><div class="t m0 x29 hf y79e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Now, with PRDIV0 of divide-by-2, and C6[VDIV0] of multiply-by-24,</div><div class="t m0 x3e hf y79f ff3 fs5 fc0 sc0 ls0 ws0">MCGOUTCLK = [(4 MHz / 2) * 24] = 48 MHz.</div><div class="t m0 x102 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>397</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
