[12/04 16:49:05      0s] 
[12/04 16:49:05      0s] Cadence Innovus(TM) Implementation System.
[12/04 16:49:05      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 16:49:05      0s] 
[12/04 16:49:05      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 16:49:05      0s] Options:	
[12/04 16:49:05      0s] Date:		Sun Dec  4 16:49:05 2022
[12/04 16:49:05      0s] Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/04 16:49:05      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/04 16:49:05      0s] 
[12/04 16:49:05      0s] License:
[12/04 16:49:05      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 16:49:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 16:49:16      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 16:49:16      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 16:49:16      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 16:49:16      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 16:49:16      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 16:49:16      8s] @(#)CDS: CPE v20.15-s071
[12/04 16:49:16      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 16:49:16      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 16:49:16      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 16:49:16      8s] @(#)CDS: RCDB 11.15.0
[12/04 16:49:16      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 16:49:16      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3938147_lab1-20.eng.utah.edu_u1367608_ab8yOB.

[12/04 16:49:16      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 16:49:17      9s] 
[12/04 16:49:17      9s] **INFO:  MMMC transition support version v31-84 
[12/04 16:49:17      9s] 
[12/04 16:49:17      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 16:49:17      9s] <CMD> suppressMessage ENCEXT-2799
[12/04 16:49:17      9s] <CMD> win
[12/04 16:49:54     12s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/04 16:49:54     12s] <CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 16:50:41     16s] <CMD> set init_gnd_net VSS
[12/04 16:50:41     16s] <CMD> set init_verilog tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
[12/04 16:50:41     16s] <CMD> set init_io_file tsmc_template/innovus/SCRIPTS/place_io.io
[12/04 16:50:41     16s] <CMD> set init_pwr_net VDD
[12/04 16:50:41     16s] <CMD> init_design
[12/04 16:50:41     16s] #% Begin Load MMMC data ... (date=12/04 16:50:41, mem=823.4M)
[12/04 16:50:41     16s] #% End Load MMMC data ... (date=12/04 16:50:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=824.0M, current mem=824.0M)
[12/04 16:50:41     16s] 
[12/04 16:50:41     16s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/04 16:50:41     16s] 
[12/04 16:50:41     16s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/04 16:50:41     16s] Set DBUPerIGU to M2 pitch 1120.
[12/04 16:50:41     16s] 
[12/04 16:50:41     16s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/04 16:50:41     16s] 
[12/04 16:50:41     16s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/04 16:50:41     16s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 16:50:41     16s] The LEF parser will ignore this statement.
[12/04 16:50:41     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/04 16:50:41     16s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/04 16:50:41     16s] 
[12/04 16:50:41     16s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/04 16:50:41     16s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:50:41     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:50:41     16s] Type 'man IMPLF-58' for more detail.
[12/04 16:50:41     16s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/04 16:50:41     16s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 16:50:41     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:50:41     16s] Type 'man IMPLF-61' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:41     16s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:41     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-201' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/04 16:50:42     16s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:50:42     16s] Type 'man IMPLF-200' for more detail.
[12/04 16:50:42     16s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/04 16:50:42     16s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] viaInitial starts at Sun Dec  4 16:50:42 2022
viaInitial ends at Sun Dec  4 16:50:42 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 16:50:42     16s] Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 16:50:42     16s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/04 16:50:42     16s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/04 16:50:42     16s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:50:42     16s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/04 16:50:42     16s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/04 16:50:42     16s] Read 1 cells in library 'USERLIB' 
[12/04 16:50:42     16s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/04 16:50:42     16s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/04 16:50:42     16s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:50:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:50:42     16s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/04 16:50:42     16s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/04 16:50:42     16s] Read 1 cells in library 'USERLIB' 
[12/04 16:50:42     16s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=870.0M, current mem=838.4M)
[12/04 16:50:42     16s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.5M, fe_cpu=0.28min, fe_real=1.62min, fe_mem=799.3M) ***
[12/04 16:50:42     16s] #% Begin Load netlist data ... (date=12/04 16:50:42, mem=837.5M)
[12/04 16:50:42     16s] *** Begin netlist parsing (mem=799.3M) ***
[12/04 16:50:42     16s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/04 16:50:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 16:50:42     16s] Type 'man IMPVL-159' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 16:50:42     16s] Type 'man IMPVL-159' for more detail.
[12/04 16:50:42     16s] Created 28 new cells from 6 timing libraries.
[12/04 16:50:42     16s] Reading netlist ...
[12/04 16:50:42     16s] Backslashed names will retain backslash and a trailing blank character.
[12/04 16:50:42     16s] Keeping previous port order for module pad_in.
[12/04 16:50:42     16s] Keeping previous port order for module pad_out.
[12/04 16:50:42     16s] Keeping previous port order for module pad_bidirhe.
[12/04 16:50:42     16s] Keeping previous port order for module pad_vdd.
[12/04 16:50:42     16s] Keeping previous port order for module pad_gnd.
[12/04 16:50:42     16s] Keeping previous port order for module pad_ana.
[12/04 16:50:42     16s] Reading verilog netlist 'tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] *** Memory Usage v#1 (Current mem = 799.344M, initial mem = 290.164M) ***
[12/04 16:50:42     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=799.3M) ***
[12/04 16:50:42     16s] #% End Load netlist data ... (date=12/04 16:50:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=844.1M, current mem=844.1M)
[12/04 16:50:42     16s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/04 16:50:42     16s] Warning: The top level cell is ambiguous.
[12/04 16:50:42     16s] Setting top level cell to be sixteenbitcpu_top_pads.
[12/04 16:50:42     16s] Hooked 56 DB cells to tlib cells.
[12/04 16:50:42     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=847.8M, current mem=847.8M)
[12/04 16:50:42     16s] Starting recursive module instantiation check.
[12/04 16:50:42     16s] No recursion found.
[12/04 16:50:42     16s] Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
[12/04 16:50:42     16s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:50:42     16s] Type 'man IMPECO-560' for more detail.
[12/04 16:50:42     16s] *** Netlist is NOT unique.
[12/04 16:50:42     16s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/04 16:50:42     16s] ** info: there are 100 modules.
[12/04 16:50:42     16s] ** info: there are 4466 stdCell insts.
[12/04 16:50:42     16s] ** info: there are 58 Pad insts.
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] *** Memory Usage v#1 (Current mem = 844.258M, initial mem = 290.164M) ***
[12/04 16:50:42     16s] Reading IO assignment file "tsmc_template/innovus/SCRIPTS/place_io.io" ...
[12/04 16:50:42     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:50:42     16s] Type 'man IMPFP-3961' for more detail.
[12/04 16:50:42     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:50:42     16s] Type 'man IMPFP-3961' for more detail.
[12/04 16:50:42     16s] Start create_tracks
[12/04 16:50:42     16s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:50:42     16s] Set Default Net Delay as 1000 ps.
[12/04 16:50:42     16s] Set Default Net Load as 0.5 pF. 
[12/04 16:50:42     16s] Set Default Input Pin Transition as 0.1 ps.
[12/04 16:50:42     16s] Pre-connect netlist-defined P/G connections...
[12/04 16:50:42     16s]   Updated 0 instances.
[12/04 16:50:42     16s] Extraction setup Started 
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] Trim Metal Layers:
[12/04 16:50:42     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/04 16:50:42     16s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:50:42     16s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:50:42     16s] Importing multi-corner RC tables ... 
[12/04 16:50:42     16s] Summary of Active RC-Corners : 
[12/04 16:50:42     16s]  
[12/04 16:50:42     16s]  Analysis View: wc
[12/04 16:50:42     16s]     RC-Corner Name        : wc
[12/04 16:50:42     16s]     RC-Corner Index       : 0
[12/04 16:50:42     16s]     RC-Corner Temperature : 25 Celsius
[12/04 16:50:42     16s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:50:42     16s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:50:42     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:50:42     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:50:42     16s]  
[12/04 16:50:42     16s]  Analysis View: bc
[12/04 16:50:42     16s]     RC-Corner Name        : bc
[12/04 16:50:42     16s]     RC-Corner Index       : 1
[12/04 16:50:42     16s]     RC-Corner Temperature : 25 Celsius
[12/04 16:50:42     16s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:50:42     16s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:50:42     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:50:42     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:50:42     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:50:42     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] Trim Metal Layers:
[12/04 16:50:42     16s] LayerId::1 widthSet size::4
[12/04 16:50:42     16s] LayerId::2 widthSet size::4
[12/04 16:50:42     16s] LayerId::3 widthSet size::4
[12/04 16:50:42     16s] LayerId::4 widthSet size::4
[12/04 16:50:42     16s] LayerId::5 widthSet size::4
[12/04 16:50:42     16s] LayerId::6 widthSet size::3
[12/04 16:50:42     16s] Updating RC grid for preRoute extraction ...
[12/04 16:50:42     16s] eee: pegSigSF::1.070000
[12/04 16:50:42     16s] Initializing multi-corner capacitance tables ... 
[12/04 16:50:42     16s] Initializing multi-corner resistance tables ...
[12/04 16:50:42     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:50:42     16s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:50:42     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/04 16:50:42     16s] *Info: initialize multi-corner CTS.
[12/04 16:50:42     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1086.5M, current mem=881.5M)
[12/04 16:50:42     16s] Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
[12/04 16:50:42     16s] Current (total cpu=0:00:17.0, real=0:01:37, peak res=1103.5M, current mem=1103.5M)
[12/04 16:50:42     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 1 WARNING
[12/04 16:50:42     16s] WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area
[12/04 16:50:42     16s] 
[12/04 16:50:42     16s] 
[12/04 16:50:42     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.9M, current mem=1110.9M)
[12/04 16:50:42     17s] Current (total cpu=0:00:17.0, real=0:01:37, peak res=1110.9M, current mem=1110.9M)
[12/04 16:50:42     17s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:50:42     17s] 
[12/04 16:50:42     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 16:50:42     17s] Summary for sequential cells identification: 
[12/04 16:50:42     17s]   Identified SBFF number: 4
[12/04 16:50:42     17s]   Identified MBFF number: 0
[12/04 16:50:42     17s]   Identified SB Latch number: 0
[12/04 16:50:42     17s]   Identified MB Latch number: 0
[12/04 16:50:42     17s]   Not identified SBFF number: 0
[12/04 16:50:42     17s]   Not identified MBFF number: 0
[12/04 16:50:42     17s]   Not identified SB Latch number: 0
[12/04 16:50:42     17s]   Not identified MB Latch number: 0
[12/04 16:50:42     17s]   Number of sequential cells which are not FFs: 0
[12/04 16:50:42     17s] Total number of combinational cells: 17
[12/04 16:50:42     17s] Total number of sequential cells: 4
[12/04 16:50:42     17s] Total number of tristate cells: 0
[12/04 16:50:42     17s] Total number of level shifter cells: 0
[12/04 16:50:42     17s] Total number of power gating cells: 0
[12/04 16:50:42     17s] Total number of isolation cells: 0
[12/04 16:50:42     17s] Total number of power switch cells: 0
[12/04 16:50:42     17s] Total number of pulse generator cells: 0
[12/04 16:50:42     17s] Total number of always on buffers: 0
[12/04 16:50:42     17s] Total number of retention cells: 0
[12/04 16:50:42     17s] List of usable buffers: BUFX1
[12/04 16:50:43     17s] Total number of usable buffers: 1
[12/04 16:50:43     17s] List of unusable buffers:
[12/04 16:50:43     17s] Total number of unusable buffers: 0
[12/04 16:50:43     17s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/04 16:50:43     17s] Total number of usable inverters: 6
[12/04 16:50:43     17s] List of unusable inverters:
[12/04 16:50:43     17s] Total number of unusable inverters: 0
[12/04 16:50:43     17s] List of identified usable delay cells:
[12/04 16:50:43     17s] Total number of identified usable delay cells: 0
[12/04 16:50:43     17s] List of identified unusable delay cells:
[12/04 16:50:43     17s] Total number of identified unusable delay cells: 0
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 16:50:43     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] TimeStamp Deleting Cell Server End ...
[12/04 16:50:43     17s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.4M, current mem=1140.3M)
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:50:43     17s] Summary for sequential cells identification: 
[12/04 16:50:43     17s]   Identified SBFF number: 4
[12/04 16:50:43     17s]   Identified MBFF number: 0
[12/04 16:50:43     17s]   Identified SB Latch number: 0
[12/04 16:50:43     17s]   Identified MB Latch number: 0
[12/04 16:50:43     17s]   Not identified SBFF number: 0
[12/04 16:50:43     17s]   Not identified MBFF number: 0
[12/04 16:50:43     17s]   Not identified SB Latch number: 0
[12/04 16:50:43     17s]   Not identified MB Latch number: 0
[12/04 16:50:43     17s]   Number of sequential cells which are not FFs: 0
[12/04 16:50:43     17s]  Visiting view : wc
[12/04 16:50:43     17s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:50:43     17s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:50:43     17s]  Visiting view : bc
[12/04 16:50:43     17s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:50:43     17s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:50:43     17s] TLC MultiMap info (StdDelay):
[12/04 16:50:43     17s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:50:43     17s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:50:43     17s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:50:43     17s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:50:43     17s]  Setting StdDelay to: 40.9ps
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:50:43     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 16:50:43     17s] Type 'man IMPSYC-2' for more detail.
[12/04 16:50:43     17s] 
[12/04 16:50:43     17s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:50:43     17s] Severity  ID               Count  Summary                                  
[12/04 16:50:43     17s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 16:50:43     17s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 16:50:43     17s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 16:50:43     17s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 16:50:43     17s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/04 16:50:43     17s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 16:50:43     17s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 16:50:43     17s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/04 16:50:43     17s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 16:50:43     17s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 16:50:43     17s] *** Message Summary: 91 warning(s), 0 error(s)
[12/04 16:50:43     17s] 
[12/04 16:51:23     19s] <CMD> getIoFlowFlag
[12/04 16:52:10     22s] <CMD> setIoFlowFlag 0
[12/04 16:52:10     22s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/04 16:52:10     22s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/04 16:52:10     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:52:10     22s] Type 'man IMPFP-3961' for more detail.
[12/04 16:52:10     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:52:10     22s] Type 'man IMPFP-3961' for more detail.
[12/04 16:52:10     22s] Start create_tracks
[12/04 16:52:10     22s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:52:10     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 16:52:10     22s] <CMD> uiSetTool select
[12/04 16:52:10     22s] <CMD> getIoFlowFlag
[12/04 16:52:10     22s] <CMD> fit
[12/04 16:52:15     22s] <CMD> setDrawView fplan
[12/04 16:52:20     23s] <CMD> fit
[12/04 16:52:33     24s] <CMD> setPreference MinFPModuleSize 1
[12/04 16:53:07     26s] <CMD> clearGlobalNets
[12/04 16:53:07     26s] Pre-connect netlist-defined P/G connections...
[12/04 16:53:07     26s]   Updated 0 instances.
[12/04 16:53:07     26s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/04 16:53:07     26s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:53:12     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:53:53     29s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 16:53:53     29s] The ring targets are set to core/block ring wires.
[12/04 16:53:53     29s] addRing command will consider rows while creating rings.
[12/04 16:53:53     29s] addRing command will disallow rings to go over rows.
[12/04 16:53:53     29s] addRing command will ignore shorts while creating rings.
[12/04 16:53:53     29s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/04 16:53:53     29s] 
[12/04 16:53:53     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1269.1M)
[12/04 16:53:53     29s] Ring generation is complete.
[12/04 16:53:53     29s] vias are now being generated.
[12/04 16:53:53     29s] addRing created 8 wires.
[12/04 16:53:53     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 16:53:53     29s] +--------+----------------+----------------+
[12/04 16:53:53     29s] |  Layer |     Created    |     Deleted    |
[12/04 16:53:53     29s] +--------+----------------+----------------+
[12/04 16:53:53     29s] | METAL4 |        4       |       NA       |
[12/04 16:53:53     29s] |  VIA45 |        8       |        0       |
[12/04 16:53:53     29s] | METAL5 |        4       |       NA       |
[12/04 16:53:53     29s] +--------+----------------+----------------+
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:54:01     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:54:42     32s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 16:54:42     32s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 16:54:42     32s] 
[12/04 16:54:42     32s] Stripes will stop at the boundary of the specified area.
[12/04 16:54:42     32s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 16:54:42     32s] Stripes will not extend to closest target.
[12/04 16:54:42     32s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 16:54:42     32s] Stripes will not be created over regions without power planning wires.
[12/04 16:54:42     32s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 16:54:42     32s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 16:54:42     32s] Offset for stripe breaking is set to 0.
[12/04 16:54:42     32s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 16:54:42     32s] 
[12/04 16:54:42     32s] Initialize fgc environment(mem: 1274.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.4M)
[12/04 16:54:42     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.4M)
[12/04 16:54:42     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.4M)
[12/04 16:54:42     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.4M)
[12/04 16:54:42     32s] Starting stripe generation ...
[12/04 16:54:42     32s] Non-Default Mode Option Settings :
[12/04 16:54:42     32s]   NONE
[12/04 16:54:42     32s] Stripe generation is complete.
[12/04 16:54:42     32s] vias are now being generated.
[12/04 16:54:42     32s] addStripe created 4 wires.
[12/04 16:54:42     32s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 16:54:42     32s] +--------+----------------+----------------+
[12/04 16:54:42     32s] |  Layer |     Created    |     Deleted    |
[12/04 16:54:42     32s] +--------+----------------+----------------+
[12/04 16:54:42     32s] | METAL4 |        4       |       NA       |
[12/04 16:54:42     32s] |  VIA45 |        8       |        0       |
[12/04 16:54:42     32s] +--------+----------------+----------------+
[12/04 16:54:50     32s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 16:54:51     32s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 16:55:13     34s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/04 16:55:13     34s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/04 16:55:13     34s] *** Begin SPECIAL ROUTE on Sun Dec  4 16:55:13 2022 ***
[12/04 16:55:13     34s] SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project
[12/04 16:55:13     34s] SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 4.66Ghz)
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] Begin option processing ...
[12/04 16:55:13     34s] srouteConnectPowerBump set to false
[12/04 16:55:13     34s] routeSelectNet set to "VDD VSS"
[12/04 16:55:13     34s] routeSpecial set to true
[12/04 16:55:13     34s] srouteBlockPin set to "useLef"
[12/04 16:55:13     34s] srouteBottomLayerLimit set to 1
[12/04 16:55:13     34s] srouteBottomTargetLayerLimit set to 1
[12/04 16:55:13     34s] srouteConnectConverterPin set to false
[12/04 16:55:13     34s] srouteConnectPadPin set to false
[12/04 16:55:13     34s] srouteConnectStripe set to false
[12/04 16:55:13     34s] srouteCrossoverViaBottomLayer set to 1
[12/04 16:55:13     34s] srouteCrossoverViaTopLayer set to 6
[12/04 16:55:13     34s] srouteFollowCorePinEnd set to 3
[12/04 16:55:13     34s] srouteFollowPadPin set to false
[12/04 16:55:13     34s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 16:55:13     34s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/04 16:55:13     34s] sroutePadPinAllPorts set to true
[12/04 16:55:13     34s] sroutePreserveExistingRoutes set to true
[12/04 16:55:13     34s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 16:55:13     34s] srouteStopBlockPin set to "nearestTarget"
[12/04 16:55:13     34s] srouteTopLayerLimit set to 6
[12/04 16:55:13     34s] srouteTopTargetLayerLimit set to 6
[12/04 16:55:13     34s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2467.00 megs.
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] Reading DB technology information...
[12/04 16:55:13     34s] Finished reading DB technology information.
[12/04 16:55:13     34s] Reading floorplan and netlist information...
[12/04 16:55:13     34s] Finished reading floorplan and netlist information.
[12/04 16:55:13     34s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/04 16:55:13     34s] Read in 32 macros, 22 used
[12/04 16:55:13     34s] Read in 75 components
[12/04 16:55:13     34s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/04 16:55:13     34s]   54 pad components: 0 unplaced, 54 placed, 0 fixed
[12/04 16:55:13     34s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/04 16:55:13     34s] Read in 52 logical pins
[12/04 16:55:13     34s] Read in 52 nets
[12/04 16:55:13     34s] Read in 2 special nets, 2 routed
[12/04 16:55:13     34s] Read in 150 terminals
[12/04 16:55:13     34s] 2 nets selected.
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] Begin power routing ...
[12/04 16:55:13     34s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:55:13     34s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:55:13     34s] CPU time for FollowPin 0 seconds
[12/04 16:55:13     34s] CPU time for FollowPin 0 seconds
[12/04 16:55:13     34s]   Number of Block ports routed: 0
[12/04 16:55:13     34s]   Number of Core ports routed: 624
[12/04 16:55:13     34s]   Number of Power Bump ports routed: 0
[12/04 16:55:13     34s]   Number of Followpin connections: 312
[12/04 16:55:13     34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2470.00 megs.
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s]  Begin updating DB with routing results ...
[12/04 16:55:13     34s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/04 16:55:13     34s] Pin and blockage extraction finished
[12/04 16:55:13     34s] 
[12/04 16:55:13     34s] sroute created 936 wires.
[12/04 16:55:13     34s] ViaGen created 1872 vias, deleted 0 via to avoid violation.
[12/04 16:55:13     34s] +--------+----------------+----------------+
[12/04 16:55:13     34s] |  Layer |     Created    |     Deleted    |
[12/04 16:55:13     34s] +--------+----------------+----------------+
[12/04 16:55:13     34s] | METAL1 |       936      |       NA       |
[12/04 16:55:13     34s] |  VIA12 |       624      |        0       |
[12/04 16:55:13     34s] |  VIA23 |       624      |        0       |
[12/04 16:55:13     34s] |  VIA34 |       624      |        0       |
[12/04 16:55:13     34s] +--------+----------------+----------------+
[12/04 16:55:23     35s] <CMD> zoomBox -3789.13950 -1541.06950 7949.19000 2738.88850
[12/04 16:55:24     35s] <CMD> zoomBox -2843.44700 -821.45150 5637.49650 2270.81800
[12/04 16:55:25     35s] <CMD> fit
[12/04 16:55:37     36s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/04 16:55:37     36s] <CMD> setEndCapMode -reset
[12/04 16:55:37     36s] <CMD> setEndCapMode -boundary_tap false
[12/04 16:55:37     36s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/04 16:55:37     36s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/04 16:55:37     36s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/04 16:55:37     36s] <CMD> setPlaceMode -reset
[12/04 16:55:37     36s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/04 16:55:39     36s] <CMD> setPlaceMode -fp false
[12/04 16:55:39     36s] <CMD> place_design
[12/04 16:55:39     36s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 333, percentage of missing scan cell = 0.00% (0 / 333)
[12/04 16:55:39     36s] ### Time Record (colorize_geometry) is installed.
[12/04 16:55:39     36s] #Start colorize_geometry on Sun Dec  4 16:55:39 2022
[12/04 16:55:39     36s] #
[12/04 16:55:39     36s] ### Time Record (Pre Callback) is installed.
[12/04 16:55:39     36s] ### Time Record (Pre Callback) is uninstalled.
[12/04 16:55:39     36s] ### Time Record (DB Import) is installed.
[12/04 16:55:39     36s] #create default rule from bind_ndr_rule rule=0x7faee6a630e0 0x7faec650c018
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:55:39     36s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 16:55:39     36s] #To increase the message display limit, refer to the product command reference manual.
[12/04 16:55:39     36s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 16:55:39     36s] ### Time Record (DB Import) is uninstalled.
[12/04 16:55:39     36s] ### Time Record (DB Export) is installed.
[12/04 16:55:39     36s] Extracting standard cell pins and blockage ...... 
[12/04 16:55:39     36s] Pin and blockage extraction finished
[12/04 16:55:39     36s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 16:55:39     36s] ### Time Record (DB Export) is uninstalled.
[12/04 16:55:39     36s] ### Time Record (Post Callback) is installed.
[12/04 16:55:39     36s] ### Time Record (Post Callback) is uninstalled.
[12/04 16:55:39     36s] #
[12/04 16:55:39     36s] #colorize_geometry statistics:
[12/04 16:55:39     36s] #Cpu time = 00:00:00
[12/04 16:55:39     36s] #Elapsed time = 00:00:00
[12/04 16:55:39     36s] #Increased memory = -0.09 (MB)
[12/04 16:55:39     36s] #Total memory = 1233.72 (MB)
[12/04 16:55:39     36s] #Peak memory = 1234.40 (MB)
[12/04 16:55:39     36s] #Number of warnings = 21
[12/04 16:55:39     36s] #Total number of warnings = 21
[12/04 16:55:39     36s] #Number of fails = 0
[12/04 16:55:39     36s] #Total number of fails = 0
[12/04 16:55:39     36s] #Complete colorize_geometry on Sun Dec  4 16:55:39 2022
[12/04 16:55:39     36s] #
[12/04 16:55:39     36s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 16:55:39     36s] ### 
[12/04 16:55:39     36s] ###   Scalability Statistics
[12/04 16:55:39     36s] ### 
[12/04 16:55:39     36s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:55:40     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 16:55:40     36s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:55:40     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 16:55:40     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 16:55:40     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 16:55:40     36s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 16:55:40     36s] ###   Entire Command        |        00:00:00|        00:00:00|             0.7|
[12/04 16:55:40     36s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:55:40     36s] ### 
[12/04 16:55:40     36s] *** Starting placeDesign default flow ***
[12/04 16:55:40     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.6 mem=1291.2M
[12/04 16:55:40     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.6 mem=1291.2M
[12/04 16:55:40     36s] *** Start deleteBufferTree ***
[12/04 16:55:40     36s] Info: Detect buffers to remove automatically.
[12/04 16:55:40     36s] Analyzing netlist ...
[12/04 16:55:40     36s] Updating netlist
[12/04 16:55:40     36s] AAE DB initialization (MEM=1313.57 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:55:40     36s] Start AAE Lib Loading. (MEM=1313.57)
[12/04 16:55:40     36s] End AAE Lib Loading. (MEM=1332.65 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:55:40     36s] 
[12/04 16:55:40     36s] *summary: 61 instances (buffers/inverters) removed
[12/04 16:55:40     36s] *** Finish deleteBufferTree (0:00:00.4) ***
[12/04 16:55:40     36s] 
[12/04 16:55:40     36s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:55:40     36s] 
[12/04 16:55:40     36s] TimeStamp Deleting Cell Server End ...
[12/04 16:55:40     36s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:55:40     36s] Set Using Default Delay Limit as 101.
[12/04 16:55:40     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:55:40     36s] Set Default Net Delay as 0 ps.
[12/04 16:55:40     36s] Set Default Net Load as 0 pF. 
[12/04 16:55:40     36s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:55:41     37s] Effort level <high> specified for reg2reg_tmp.3938147 path_group
[12/04 16:55:41     37s] #################################################################################
[12/04 16:55:41     37s] # Design Stage: PreRoute
[12/04 16:55:41     37s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:55:41     37s] # Design Mode: 90nm
[12/04 16:55:41     37s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:55:41     37s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:55:41     37s] # Signoff Settings: SI Off 
[12/04 16:55:41     37s] #################################################################################
[12/04 16:55:41     37s] Calculate delays in BcWc mode...
[12/04 16:55:41     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1332.6M, InitMEM = 1332.6M)
[12/04 16:55:41     37s] Start delay calculation (fullDC) (1 T). (MEM=1332.65)
[12/04 16:55:41     37s] End AAE Lib Interpolated Model. (MEM=1344.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:55:41     37s] First Iteration Infinite Tw... 
[12/04 16:55:41     37s] Total number of fetched objects 4496
[12/04 16:55:41     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:55:41     37s] End delay calculation. (MEM=1363.24 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:55:41     37s] End delay calculation (fullDC). (MEM=1363.24 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:55:41     37s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1363.2M) ***
[12/04 16:55:41     37s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:55:41     37s] Set Using Default Delay Limit as 1000.
[12/04 16:55:41     37s] Set Default Net Delay as 1000 ps.
[12/04 16:55:41     37s] Set Default Net Load as 0.5 pF. 
[12/04 16:55:41     37s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/04 16:55:41     37s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1345.7M
[12/04 16:55:41     37s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 16:55:41     37s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.002, MEM:1345.7M
[12/04 16:55:41     37s] INFO: #ExclusiveGroups=0
[12/04 16:55:41     37s] INFO: There are no Exclusive Groups.
[12/04 16:55:41     37s] *** Starting "NanoPlace(TM) placement v#7 (mem=1345.7M)" ...
[12/04 16:55:41     37s] Wait...
[12/04 16:55:41     37s] *** Build Buffered Sizing Timing Model
[12/04 16:55:41     37s] (cpu=0:00:00.0 mem=1353.7M) ***
[12/04 16:55:41     37s] *** Build Virtual Sizing Timing Model
[12/04 16:55:41     37s] (cpu=0:00:00.0 mem=1353.7M) ***
[12/04 16:55:41     37s] No user-set net weight.
[12/04 16:55:41     37s] Net fanout histogram:
[12/04 16:55:41     37s] 2		: 3423 (76.2%) nets
[12/04 16:55:41     37s] 3		: 406 (9.0%) nets
[12/04 16:55:41     37s] 4     -	14	: 541 (12.0%) nets
[12/04 16:55:41     37s] 15    -	39	: 115 (2.6%) nets
[12/04 16:55:41     37s] 40    -	79	: 5 (0.1%) nets
[12/04 16:55:41     37s] 80    -	159	: 0 (0.0%) nets
[12/04 16:55:41     37s] 160   -	319	: 0 (0.0%) nets
[12/04 16:55:41     37s] 320   -	639	: 1 (0.0%) nets
[12/04 16:55:41     37s] 640   -	1279	: 0 (0.0%) nets
[12/04 16:55:41     37s] 1280  -	2559	: 0 (0.0%) nets
[12/04 16:55:41     37s] 2560  -	5119	: 0 (0.0%) nets
[12/04 16:55:41     37s] 5120+		: 0 (0.0%) nets
[12/04 16:55:41     37s] no activity file in design. spp won't run.
[12/04 16:55:41     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 16:55:41     37s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/04 16:55:41     37s] Define the scan chains before using this option.
[12/04 16:55:41     37s] Type 'man IMPSP-9042' for more detail.
[12/04 16:55:41     37s] z: 2, totalTracks: 1
[12/04 16:55:41     37s] z: 4, totalTracks: 1
[12/04 16:55:41     37s] z: 6, totalTracks: 1
[12/04 16:55:41     37s] #spOpts: hrOri=1 hrSnap=1 
[12/04 16:55:41     37s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/04 16:55:41     37s] #std cell=4426 (0 fixed + 4426 movable) #buf cell=0 #inv cell=356 #block=0 (0 floating + 0 preplaced)
[12/04 16:55:41     37s] #ioInst=58 #net=4491 #term=13599 #term/net=3.03, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
[12/04 16:55:41     37s] stdCell: 4426 single + 0 double + 0 multi
[12/04 16:55:41     37s] Total standard cell length = 17.2570 (mm), area = 0.0676 (mm^2)
[12/04 16:55:41     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1353.7M
[12/04 16:55:41     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1353.7M
[12/04 16:55:41     37s] Core basic site is core7T
[12/04 16:55:41     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1353.7M
[12/04 16:55:41     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1353.7M
[12/04 16:55:41     37s] Use non-trimmed site array because memory saving is not enough.
[12/04 16:55:41     37s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 16:55:41     37s] SiteArray: use 2,867,200 bytes
[12/04 16:55:41     37s] SiteArray: current memory after site array memory allocation 1356.5M
[12/04 16:55:41     37s] SiteArray: FP blocked sites are writable
[12/04 16:55:41     37s] Estimated cell power/ground rail width = 0.551 um
[12/04 16:55:41     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:55:41     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.030, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.079, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF: Starting pre-place ADS at level 1, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.011, MEM:1356.5M
[12/04 16:55:41     37s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.016, MEM:1356.5M
[12/04 16:55:41     37s] ADSU 0.046 -> 0.046. site 677047.000 -> 677047.000. GS 31.360
[12/04 16:55:41     37s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.013, REAL:0.032, MEM:1356.5M
[12/04 16:55:41     37s] Average module density = 0.046.
[12/04 16:55:41     37s] Density for the design = 0.046.
[12/04 16:55:41     37s]        = stdcell_area 30816 sites (67647 um^2) / alloc_area 677047 sites (1486254 um^2).
[12/04 16:55:41     37s] Pin Density = 0.02009.
[12/04 16:55:41     37s]             = total # of pins 13599 / total area 677047.
[12/04 16:55:41     37s] OPERPROF: Starting spMPad at level 1, MEM:1299.5M
[12/04 16:55:41     37s] OPERPROF:   Starting spContextMPad at level 2, MEM:1299.5M
[12/04 16:55:41     37s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.003, MEM:1299.5M
[12/04 16:55:41     37s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.005, MEM:1299.5M
[12/04 16:55:41     37s] Initial padding reaches pin density 0.459 for top
[12/04 16:55:41     37s] InitPadU 0.046 -> 0.056 for top
[12/04 16:55:41     37s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1299.5M
[12/04 16:55:41     37s] Identified 5 spare or floating instances, with no clusters.
[12/04 16:55:41     37s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.004, MEM:1299.5M
[12/04 16:55:41     37s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1299.5M
[12/04 16:55:41     37s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.005, MEM:1299.5M
[12/04 16:55:41     37s] === lastAutoLevel = 10 
[12/04 16:55:41     37s] OPERPROF: Starting spInitNetWt at level 1, MEM:1299.5M
[12/04 16:55:41     37s] no activity file in design. spp won't run.
[12/04 16:55:41     37s] [spp] 0
[12/04 16:55:41     37s] [adp] 0:1:1:3
[12/04 16:55:41     37s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.224, REAL:0.223, MEM:1325.0M
[12/04 16:55:41     37s] Clock gating cells determined by native netlist tracing.
[12/04 16:55:41     37s] no activity file in design. spp won't run.
[12/04 16:55:41     37s] no activity file in design. spp won't run.
[12/04 16:55:41     37s] Effort level <high> specified for reg2reg path_group
[12/04 16:55:42     37s] OPERPROF: Starting npMain at level 1, MEM:1328.0M
[12/04 16:55:43     37s] OPERPROF:   Starting npPlace at level 2, MEM:1340.0M
[12/04 16:55:43     37s] Iteration  1: Total net bbox = 7.295e+04 (3.77e+04 3.53e+04)
[12/04 16:55:43     37s]               Est.  stn bbox = 8.026e+04 (4.13e+04 3.90e+04)
[12/04 16:55:43     37s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1371.0M
[12/04 16:55:43     37s] Iteration  2: Total net bbox = 7.295e+04 (3.77e+04 3.53e+04)
[12/04 16:55:43     37s]               Est.  stn bbox = 8.026e+04 (4.13e+04 3.90e+04)
[12/04 16:55:43     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1371.0M
[12/04 16:55:43     38s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 16:55:43     38s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 16:55:43     38s] place_exp_mt_interval set to default 32
[12/04 16:55:43     38s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 16:55:43     38s] Iteration  3: Total net bbox = 8.160e+04 (4.05e+04 4.11e+04)
[12/04 16:55:43     38s]               Est.  stn bbox = 9.543e+04 (4.70e+04 4.84e+04)
[12/04 16:55:43     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1381.9M
[12/04 16:55:43     38s] Total number of setup views is 1.
[12/04 16:55:43     38s] Total number of active setup views is 1.
[12/04 16:55:43     38s] Active setup views:
[12/04 16:55:43     38s]     wc
[12/04 16:55:43     38s] Iteration  4: Total net bbox = 7.819e+04 (3.89e+04 3.93e+04)
[12/04 16:55:43     38s]               Est.  stn bbox = 9.065e+04 (4.47e+04 4.60e+04)
[12/04 16:55:43     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1381.9M
[12/04 16:55:43     38s] Iteration  5: Total net bbox = 6.892e+04 (3.46e+04 3.44e+04)
[12/04 16:55:43     38s]               Est.  stn bbox = 7.847e+04 (3.89e+04 3.95e+04)
[12/04 16:55:43     38s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1381.9M
[12/04 16:55:43     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.600, REAL:0.630, MEM:1381.9M
[12/04 16:55:43     38s] OPERPROF: Finished npMain at level 1, CPU:0.611, REAL:1.645, MEM:1381.9M
[12/04 16:55:43     38s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:43     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:43     38s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1381.9M
[12/04 16:55:43     38s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:43     38s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:44     39s] Iteration  6: Total net bbox = 1.180e+05 (5.76e+04 6.04e+04)
[12/04 16:55:44     39s]               Est.  stn bbox = 1.358e+05 (6.61e+04 6.97e+04)
[12/04 16:55:44     39s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:44     39s] OPERPROF:   Finished npPlace at level 2, CPU:0.781, REAL:0.787, MEM:1381.9M
[12/04 16:55:44     39s] OPERPROF: Finished npMain at level 1, CPU:0.795, REAL:0.803, MEM:1381.9M
[12/04 16:55:44     39s] Iteration  7: Total net bbox = 1.199e+05 (5.95e+04 6.04e+04)
[12/04 16:55:44     39s]               Est.  stn bbox = 1.378e+05 (6.81e+04 6.97e+04)
[12/04 16:55:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1381.9M
[12/04 16:55:44     39s] 
[12/04 16:55:44     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:55:44     39s] TLC MultiMap info (StdDelay):
[12/04 16:55:44     39s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:55:44     39s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:55:44     39s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:55:44     39s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:55:44     39s]  Setting StdDelay to: 40.9ps
[12/04 16:55:44     39s] 
[12/04 16:55:44     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:55:44     39s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:45     39s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:45     39s] Iteration  8: Total net bbox = 1.199e+05 (5.95e+04 6.04e+04)
[12/04 16:55:45     39s]               Est.  stn bbox = 1.378e+05 (6.81e+04 6.97e+04)
[12/04 16:55:45     39s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:45     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:45     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:45     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:1381.9M
[12/04 16:55:45     39s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:45     39s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:45     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.732, REAL:0.730, MEM:1381.9M
[12/04 16:55:45     40s] OPERPROF: Finished npMain at level 1, CPU:0.745, REAL:0.743, MEM:1381.9M
[12/04 16:55:45     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:45     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:45     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.005, MEM:1381.9M
[12/04 16:55:45     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1381.9M
[12/04 16:55:45     40s] Starting Early Global Route rough congestion estimation: mem = 1381.9M
[12/04 16:55:45     40s] (I)       Started Import and model ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Create place DB ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Import place data ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read instances and placement ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Create route DB ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       == Non-default Options ==
[12/04 16:55:45     40s] (I)       Print mode                                         : 2
[12/04 16:55:45     40s] (I)       Stop if highly congested                           : false
[12/04 16:55:45     40s] (I)       Maximum routing layer                              : 6
[12/04 16:55:45     40s] (I)       Assign partition pins                              : false
[12/04 16:55:45     40s] (I)       Support large GCell                                : true
[12/04 16:55:45     40s] (I)       Number of threads                                  : 1
[12/04 16:55:45     40s] (I)       Number of rows per GCell                           : 10
[12/04 16:55:45     40s] (I)       Max num rows per GCell                             : 32
[12/04 16:55:45     40s] (I)       Method to set GCell size                           : row
[12/04 16:55:45     40s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:55:45     40s] (I)       Started Import route data (1T) ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       ============== Pin Summary ==============
[12/04 16:55:45     40s] (I)       +-------+--------+---------+------------+
[12/04 16:55:45     40s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:55:45     40s] (I)       +-------+--------+---------+------------+
[12/04 16:55:45     40s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:55:45     40s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:55:45     40s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:55:45     40s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:55:45     40s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:55:45     40s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:55:45     40s] (I)       +-------+--------+---------+------------+
[12/04 16:55:45     40s] (I)       Use row-based GCell size
[12/04 16:55:45     40s] (I)       Use row-based GCell align
[12/04 16:55:45     40s] (I)       GCell unit size   : 7840
[12/04 16:55:45     40s] (I)       GCell multiplier  : 10
[12/04 16:55:45     40s] (I)       GCell row height  : 7840
[12/04 16:55:45     40s] (I)       Actual row height : 7840
[12/04 16:55:45     40s] (I)       GCell align ref   : 507360 507360
[12/04 16:55:45     40s] [NR-eGR] Track table information for default rule: 
[12/04 16:55:45     40s] [NR-eGR] METAL1 has no routable track
[12/04 16:55:45     40s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:55:45     40s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:55:45     40s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:55:45     40s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:55:45     40s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:55:45     40s] (I)       ============== Default via ===============
[12/04 16:55:45     40s] (I)       +---+------------------+-----------------+
[12/04 16:55:45     40s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:55:45     40s] (I)       +---+------------------+-----------------+
[12/04 16:55:45     40s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:55:45     40s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:55:45     40s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:55:45     40s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:55:45     40s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:55:45     40s] (I)       +---+------------------+-----------------+
[12/04 16:55:45     40s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read routing blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read instance blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read PG blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] [NR-eGR] Read 3164 PG shapes
[12/04 16:55:45     40s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read boundary cut boxes ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:55:45     40s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:55:45     40s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:55:45     40s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:55:45     40s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:55:45     40s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read blackboxes ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:55:45     40s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read prerouted ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:55:45     40s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read unlegalized nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Read nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:55:45     40s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Started Set up via pillars ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       early_global_route_priority property id does not exist.
[12/04 16:55:45     40s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Model blockages into capacity
[12/04 16:55:45     40s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:55:45     40s] (I)       Started Initialize 3D capacity ( Curr Mem: 1381.93 MB )
[12/04 16:55:45     40s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:55:46     40s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:55:46     40s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:55:46     40s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:55:46     40s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:55:46     40s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       -- layer congestion ratio --
[12/04 16:55:46     40s] (I)       Layer 1 : 0.100000
[12/04 16:55:46     40s] (I)       Layer 2 : 0.700000
[12/04 16:55:46     40s] (I)       Layer 3 : 0.700000
[12/04 16:55:46     40s] (I)       Layer 4 : 0.700000
[12/04 16:55:46     40s] (I)       Layer 5 : 0.700000
[12/04 16:55:46     40s] (I)       Layer 6 : 0.700000
[12/04 16:55:46     40s] (I)       ----------------------------
[12/04 16:55:46     40s] (I)       Number of ignored nets                =      0
[12/04 16:55:46     40s] (I)       Number of connected nets              =      0
[12/04 16:55:46     40s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 16:55:46     40s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:55:46     40s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:55:46     40s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.22 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.23 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Read aux data ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Others data preparation ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:55:46     40s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Create route kernel ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Ndr track 0 does not exist
[12/04 16:55:46     40s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:55:46     40s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:55:46     40s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:55:46     40s] (I)       Site width          :  1120  (dbu)
[12/04 16:55:46     40s] (I)       Row height          :  7840  (dbu)
[12/04 16:55:46     40s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:55:46     40s] (I)       GCell width         : 78400  (dbu)
[12/04 16:55:46     40s] (I)       GCell height        : 78400  (dbu)
[12/04 16:55:46     40s] (I)       Grid                :    44    44     6
[12/04 16:55:46     40s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:55:46     40s] (I)       Vertical capacity   :     0 78400     0 78400     0 78400
[12/04 16:55:46     40s] (I)       Horizontal capacity :     0     0 78400     0 78400     0
[12/04 16:55:46     40s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:55:46     40s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:55:46     40s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:55:46     40s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:55:46     40s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:55:46     40s] (I)       Num tracks per GCell: 85.22 70.00 70.00 70.00 70.00 35.00
[12/04 16:55:46     40s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:55:46     40s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:55:46     40s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:55:46     40s] (I)       --------------------------------------------------------
[12/04 16:55:46     40s] 
[12/04 16:55:46     40s] [NR-eGR] ============ Routing rule table ============
[12/04 16:55:46     40s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:55:46     40s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:55:46     40s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:55:46     40s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:46     40s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:46     40s] [NR-eGR] ========================================
[12/04 16:55:46     40s] [NR-eGR] 
[12/04 16:55:46     40s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:55:46     40s] (I)       blocked tracks on layer2 : = 67371 / 135652 (49.66%)
[12/04 16:55:46     40s] (I)       blocked tracks on layer3 : = 62777 / 135652 (46.28%)
[12/04 16:55:46     40s] (I)       blocked tracks on layer4 : = 66732 / 135652 (49.19%)
[12/04 16:55:46     40s] (I)       blocked tracks on layer5 : = 66015 / 135652 (48.66%)
[12/04 16:55:46     40s] (I)       blocked tracks on layer6 : = 32245 / 67804 (47.56%)
[12/04 16:55:46     40s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.19 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.50 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Reset routing kernel
[12/04 16:55:46     40s] (I)       Started Initialization ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       numLocalWires=13779  numGlobalNetBranches=3120  numLocalNetBranches=3779
[12/04 16:55:46     40s] (I)       totalPins=13495  totalGlobalPin=3756 (27.83%)
[12/04 16:55:46     40s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Generate topology ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       total 2D Cap : 331266 = (151515 H, 179751 V)
[12/04 16:55:46     40s] (I)       
[12/04 16:55:46     40s] (I)       ============  Phase 1a Route ============
[12/04 16:55:46     40s] (I)       Started Phase 1a ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Pattern routing (1T) ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:55:46     40s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Usage: 3451 = (1705 H, 1746 V) = (1.13% H, 0.97% V) = (6.684e+04um H, 6.844e+04um V)
[12/04 16:55:46     40s] (I)       Started Add via demand to 2D ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       
[12/04 16:55:46     40s] (I)       ============  Phase 1b Route ============
[12/04 16:55:46     40s] (I)       Started Phase 1b ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Usage: 3451 = (1705 H, 1746 V) = (1.13% H, 0.97% V) = (6.684e+04um H, 6.844e+04um V)
[12/04 16:55:46     40s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:55:46     40s] 
[12/04 16:55:46     40s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] (I)       Started Export 2D cong map ( Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:55:46     40s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:46     40s] Finished Early Global Route rough congestion estimation: mem = 1381.9M
[12/04 16:55:46     40s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.029, REAL:0.639, MEM:1381.9M
[12/04 16:55:46     40s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/04 16:55:46     40s] OPERPROF: Starting CDPad at level 1, MEM:1381.9M
[12/04 16:55:46     40s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=39.200
[12/04 16:55:46     40s] OPERPROF: Finished CDPad at level 1, CPU:0.021, REAL:0.024, MEM:1381.9M
[12/04 16:55:46     40s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:46     40s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:46     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.074, REAL:0.074, MEM:1381.9M
[12/04 16:55:46     40s] OPERPROF: Finished npMain at level 1, CPU:0.088, REAL:0.089, MEM:1381.9M
[12/04 16:55:46     40s] Global placement CDP skipped at cutLevel 9.
[12/04 16:55:46     40s] Iteration  9: Total net bbox = 1.298e+05 (6.52e+04 6.46e+04)
[12/04 16:55:46     40s]               Est.  stn bbox = 1.532e+05 (7.75e+04 7.57e+04)
[12/04 16:55:46     40s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:46     41s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:47     41s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:47     41s] Iteration 10: Total net bbox = 1.298e+05 (6.52e+04 6.46e+04)
[12/04 16:55:47     41s]               Est.  stn bbox = 1.532e+05 (7.75e+04 7.57e+04)
[12/04 16:55:47     41s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:47     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:47     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:47     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1381.9M
[12/04 16:55:47     41s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:47     41s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:47     42s] OPERPROF:   Finished npPlace at level 2, CPU:0.718, REAL:0.716, MEM:1381.9M
[12/04 16:55:47     42s] OPERPROF: Finished npMain at level 1, CPU:0.732, REAL:0.729, MEM:1381.9M
[12/04 16:55:47     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:47     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:47     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1381.9M
[12/04 16:55:47     42s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1381.9M
[12/04 16:55:47     42s] Starting Early Global Route rough congestion estimation: mem = 1381.9M
[12/04 16:55:47     42s] (I)       Started Import and model ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Started Create place DB ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Started Import place data ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Started Read instances and placement ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Started Read nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       Started Create route DB ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       == Non-default Options ==
[12/04 16:55:47     42s] (I)       Print mode                                         : 2
[12/04 16:55:47     42s] (I)       Stop if highly congested                           : false
[12/04 16:55:47     42s] (I)       Maximum routing layer                              : 6
[12/04 16:55:47     42s] (I)       Assign partition pins                              : false
[12/04 16:55:47     42s] (I)       Support large GCell                                : true
[12/04 16:55:47     42s] (I)       Number of threads                                  : 1
[12/04 16:55:47     42s] (I)       Number of rows per GCell                           : 5
[12/04 16:55:47     42s] (I)       Max num rows per GCell                             : 32
[12/04 16:55:47     42s] (I)       Method to set GCell size                           : row
[12/04 16:55:47     42s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:55:47     42s] (I)       Started Import route data (1T) ( Curr Mem: 1381.93 MB )
[12/04 16:55:47     42s] (I)       ============== Pin Summary ==============
[12/04 16:55:47     42s] (I)       +-------+--------+---------+------------+
[12/04 16:55:47     42s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:55:47     42s] (I)       +-------+--------+---------+------------+
[12/04 16:55:47     42s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:55:47     42s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:55:48     42s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:55:48     42s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:55:48     42s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:55:48     42s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:55:48     42s] (I)       +-------+--------+---------+------------+
[12/04 16:55:48     42s] (I)       Use row-based GCell size
[12/04 16:55:48     42s] (I)       Use row-based GCell align
[12/04 16:55:48     42s] (I)       GCell unit size   : 7840
[12/04 16:55:48     42s] (I)       GCell multiplier  : 5
[12/04 16:55:48     42s] (I)       GCell row height  : 7840
[12/04 16:55:48     42s] (I)       Actual row height : 7840
[12/04 16:55:48     42s] (I)       GCell align ref   : 507360 507360
[12/04 16:55:48     42s] [NR-eGR] Track table information for default rule: 
[12/04 16:55:48     42s] [NR-eGR] METAL1 has no routable track
[12/04 16:55:48     42s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:55:48     42s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:55:48     42s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:55:48     42s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:55:48     42s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:55:48     42s] (I)       ============== Default via ===============
[12/04 16:55:48     42s] (I)       +---+------------------+-----------------+
[12/04 16:55:48     42s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:55:48     42s] (I)       +---+------------------+-----------------+
[12/04 16:55:48     42s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:55:48     42s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:55:48     42s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:55:48     42s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:55:48     42s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:55:48     42s] (I)       +---+------------------+-----------------+
[12/04 16:55:48     42s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read routing blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read instance blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read PG blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] Read 3164 PG shapes
[12/04 16:55:48     42s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read boundary cut boxes ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:55:48     42s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:55:48     42s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:55:48     42s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:55:48     42s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:55:48     42s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read blackboxes ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:55:48     42s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read prerouted ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:55:48     42s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read unlegalized nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read nets ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:55:48     42s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Set up via pillars ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       early_global_route_priority property id does not exist.
[12/04 16:55:48     42s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Model blockages into capacity
[12/04 16:55:48     42s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:55:48     42s] (I)       Started Initialize 3D capacity ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:55:48     42s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:55:48     42s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:55:48     42s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:55:48     42s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:55:48     42s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       -- layer congestion ratio --
[12/04 16:55:48     42s] (I)       Layer 1 : 0.100000
[12/04 16:55:48     42s] (I)       Layer 2 : 0.700000
[12/04 16:55:48     42s] (I)       Layer 3 : 0.700000
[12/04 16:55:48     42s] (I)       Layer 4 : 0.700000
[12/04 16:55:48     42s] (I)       Layer 5 : 0.700000
[12/04 16:55:48     42s] (I)       Layer 6 : 0.700000
[12/04 16:55:48     42s] (I)       ----------------------------
[12/04 16:55:48     42s] (I)       Number of ignored nets                =      0
[12/04 16:55:48     42s] (I)       Number of connected nets              =      0
[12/04 16:55:48     42s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 16:55:48     42s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:55:48     42s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:55:48     42s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.58 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.62 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Read aux data ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Others data preparation ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:55:48     42s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Create route kernel ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Ndr track 0 does not exist
[12/04 16:55:48     42s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:55:48     42s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:55:48     42s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:55:48     42s] (I)       Site width          :  1120  (dbu)
[12/04 16:55:48     42s] (I)       Row height          :  7840  (dbu)
[12/04 16:55:48     42s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:55:48     42s] (I)       GCell width         : 39200  (dbu)
[12/04 16:55:48     42s] (I)       GCell height        : 39200  (dbu)
[12/04 16:55:48     42s] (I)       Grid                :    88    88     6
[12/04 16:55:48     42s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:55:48     42s] (I)       Vertical capacity   :     0 39200     0 39200     0 39200
[12/04 16:55:48     42s] (I)       Horizontal capacity :     0     0 39200     0 39200     0
[12/04 16:55:48     42s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:55:48     42s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:55:48     42s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:55:48     42s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:55:48     42s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:55:48     42s] (I)       Num tracks per GCell: 42.61 35.00 35.00 35.00 35.00 17.50
[12/04 16:55:48     42s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:55:48     42s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:55:48     42s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:55:48     42s] (I)       --------------------------------------------------------
[12/04 16:55:48     42s] 
[12/04 16:55:48     42s] [NR-eGR] ============ Routing rule table ============
[12/04 16:55:48     42s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:55:48     42s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:55:48     42s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:55:48     42s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:48     42s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:48     42s] [NR-eGR] ========================================
[12/04 16:55:48     42s] [NR-eGR] 
[12/04 16:55:48     42s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:55:48     42s] (I)       blocked tracks on layer2 : = 132547 / 271304 (48.86%)
[12/04 16:55:48     42s] (I)       blocked tracks on layer3 : = 117516 / 271304 (43.32%)
[12/04 16:55:48     42s] (I)       blocked tracks on layer4 : = 131304 / 271304 (48.40%)
[12/04 16:55:48     42s] (I)       blocked tracks on layer5 : = 129947 / 271304 (47.90%)
[12/04 16:55:48     42s] (I)       blocked tracks on layer6 : = 63363 / 135608 (46.73%)
[12/04 16:55:48     42s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.25 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.91 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Reset routing kernel
[12/04 16:55:48     42s] (I)       Started Initialization ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       numLocalWires=10920  numGlobalNetBranches=2700  numLocalNetBranches=2767
[12/04 16:55:48     42s] (I)       totalPins=13495  totalGlobalPin=5738 (42.52%)
[12/04 16:55:48     42s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Generate topology ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       total 2D Cap : 665077 = (305558 H, 359519 V)
[12/04 16:55:48     42s] (I)       
[12/04 16:55:48     42s] (I)       ============  Phase 1a Route ============
[12/04 16:55:48     42s] (I)       Started Phase 1a ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Pattern routing (1T) ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:55:48     42s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Usage: 7394 = (3637 H, 3757 V) = (1.19% H, 1.05% V) = (7.129e+04um H, 7.364e+04um V)
[12/04 16:55:48     42s] (I)       Started Add via demand to 2D ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       
[12/04 16:55:48     42s] (I)       ============  Phase 1b Route ============
[12/04 16:55:48     42s] (I)       Started Phase 1b ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Usage: 7394 = (3637 H, 3757 V) = (1.19% H, 1.05% V) = (7.129e+04um H, 7.364e+04um V)
[12/04 16:55:48     42s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:55:48     42s] 
[12/04 16:55:48     42s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] (I)       Started Export 2D cong map ( Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:55:48     42s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1381.93 MB )
[12/04 16:55:48     42s] Finished Early Global Route rough congestion estimation: mem = 1381.9M
[12/04 16:55:48     42s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.034, REAL:1.025, MEM:1381.9M
[12/04 16:55:48     42s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/04 16:55:48     42s] OPERPROF: Starting CDPad at level 1, MEM:1381.9M
[12/04 16:55:48     42s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=19.600
[12/04 16:55:48     42s] OPERPROF: Finished CDPad at level 1, CPU:0.027, REAL:0.032, MEM:1381.9M
[12/04 16:55:48     42s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:48     42s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:48     42s] OPERPROF:   Finished npPlace at level 2, CPU:0.074, REAL:0.074, MEM:1381.9M
[12/04 16:55:48     42s] OPERPROF: Finished npMain at level 1, CPU:0.087, REAL:0.089, MEM:1381.9M
[12/04 16:55:48     42s] Global placement CDP skipped at cutLevel 11.
[12/04 16:55:48     42s] Iteration 11: Total net bbox = 1.343e+05 (6.77e+04 6.66e+04)
[12/04 16:55:48     42s]               Est.  stn bbox = 1.603e+05 (8.13e+04 7.90e+04)
[12/04 16:55:49     42s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:49     42s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:49     42s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:55:49     42s] Iteration 12: Total net bbox = 1.343e+05 (6.77e+04 6.66e+04)
[12/04 16:55:49     42s]               Est.  stn bbox = 1.603e+05 (8.13e+04 7.90e+04)
[12/04 16:55:49     42s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1381.9M
[12/04 16:55:49     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1381.9M
[12/04 16:55:49     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:49     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.002, MEM:1381.9M
[12/04 16:55:49     42s] OPERPROF: Starting npMain at level 1, MEM:1381.9M
[12/04 16:55:49     42s] OPERPROF:   Starting npPlace at level 2, MEM:1381.9M
[12/04 16:55:50     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.869, MEM:1382.9M
[12/04 16:55:50     43s] OPERPROF: Finished npMain at level 1, CPU:0.883, REAL:0.885, MEM:1382.9M
[12/04 16:55:50     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1382.9M
[12/04 16:55:50     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:50     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:1382.9M
[12/04 16:55:50     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1382.9M
[12/04 16:55:50     43s] Starting Early Global Route rough congestion estimation: mem = 1382.9M
[12/04 16:55:50     43s] (I)       Started Import and model ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Create place DB ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Import place data ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read instances and placement ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read nets ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Create route DB ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       == Non-default Options ==
[12/04 16:55:50     43s] (I)       Print mode                                         : 2
[12/04 16:55:50     43s] (I)       Stop if highly congested                           : false
[12/04 16:55:50     43s] (I)       Maximum routing layer                              : 6
[12/04 16:55:50     43s] (I)       Assign partition pins                              : false
[12/04 16:55:50     43s] (I)       Support large GCell                                : true
[12/04 16:55:50     43s] (I)       Number of threads                                  : 1
[12/04 16:55:50     43s] (I)       Number of rows per GCell                           : 3
[12/04 16:55:50     43s] (I)       Max num rows per GCell                             : 32
[12/04 16:55:50     43s] (I)       Method to set GCell size                           : row
[12/04 16:55:50     43s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:55:50     43s] (I)       Started Import route data (1T) ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       ============== Pin Summary ==============
[12/04 16:55:50     43s] (I)       +-------+--------+---------+------------+
[12/04 16:55:50     43s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:55:50     43s] (I)       +-------+--------+---------+------------+
[12/04 16:55:50     43s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:55:50     43s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:55:50     43s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:55:50     43s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:55:50     43s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:55:50     43s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:55:50     43s] (I)       +-------+--------+---------+------------+
[12/04 16:55:50     43s] (I)       Use row-based GCell size
[12/04 16:55:50     43s] (I)       Use row-based GCell align
[12/04 16:55:50     43s] (I)       GCell unit size   : 7840
[12/04 16:55:50     43s] (I)       GCell multiplier  : 3
[12/04 16:55:50     43s] (I)       GCell row height  : 7840
[12/04 16:55:50     43s] (I)       Actual row height : 7840
[12/04 16:55:50     43s] (I)       GCell align ref   : 507360 507360
[12/04 16:55:50     43s] [NR-eGR] Track table information for default rule: 
[12/04 16:55:50     43s] [NR-eGR] METAL1 has no routable track
[12/04 16:55:50     43s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:55:50     43s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:55:50     43s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:55:50     43s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:55:50     43s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:55:50     43s] (I)       ============== Default via ===============
[12/04 16:55:50     43s] (I)       +---+------------------+-----------------+
[12/04 16:55:50     43s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:55:50     43s] (I)       +---+------------------+-----------------+
[12/04 16:55:50     43s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:55:50     43s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:55:50     43s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:55:50     43s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:55:50     43s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:55:50     43s] (I)       +---+------------------+-----------------+
[12/04 16:55:50     43s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read routing blockages ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read instance blockages ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read PG blockages ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] [NR-eGR] Read 3164 PG shapes
[12/04 16:55:50     43s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read boundary cut boxes ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:55:50     43s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:55:50     43s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:55:50     43s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:55:50     43s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:55:50     43s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read blackboxes ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:55:50     43s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read prerouted ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:55:50     43s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read unlegalized nets ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Read nets ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:55:50     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Started Set up via pillars ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       early_global_route_priority property id does not exist.
[12/04 16:55:50     43s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Model blockages into capacity
[12/04 16:55:50     43s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:55:50     43s] (I)       Started Initialize 3D capacity ( Curr Mem: 1382.93 MB )
[12/04 16:55:50     43s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:55:50     43s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:55:51     43s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:55:51     43s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:55:51     43s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:55:51     43s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       -- layer congestion ratio --
[12/04 16:55:51     43s] (I)       Layer 1 : 0.100000
[12/04 16:55:51     43s] (I)       Layer 2 : 0.700000
[12/04 16:55:51     43s] (I)       Layer 3 : 0.700000
[12/04 16:55:51     43s] (I)       Layer 4 : 0.700000
[12/04 16:55:51     43s] (I)       Layer 5 : 0.700000
[12/04 16:55:51     43s] (I)       Layer 6 : 0.700000
[12/04 16:55:51     43s] (I)       ----------------------------
[12/04 16:55:51     43s] (I)       Number of ignored nets                =      0
[12/04 16:55:51     43s] (I)       Number of connected nets              =      0
[12/04 16:55:51     43s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 16:55:51     43s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:55:51     43s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:55:51     43s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.53 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.55 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Read aux data ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Others data preparation ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:55:51     43s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Create route kernel ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Ndr track 0 does not exist
[12/04 16:55:51     43s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:55:51     43s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:55:51     43s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:55:51     43s] (I)       Site width          :  1120  (dbu)
[12/04 16:55:51     43s] (I)       Row height          :  7840  (dbu)
[12/04 16:55:51     43s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:55:51     43s] (I)       GCell width         : 23520  (dbu)
[12/04 16:55:51     43s] (I)       GCell height        : 23520  (dbu)
[12/04 16:55:51     43s] (I)       Grid                :   147   147     6
[12/04 16:55:51     43s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:55:51     43s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/04 16:55:51     43s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/04 16:55:51     43s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:55:51     43s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:55:51     43s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:55:51     43s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:55:51     43s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:55:51     43s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/04 16:55:51     43s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:55:51     43s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:55:51     43s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:55:51     43s] (I)       --------------------------------------------------------
[12/04 16:55:51     43s] 
[12/04 16:55:51     43s] [NR-eGR] ============ Routing rule table ============
[12/04 16:55:51     43s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:55:51     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:55:51     43s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:55:51     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:51     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:51     43s] [NR-eGR] ========================================
[12/04 16:55:51     43s] [NR-eGR] 
[12/04 16:55:51     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:55:51     43s] (I)       blocked tracks on layer2 : = 220392 / 453201 (48.63%)
[12/04 16:55:51     43s] (I)       blocked tracks on layer3 : = 189562 / 453201 (41.83%)
[12/04 16:55:51     43s] (I)       blocked tracks on layer4 : = 217686 / 453201 (48.03%)
[12/04 16:55:51     43s] (I)       blocked tracks on layer5 : = 215479 / 453201 (47.55%)
[12/04 16:55:51     43s] (I)       blocked tracks on layer6 : = 105021 / 226527 (46.36%)
[12/04 16:55:51     43s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.22 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.82 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Reset routing kernel
[12/04 16:55:51     43s] (I)       Started Initialization ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       numLocalWires=7577  numGlobalNetBranches=1969  numLocalNetBranches=1826
[12/04 16:55:51     43s] (I)       totalPins=13495  totalGlobalPin=7982 (59.15%)
[12/04 16:55:51     43s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Generate topology ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       total 2D Cap : 1112156 = (512908 H, 599248 V)
[12/04 16:55:51     43s] (I)       
[12/04 16:55:51     43s] (I)       ============  Phase 1a Route ============
[12/04 16:55:51     43s] (I)       Started Phase 1a ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Pattern routing (1T) ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:55:51     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Usage: 13017 = (6476 H, 6541 V) = (1.26% H, 1.09% V) = (7.616e+04um H, 7.692e+04um V)
[12/04 16:55:51     43s] (I)       Started Add via demand to 2D ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       
[12/04 16:55:51     43s] (I)       ============  Phase 1b Route ============
[12/04 16:55:51     43s] (I)       Started Phase 1b ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Usage: 13017 = (6476 H, 6541 V) = (1.26% H, 1.09% V) = (7.616e+04um H, 7.692e+04um V)
[12/04 16:55:51     43s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:55:51     43s] 
[12/04 16:55:51     43s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] (I)       Started Export 2D cong map ( Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:55:51     43s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1382.93 MB )
[12/04 16:55:51     43s] Finished Early Global Route rough congestion estimation: mem = 1382.9M
[12/04 16:55:51     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.041, REAL:0.952, MEM:1382.9M
[12/04 16:55:51     43s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 16:55:51     43s] OPERPROF: Starting CDPad at level 1, MEM:1382.9M
[12/04 16:55:51     43s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=11.760
[12/04 16:55:51     43s] OPERPROF: Finished CDPad at level 1, CPU:0.042, REAL:0.045, MEM:1382.9M
[12/04 16:55:51     43s] OPERPROF: Starting npMain at level 1, MEM:1382.9M
[12/04 16:55:51     43s] OPERPROF:   Starting npPlace at level 2, MEM:1382.9M
[12/04 16:55:51     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.079, REAL:0.079, MEM:1386.6M
[12/04 16:55:51     43s] OPERPROF: Finished npMain at level 1, CPU:0.093, REAL:0.096, MEM:1386.6M
[12/04 16:55:51     43s] Global placement CDP skipped at cutLevel 13.
[12/04 16:55:51     43s] Iteration 13: Total net bbox = 1.369e+05 (6.88e+04 6.81e+04)
[12/04 16:55:51     43s]               Est.  stn bbox = 1.635e+05 (8.26e+04 8.09e+04)
[12/04 16:55:51     43s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1386.6M
[12/04 16:55:51     43s] Iteration 14: Total net bbox = 1.369e+05 (6.88e+04 6.81e+04)
[12/04 16:55:51     43s]               Est.  stn bbox = 1.635e+05 (8.26e+04 8.09e+04)
[12/04 16:55:51     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1386.6M
[12/04 16:55:51     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1386.6M
[12/04 16:55:51     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:55:51     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.002, MEM:1386.6M
[12/04 16:55:51     43s] OPERPROF: Starting npMain at level 1, MEM:1386.6M
[12/04 16:55:51     43s] OPERPROF:   Starting npPlace at level 2, MEM:1386.6M
[12/04 16:55:54     46s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1396.6M
[12/04 16:55:54     46s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:   Finished npPlace at level 2, CPU:3.108, REAL:3.126, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF: Finished npMain at level 1, CPU:3.122, REAL:3.147, MEM:1408.6M
[12/04 16:55:54     46s] Iteration 15: Total net bbox = 1.455e+05 (7.32e+04 7.22e+04)
[12/04 16:55:54     46s]               Est.  stn bbox = 1.718e+05 (8.69e+04 8.49e+04)
[12/04 16:55:54     46s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1408.6M
[12/04 16:55:54     46s] [adp] clock
[12/04 16:55:54     46s] [adp] weight, nr nets, wire length
[12/04 16:55:54     46s] [adp]      0        2  1217.592500
[12/04 16:55:54     46s] [adp] data
[12/04 16:55:54     46s] [adp] weight, nr nets, wire length
[12/04 16:55:54     46s] [adp]      0     4489  144256.657500
[12/04 16:55:54     46s] [adp] 0.000000|0.000000|0.000000
[12/04 16:55:54     46s] Iteration 16: Total net bbox = 1.455e+05 (7.32e+04 7.22e+04)
[12/04 16:55:54     46s]               Est.  stn bbox = 1.718e+05 (8.69e+04 8.49e+04)
[12/04 16:55:54     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1408.6M
[12/04 16:55:54     46s] *** cost = 1.455e+05 (7.32e+04 7.22e+04) (cpu for global=0:00:09.1) real=0:00:13.0***
[12/04 16:55:54     46s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[12/04 16:55:54     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:1408.6M
[12/04 16:55:54     46s] Solver runtime cpu: 0:00:06.1 real: 0:00:06.1
[12/04 16:55:54     46s] Core Placement runtime cpu: 0:00:07.2 real: 0:00:06.0
[12/04 16:55:54     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 16:55:54     46s] Type 'man IMPSP-9025' for more detail.
[12/04 16:55:54     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1408.6M
[12/04 16:55:54     46s] z: 2, totalTracks: 1
[12/04 16:55:54     46s] z: 4, totalTracks: 1
[12/04 16:55:54     46s] z: 6, totalTracks: 1
[12/04 16:55:54     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:55:54     46s] All LLGs are deleted
[12/04 16:55:54     46s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1408.6M
[12/04 16:55:54     46s] Core basic site is core7T
[12/04 16:55:54     46s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.003, MEM:1408.6M
[12/04 16:55:54     46s] Fast DP-INIT is on for default
[12/04 16:55:54     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:55:54     46s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.020, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:       Starting CMU at level 4, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1408.6M
[12/04 16:55:54     46s] 
[12/04 16:55:54     46s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:55:54     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.035, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:1408.6M
[12/04 16:55:54     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1408.6MB).
[12/04 16:55:54     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.065, MEM:1408.6M
[12/04 16:55:54     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.069, MEM:1408.6M
[12/04 16:55:54     46s] TDRefine: refinePlace mode is spiral
[12/04 16:55:54     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3938147.1
[12/04 16:55:54     46s] OPERPROF: Starting RefinePlace at level 1, MEM:1408.6M
[12/04 16:55:54     46s] *** Starting refinePlace (0:00:47.0 mem=1408.6M) ***
[12/04 16:55:54     46s] Total net bbox length = 1.455e+05 (7.324e+04 7.224e+04) (ext = 2.076e+04)
[12/04 16:55:54     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:55:54     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1408.6M
[12/04 16:55:54     46s] Starting refinePlace ...
[12/04 16:55:54     46s] ** Cut row section cpu time 0:00:00.0.
[12/04 16:55:54     46s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 16:55:54     47s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1408.6MB) @(0:00:47.0 - 0:00:47.1).
[12/04 16:55:54     47s] Move report: preRPlace moves 4426 insts, mean move: 1.20 um, max move: 7.55 um 
[12/04 16:55:54     47s] 	Max move on inst (cpu/datapath/resultReg/U27): (776.68, 828.57) --> (778.96, 833.84)
[12/04 16:55:54     47s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 16:55:54     47s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 16:55:54     47s] Placement tweakage begins.
[12/04 16:55:54     47s] wire length = 1.679e+05
[12/04 16:55:55     47s] wire length = 1.626e+05
[12/04 16:55:55     47s] Placement tweakage ends.
[12/04 16:55:55     47s] Move report: tweak moves 947 insts, mean move: 6.41 um, max move: 26.32 um 
[12/04 16:55:55     47s] 	Max move on inst (cpu/datapath/shifterUnit/U311): (885.92, 767.20) --> (879.20, 786.80)
[12/04 16:55:55     47s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1416.6MB) @(0:00:47.1 - 0:00:47.3).
[12/04 16:55:55     47s] 
[12/04 16:55:55     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 16:55:55     47s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 16:55:55     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1416.6MB) @(0:00:47.3 - 0:00:47.3).
[12/04 16:55:55     47s] Move report: Detail placement moves 4426 insts, mean move: 2.40 um, max move: 26.04 um 
[12/04 16:55:55     47s] 	Max move on inst (cpu/datapath/regFile/U18): (557.50, 1016.94) --> (582.40, 1018.08)
[12/04 16:55:55     47s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1416.6MB
[12/04 16:55:55     47s] Statistics of distance of Instance movement in refine placement:
[12/04 16:55:55     47s]   maximum (X+Y) =        26.04 um
[12/04 16:55:55     47s]   inst (cpu/datapath/regFile/U18) with max move: (557.504, 1016.94) -> (582.4, 1018.08)
[12/04 16:55:55     47s]   mean    (X+Y) =         2.40 um
[12/04 16:55:55     47s] Summary Report:
[12/04 16:55:55     47s] Instances move: 4426 (out of 4426 movable)
[12/04 16:55:55     47s] Instances flipped: 0
[12/04 16:55:55     47s] Mean displacement: 2.40 um
[12/04 16:55:55     47s] Max displacement: 26.04 um (Instance: cpu/datapath/regFile/U18) (557.504, 1016.94) -> (582.4, 1018.08)
[12/04 16:55:55     47s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/04 16:55:55     47s] Total instances moved : 4426
[12/04 16:55:55     47s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.392, MEM:1416.6M
[12/04 16:55:55     47s] Total net bbox length = 1.416e+05 (6.929e+04 7.229e+04) (ext = 2.087e+04)
[12/04 16:55:55     47s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1416.6MB
[12/04 16:55:55     47s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1416.6MB) @(0:00:47.0 - 0:00:47.3).
[12/04 16:55:55     47s] *** Finished refinePlace (0:00:47.3 mem=1416.6M) ***
[12/04 16:55:55     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3938147.1
[12/04 16:55:55     47s] OPERPROF: Finished RefinePlace at level 1, CPU:0.365, REAL:0.409, MEM:1416.6M
[12/04 16:55:55     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1416.6M
[12/04 16:55:55     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1416.6M
[12/04 16:55:55     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1416.6M
[12/04 16:55:55     47s] All LLGs are deleted
[12/04 16:55:55     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1416.6M
[12/04 16:55:55     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1416.6M
[12/04 16:55:55     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.009, MEM:1376.6M
[12/04 16:55:55     47s] *** End of Placement (cpu=0:00:09.9, real=0:00:14.0, mem=1376.6M) ***
[12/04 16:55:55     47s] z: 2, totalTracks: 1
[12/04 16:55:55     47s] z: 4, totalTracks: 1
[12/04 16:55:55     47s] z: 6, totalTracks: 1
[12/04 16:55:55     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:55:55     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1376.6M
[12/04 16:55:55     47s] Core basic site is core7T
[12/04 16:55:55     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1376.6M
[12/04 16:55:55     47s] Fast DP-INIT is on for default
[12/04 16:55:55     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:55:55     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.014, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.017, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.002, REAL:0.002, MEM:1376.6M
[12/04 16:55:55     47s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
[12/04 16:55:55     47s] Density distribution unevenness ratio = 87.561%
[12/04 16:55:55     47s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.003, REAL:0.009, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1376.6M
[12/04 16:55:55     47s] All LLGs are deleted
[12/04 16:55:55     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1376.6M
[12/04 16:55:55     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.007, MEM:1376.6M
[12/04 16:55:55     47s] *** Free Virtual Timing Model ...(mem=1376.6M)
[12/04 16:55:55     47s] Starting IO pin assignment...
[12/04 16:55:55     47s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:55:55     47s] Set Using Default Delay Limit as 101.
[12/04 16:55:55     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:55:55     47s] Set Default Net Delay as 0 ps.
[12/04 16:55:55     47s] Set Default Net Load as 0 pF. 
[12/04 16:55:55     47s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:55:55     47s] Effort level <high> specified for reg2reg_tmp.3938147 path_group
[12/04 16:55:55     47s] #################################################################################
[12/04 16:55:55     47s] # Design Stage: PreRoute
[12/04 16:55:55     47s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:55:55     47s] # Design Mode: 90nm
[12/04 16:55:55     47s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:55:55     47s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:55:55     47s] # Signoff Settings: SI Off 
[12/04 16:55:55     47s] #################################################################################
[12/04 16:55:55     47s] Calculate delays in BcWc mode...
[12/04 16:55:55     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1366.8M, InitMEM = 1366.8M)
[12/04 16:55:55     47s] Start delay calculation (fullDC) (1 T). (MEM=1366.84)
[12/04 16:55:55     47s] End AAE Lib Interpolated Model. (MEM=1378.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:55:55     47s] Total number of fetched objects 4496
[12/04 16:55:55     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:55:55     47s] End delay calculation. (MEM=1418.05 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:55:55     47s] End delay calculation (fullDC). (MEM=1418.05 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:55:55     47s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1418.0M) ***
[12/04 16:55:55     47s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:55:55     47s] Set Using Default Delay Limit as 1000.
[12/04 16:55:55     47s] Set Default Net Delay as 1000 ps.
[12/04 16:55:55     47s] Set Default Net Load as 0.5 pF. 
[12/04 16:55:55     47s] Info: Disable timing driven in postCTS congRepair.
[12/04 16:55:55     47s] 
[12/04 16:55:55     47s] Starting congRepair ...
[12/04 16:55:55     47s] User Input Parameters:
[12/04 16:55:55     47s] - Congestion Driven    : On
[12/04 16:55:55     47s] - Timing Driven        : Off
[12/04 16:55:55     47s] - Area-Violation Based : On
[12/04 16:55:55     47s] - Start Rollback Level : -5
[12/04 16:55:55     47s] - Legalized            : On
[12/04 16:55:55     47s] - Window Based         : Off
[12/04 16:55:55     47s] - eDen incr mode       : Off
[12/04 16:55:55     47s] - Small incr mode      : Off
[12/04 16:55:55     47s] 
[12/04 16:55:55     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1408.5M
[12/04 16:55:55     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.009, MEM:1408.5M
[12/04 16:55:55     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1408.5M
[12/04 16:55:55     47s] Starting Early Global Route congestion estimation: mem = 1408.5M
[12/04 16:55:55     47s] (I)       Started Import and model ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Started Create place DB ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Started Import place data ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Started Read instances and placement ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Started Read nets ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       Started Create route DB ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       == Non-default Options ==
[12/04 16:55:55     47s] (I)       Maximum routing layer                              : 6
[12/04 16:55:55     47s] (I)       Number of threads                                  : 1
[12/04 16:55:55     47s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 16:55:55     47s] (I)       Method to set GCell size                           : row
[12/04 16:55:55     47s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:55:55     47s] (I)       Started Import route data (1T) ( Curr Mem: 1408.53 MB )
[12/04 16:55:55     47s] (I)       ============== Pin Summary ==============
[12/04 16:55:55     47s] (I)       +-------+--------+---------+------------+
[12/04 16:55:55     47s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:55:55     47s] (I)       +-------+--------+---------+------------+
[12/04 16:55:55     47s] (I)       |     1 |  13448 |   98.85 |        Pin |
[12/04 16:55:55     47s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:55:55     47s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:55:55     47s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:55:56     47s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:55:56     47s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:55:56     47s] (I)       +-------+--------+---------+------------+
[12/04 16:55:56     47s] (I)       Use row-based GCell size
[12/04 16:55:56     47s] (I)       Use row-based GCell align
[12/04 16:55:56     47s] (I)       GCell unit size   : 7840
[12/04 16:55:56     47s] (I)       GCell multiplier  : 1
[12/04 16:55:56     47s] (I)       GCell row height  : 7840
[12/04 16:55:56     47s] (I)       Actual row height : 7840
[12/04 16:55:56     47s] (I)       GCell align ref   : 507360 507360
[12/04 16:55:56     47s] [NR-eGR] Track table information for default rule: 
[12/04 16:55:56     47s] [NR-eGR] METAL1 has no routable track
[12/04 16:55:56     47s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:55:56     47s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:55:56     47s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:55:56     47s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:55:56     47s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:55:56     47s] (I)       ============== Default via ===============
[12/04 16:55:56     47s] (I)       +---+------------------+-----------------+
[12/04 16:55:56     47s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:55:56     47s] (I)       +---+------------------+-----------------+
[12/04 16:55:56     47s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:55:56     47s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:55:56     47s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:55:56     47s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:55:56     47s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:55:56     47s] (I)       +---+------------------+-----------------+
[12/04 16:55:56     47s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read routing blockages ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read instance blockages ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read PG blockages ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] [NR-eGR] Read 3164 PG shapes
[12/04 16:55:56     47s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read boundary cut boxes ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:55:56     47s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:55:56     47s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:55:56     47s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:55:56     47s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:55:56     47s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read blackboxes ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:55:56     47s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read prerouted ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:55:56     47s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read unlegalized nets ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read nets ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:55:56     47s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Set up via pillars ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       early_global_route_priority property id does not exist.
[12/04 16:55:56     47s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Model blockages into capacity
[12/04 16:55:56     47s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:55:56     47s] (I)       Started Initialize 3D capacity ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:55:56     47s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:55:56     47s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:55:56     47s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:55:56     47s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:55:56     47s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       -- layer congestion ratio --
[12/04 16:55:56     47s] (I)       Layer 1 : 0.100000
[12/04 16:55:56     47s] (I)       Layer 2 : 0.700000
[12/04 16:55:56     47s] (I)       Layer 3 : 0.700000
[12/04 16:55:56     47s] (I)       Layer 4 : 0.700000
[12/04 16:55:56     47s] (I)       Layer 5 : 0.700000
[12/04 16:55:56     47s] (I)       Layer 6 : 0.700000
[12/04 16:55:56     47s] (I)       ----------------------------
[12/04 16:55:56     47s] (I)       Number of ignored nets                =      0
[12/04 16:55:56     47s] (I)       Number of connected nets              =      0
[12/04 16:55:56     47s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 16:55:56     47s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:55:56     47s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:55:56     47s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.54 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.57 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Read aux data ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Others data preparation ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:55:56     47s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Create route kernel ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Ndr track 0 does not exist
[12/04 16:55:56     47s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:55:56     47s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:55:56     47s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:55:56     47s] (I)       Site width          :  1120  (dbu)
[12/04 16:55:56     47s] (I)       Row height          :  7840  (dbu)
[12/04 16:55:56     47s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:55:56     47s] (I)       GCell width         :  7840  (dbu)
[12/04 16:55:56     47s] (I)       GCell height        :  7840  (dbu)
[12/04 16:55:56     47s] (I)       Grid                :   440   440     6
[12/04 16:55:56     47s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:55:56     47s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:55:56     47s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:55:56     47s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:55:56     47s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:55:56     47s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:55:56     47s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:55:56     47s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:55:56     47s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:55:56     47s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:55:56     47s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:55:56     47s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:55:56     47s] (I)       --------------------------------------------------------
[12/04 16:55:56     47s] 
[12/04 16:55:56     47s] [NR-eGR] ============ Routing rule table ============
[12/04 16:55:56     47s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:55:56     47s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:55:56     47s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:55:56     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:56     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:55:56     47s] [NR-eGR] ========================================
[12/04 16:55:56     47s] [NR-eGR] 
[12/04 16:55:56     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:55:56     47s] (I)       blocked tracks on layer2 : = 653641 / 1356520 (48.19%)
[12/04 16:55:56     47s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:55:56     47s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:55:56     47s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:55:56     47s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:55:56     47s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.15 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.78 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Reset routing kernel
[12/04 16:55:56     47s] (I)       Started Global Routing ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Initialization ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       totalPins=13495  totalGlobalPin=13283 (98.43%)
[12/04 16:55:56     47s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Net group 1 ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Generate topology ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       total 2D Cap : 3339408 = (1544548 H, 1794860 V)
[12/04 16:55:56     47s] [NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1a Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1a ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Pattern routing (1T) ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Usage: 40608 = (19698 H, 20910 V) = (1.28% H, 1.16% V) = (7.722e+04um H, 8.197e+04um V)
[12/04 16:55:56     47s] (I)       Started Add via demand to 2D ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1b Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1b ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Usage: 40608 = (19698 H, 20910 V) = (1.28% H, 1.16% V) = (7.722e+04um H, 8.197e+04um V)
[12/04 16:55:56     47s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.591834e+05um
[12/04 16:55:56     47s] (I)       Congestion metric : 0.01%H 0.01%V, 0.01%HV
[12/04 16:55:56     47s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:55:56     47s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1c Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1c ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Usage: 40608 = (19698 H, 20910 V) = (1.28% H, 1.16% V) = (7.722e+04um H, 8.197e+04um V)
[12/04 16:55:56     47s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1d Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1d ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Usage: 40608 = (19698 H, 20910 V) = (1.28% H, 1.16% V) = (7.722e+04um H, 8.197e+04um V)
[12/04 16:55:56     47s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1e Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1e ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Route legalization ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Usage: 40608 = (19698 H, 20910 V) = (1.28% H, 1.16% V) = (7.722e+04um H, 8.197e+04um V)
[12/04 16:55:56     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.591834e+05um
[12/04 16:55:56     47s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] (I)       ============  Phase 1l Route ============
[12/04 16:55:56     47s] (I)       Started Phase 1l ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Started Layer assignment (1T) ( Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.53 MB )
[12/04 16:55:56     47s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.19 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       Started Clean cong LA ( Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:55:56     47s] (I)       Layer  2:     714253     18987        47      614992      737128    (45.48%) 
[12/04 16:55:56     47s] (I)       Layer  3:     827961     17533         0      482783      869337    (35.71%) 
[12/04 16:55:56     47s] (I)       Layer  4:     714071      9005         0      612829      739291    (45.32%) 
[12/04 16:55:56     47s] (I)       Layer  5:     720314      3857         3      613081      739039    (45.34%) 
[12/04 16:55:56     47s] (I)       Layer  6:     369766       373         0      295799      380261    (43.75%) 
[12/04 16:55:56     47s] (I)       Total:       3346365     49755        50     2619484     3465056    (43.05%) 
[12/04 16:55:56     47s] (I)       
[12/04 16:55:56     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:55:56     47s] [NR-eGR]                        OverCon           OverCon            
[12/04 16:55:56     47s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 16:55:56     47s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/04 16:55:56     47s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:55:56     47s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:55:56     47s] [NR-eGR]  METAL2  (2)        47( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/04 16:55:56     47s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:55:56     47s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:55:56     47s] [NR-eGR]  METAL5  (5)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 16:55:56     47s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:55:56     47s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:55:56     47s] [NR-eGR] Total               47( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/04 16:55:56     47s] [NR-eGR] 
[12/04 16:55:56     47s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.35 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       Started Export 3D cong map ( Curr Mem: 1416.53 MB )
[12/04 16:55:56     47s] (I)       total 2D Cap : 3348358 = (1549228 H, 1799130 V)
[12/04 16:55:57     47s] (I)       Started Export 2D cong map ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     47s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:55:57     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:55:57     47s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     47s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     47s] Early Global Route congestion estimation runtime: 1.19 seconds, mem = 1416.5M
[12/04 16:55:57     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.145, REAL:1.186, MEM:1416.5M
[12/04 16:55:57     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1416.5M
[12/04 16:55:57     47s] [hotspot] +------------+---------------+---------------+
[12/04 16:55:57     47s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:55:57     47s] [hotspot] +------------+---------------+---------------+
[12/04 16:55:57     48s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:55:57     48s] [hotspot] +------------+---------------+---------------+
[12/04 16:55:57     48s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:55:57     48s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:55:57     48s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.015, MEM:1416.5M
[12/04 16:55:57     48s] Skipped repairing congestion.
[12/04 16:55:57     48s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1416.5M
[12/04 16:55:57     48s] Starting Early Global Route wiring: mem = 1416.5M
[12/04 16:55:57     48s] (I)       ============= Track Assignment ============
[12/04 16:55:57     48s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Started Track Assignment (1T) ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 16:55:57     48s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Run Multi-thread track assignment
[12/04 16:55:57     48s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Started Export ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Started Export DB wires ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Started Export all nets ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Started Set wire vias ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:55:57     48s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[12/04 16:55:57     48s] [NR-eGR] METAL2  (2V) length: 5.127855e+04um, number of vias: 17527
[12/04 16:55:57     48s] [NR-eGR] METAL3  (3H) length: 6.437648e+04um, number of vias: 3224
[12/04 16:55:57     48s] [NR-eGR] METAL4  (4V) length: 3.447140e+04um, number of vias: 540
[12/04 16:55:57     48s] [NR-eGR] METAL5  (5H) length: 1.482236e+04um, number of vias: 37
[12/04 16:55:57     48s] [NR-eGR] METAL6  (6V) length: 1.460820e+03um, number of vias: 0
[12/04 16:55:57     48s] [NR-eGR] Total length: 1.664096e+05um, number of vias: 34771
[12/04 16:55:57     48s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:55:57     48s] [NR-eGR] Total eGR-routed clock nets wire length: 4.413180e+03um 
[12/04 16:55:57     48s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:55:57     48s] (I)       Started Update net boxes ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Started Update timing ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.12 sec, Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Started Postprocess design ( Curr Mem: 1416.53 MB )
[12/04 16:55:57     48s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1369.53 MB )
[12/04 16:55:57     48s] Early Global Route wiring runtime: 0.20 seconds, mem = 1369.5M
[12/04 16:55:57     48s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.066, REAL:0.205, MEM:1369.5M
[12/04 16:55:57     48s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:55:57     48s] End of congRepair (cpu=0:00:00.2, real=0:00:02.0)
[12/04 16:55:57     48s] *** Finishing placeDesign default flow ***
[12/04 16:55:57     48s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:18, mem = 1367.5M **
[12/04 16:55:57     48s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:55:57     48s] 
[12/04 16:55:57     48s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:55:57     48s] Severity  ID               Count  Summary                                  
[12/04 16:55:57     48s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 16:55:57     48s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 16:55:57     48s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/04 16:55:57     48s] *** Message Summary: 4 warning(s), 0 error(s)
[12/04 16:55:57     48s] 
[12/04 16:56:04     48s] <CMD> setDrawView place
[12/04 16:57:05     57s] <CMD> checkPlace tsmc_template/innovus/RPT/16bitcpu.checkPlace.rpt
[12/04 16:57:05     57s] OPERPROF: Starting checkPlace at level 1, MEM:1369.0M
[12/04 16:57:05     57s] z: 2, totalTracks: 1
[12/04 16:57:05     57s] z: 4, totalTracks: 1
[12/04 16:57:05     57s] z: 6, totalTracks: 1
[12/04 16:57:05     57s] #spOpts: hrOri=1 hrSnap=1 
[12/04 16:57:05     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1369.0M
[12/04 16:57:05     57s] Core basic site is core7T
[12/04 16:57:05     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1369.0M
[12/04 16:57:05     57s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 16:57:05     57s] SiteArray: use 2,867,200 bytes
[12/04 16:57:05     57s] SiteArray: current memory after site array memory allocation 1369.0M
[12/04 16:57:05     57s] SiteArray: FP blocked sites are writable
[12/04 16:57:05     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:57:05     57s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.008, MEM:1369.0M
[12/04 16:57:05     57s] Begin checking placement ... (start mem=1369.0M, init mem=1369.0M)
[12/04 16:57:05     57s] Begin checking exclusive groups violation ...
[12/04 16:57:05     57s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 16:57:05     57s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 16:57:05     57s] 
[12/04 16:57:05     57s] Running CheckPlace using 1 thread in normal mode...
[12/04 16:57:05     57s] 
[12/04 16:57:05     57s] ...checkPlace normal is done!
[12/04 16:57:05     57s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1369.0M
[12/04 16:57:05     57s] *info: Placed = 4426          
[12/04 16:57:05     57s] *info: Unplaced = 0           
[12/04 16:57:05     57s] Placement Density:4.55%(67647/1486254)
[12/04 16:57:05     57s] Placement Density (including fixed std cells):4.55%(67647/1486254)
[12/04 16:57:05     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1369.0M
[12/04 16:57:05     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:1369.0M
[12/04 16:57:05     57s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1369.0M)
[12/04 16:57:05     57s] OPERPROF: Finished checkPlace at level 1, CPU:0.048, REAL:0.055, MEM:1369.0M
[12/04 16:57:05     57s] <CMD> setDrawView place
[12/04 16:57:05     57s] <CMD> fit
[12/04 16:58:04     60s] <CMD> setDesignMode -process 180
[12/04 16:58:04     60s] ##  Process: 180           (User Set)               
[12/04 16:58:04     60s] ##     Node: (not set)                           
[12/04 16:58:04     60s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/04 16:58:04     60s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/04 16:58:04     60s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/04 16:58:04     60s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/04 16:58:04     60s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/04 16:58:04     60s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/04 16:58:33     62s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 16:58:33     62s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix sixteenbitcpu_top_pads_preCTS -outDir RPT
[12/04 16:58:33     62s] AAE DB initialization (MEM=1340.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:58:33     62s] #optDebug: fT-S <1 1 0 0 0>
[12/04 16:58:33     62s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:02.4/0:09:27.1 (0.1), mem = 1340.4M
[12/04 16:58:33     62s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 16:58:33     62s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 16:58:33     62s] 
[12/04 16:58:33     62s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:58:33     62s] 
[12/04 16:58:33     62s] TimeStamp Deleting Cell Server End ...
[12/04 16:58:33     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1340.4M
[12/04 16:58:33     62s] All LLGs are deleted
[12/04 16:58:33     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1340.4M
[12/04 16:58:33     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1340.4M
[12/04 16:58:33     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1340.4M
[12/04 16:58:33     62s] Start to check current routing status for nets...
[12/04 16:58:33     62s] All nets are already routed correctly.
[12/04 16:58:33     62s] End to check current routing status for nets (mem=1340.4M)
[12/04 16:58:33     62s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
[12/04 16:58:33     62s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 16:58:33     62s] RC Extraction called in multi-corner(2) mode.
[12/04 16:58:33     62s] RCMode: PreRoute
[12/04 16:58:33     62s]       RC Corner Indexes            0       1   
[12/04 16:58:33     62s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 16:58:33     62s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 16:58:33     62s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 16:58:33     62s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 16:58:33     62s] Shrink Factor                : 1.00000
[12/04 16:58:33     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 16:58:33     62s] Using capacitance table file ...
[12/04 16:58:33     62s] 
[12/04 16:58:33     62s] Trim Metal Layers:
[12/04 16:58:33     62s] LayerId::1 widthSet size::4
[12/04 16:58:33     62s] LayerId::2 widthSet size::4
[12/04 16:58:33     62s] LayerId::3 widthSet size::4
[12/04 16:58:33     62s] LayerId::4 widthSet size::4
[12/04 16:58:33     62s] LayerId::5 widthSet size::4
[12/04 16:58:33     62s] LayerId::6 widthSet size::3
[12/04 16:58:33     62s] Updating RC grid for preRoute extraction ...
[12/04 16:58:33     62s] eee: pegSigSF::1.070000
[12/04 16:58:33     62s] Initializing multi-corner capacitance tables ... 
[12/04 16:58:33     62s] Initializing multi-corner resistance tables ...
[12/04 16:58:33     62s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:58:33     62s] eee: l::2 avDens::0.039931 usedTrk::1308.126275 availTrk::32760.000000 sigTrk::1308.126275
[12/04 16:58:33     62s] eee: l::3 avDens::0.049081 usedTrk::1642.257142 availTrk::33460.000000 sigTrk::1642.257142
[12/04 16:58:33     62s] eee: l::4 avDens::0.061173 usedTrk::1133.160206 availTrk::18524.010069 sigTrk::1133.160206
[12/04 16:58:33     62s] eee: l::5 avDens::0.042859 usedTrk::505.015305 availTrk::11783.276547 sigTrk::505.015305
[12/04 16:58:33     62s] eee: l::6 avDens::0.040951 usedTrk::37.265816 availTrk::910.000000 sigTrk::37.265816
[12/04 16:58:33     62s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:58:33     62s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.262745 ; uaWl: 1.000000 ; uaWlH: 0.304998 ; aWlH: 0.000000 ; Pmax: 0.851700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:58:33     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1340.375M)
[12/04 16:58:33     62s] Effort level <high> specified for reg2reg path_group
[12/04 16:58:33     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.000, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.014, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.017, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1351.4M
[12/04 16:58:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1351.4M
[12/04 16:58:33     62s] Starting delay calculation for Setup views
[12/04 16:58:33     62s] #################################################################################
[12/04 16:58:33     62s] # Design Stage: PreRoute
[12/04 16:58:33     62s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:58:33     62s] # Design Mode: 180nm
[12/04 16:58:33     62s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:58:33     62s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:58:33     62s] # Signoff Settings: SI Off 
[12/04 16:58:33     62s] #################################################################################
[12/04 16:58:33     62s] Calculate delays in BcWc mode...
[12/04 16:58:33     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1349.4M, InitMEM = 1349.4M)
[12/04 16:58:33     62s] Start delay calculation (fullDC) (1 T). (MEM=1349.41)
[12/04 16:58:33     62s] Start AAE Lib Loading. (MEM=1360.93)
[12/04 16:58:33     62s] End AAE Lib Loading. (MEM=1380.01 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:58:33     62s] End AAE Lib Interpolated Model. (MEM=1380.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:58:33     62s] First Iteration Infinite Tw... 
[12/04 16:58:34     63s] Total number of fetched objects 4496
[12/04 16:58:34     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:58:34     63s] End delay calculation. (MEM=1437.24 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 16:58:34     63s] End delay calculation (fullDC). (MEM=1437.24 CPU=0:00:00.4 REAL=0:00:01.0)
[12/04 16:58:34     63s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1437.2M) ***
[12/04 16:58:34     63s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:03 mem=1429.2M)
[12/04 16:58:34     63s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:58:34     63s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:58:34     63s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:58:34     63s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:58:34     63s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:58:34     63s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:58:34     63s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:58:34     63s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:58:35     63s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  | 16.864  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   333   |   333   |   333   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    51 (1131)     |   -3.778   |    51 (1131)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:58:35     63s] Density: 4.552%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/04 16:58:35     63s] Total CPU time: 0.86 sec
[12/04 16:58:35     63s] Total Real time: 2.0 sec
[12/04 16:58:35     63s] Total Memory Usage: 1398.503906 Mbytes
[12/04 16:58:35     63s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:01.9 (0.4), totSession cpu/real = 0:01:03.2/0:09:29.0 (0.1), mem = 1398.5M
[12/04 16:58:35     63s] 
[12/04 16:58:35     63s] =============================================================================================
[12/04 16:58:35     63s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 16:58:35     63s] =============================================================================================
[12/04 16:58:35     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:58:35     63s] ---------------------------------------------------------------------------------------------
[12/04 16:58:35     63s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:58:35     63s] [ ExtractRC              ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 16:58:35     63s] [ TimingUpdate           ]      1   0:00:00.0  (   1.9 % )     0:00:00.5 /  0:00:00.5    0.9
[12/04 16:58:35     63s] [ FullDelayCalc          ]      1   0:00:00.5  (  25.0 % )     0:00:00.5 /  0:00:00.5    0.9
[12/04 16:58:35     63s] [ OptSummaryReport       ]      1   0:00:00.3  (  17.9 % )     0:00:01.6 /  0:00:00.6    0.4
[12/04 16:58:35     63s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.3
[12/04 16:58:35     63s] [ DrvReport              ]      1   0:00:00.6  (  31.2 % )     0:00:00.6 /  0:00:00.1    0.1
[12/04 16:58:35     63s] [ GenerateReports        ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.0    0.3
[12/04 16:58:35     63s] [ MISC                   ]          0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 16:58:35     63s] ---------------------------------------------------------------------------------------------
[12/04 16:58:35     63s]  timeDesign #1 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:00.8    0.4
[12/04 16:58:35     63s] ---------------------------------------------------------------------------------------------
[12/04 16:58:35     63s] 
[12/04 16:58:35     63s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:00:28     68s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/04 17:00:28     68s] <CMD> optDesign -preCTS
[12/04 17:00:28     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1306.3M, totSessionCpu=0:01:09 **
[12/04 17:00:28     68s] Executing: place_opt_design -opt
[12/04 17:00:28     68s] **INFO: User settings:
[12/04 17:00:28     68s] setDesignMode -process                              180
[12/04 17:00:28     68s] setExtractRCMode -coupling_c_th                     3
[12/04 17:00:28     68s] setExtractRCMode -engine                            preRoute
[12/04 17:00:28     68s] setExtractRCMode -relative_c_th                     0.03
[12/04 17:00:28     68s] setExtractRCMode -total_c_th                        5
[12/04 17:00:28     68s] setUsefulSkewMode -maxAllowedDelay                  1
[12/04 17:00:28     68s] setUsefulSkewMode -maxSkew                          false
[12/04 17:00:28     68s] setUsefulSkewMode -noBoundary                       false
[12/04 17:00:28     68s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/04 17:00:28     68s] setDelayCalMode -enable_high_fanout                 true
[12/04 17:00:28     68s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/04 17:00:28     68s] setDelayCalMode -engine                             aae
[12/04 17:00:28     68s] setDelayCalMode -ignoreNetLoad                      false
[12/04 17:00:28     68s] setDelayCalMode -socv_accuracy_mode                 low
[12/04 17:00:28     68s] setOptMode -fixCap                                  true
[12/04 17:00:28     68s] setOptMode -fixFanoutLoad                           false
[12/04 17:00:28     68s] setOptMode -fixTran                                 true
[12/04 17:00:28     68s] setPlaceMode -place_design_floorplan_mode           false
[12/04 17:00:28     68s] setPlaceMode -place_detail_check_route              false
[12/04 17:00:28     68s] setPlaceMode -place_detail_preserve_routing         true
[12/04 17:00:28     68s] setPlaceMode -place_detail_remove_affected_routing  false
[12/04 17:00:28     68s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/04 17:00:28     68s] setPlaceMode -place_global_clock_gate_aware         true
[12/04 17:00:28     68s] setPlaceMode -place_global_cong_effort              auto
[12/04 17:00:28     68s] setPlaceMode -place_global_ignore_scan              true
[12/04 17:00:28     68s] setPlaceMode -place_global_ignore_spare             false
[12/04 17:00:28     68s] setPlaceMode -place_global_module_aware_spare       false
[12/04 17:00:28     68s] setPlaceMode -place_global_place_io_pins            true
[12/04 17:00:28     68s] setPlaceMode -place_global_reorder_scan             true
[12/04 17:00:28     68s] setPlaceMode -powerDriven                           false
[12/04 17:00:28     68s] setPlaceMode -timingDriven                          true
[12/04 17:00:28     68s] setAnalysisMode -checkType                          setup
[12/04 17:00:28     68s] setAnalysisMode -clkSrcPath                         true
[12/04 17:00:28     68s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/04 17:00:28     68s] setAnalysisMode -virtualIPO                         false
[12/04 17:00:28     68s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/04 17:00:28     68s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/04 17:00:28     68s] 
[12/04 17:00:28     68s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:08.6/0:11:22.5 (0.1), mem = 1401.4M
[12/04 17:00:28     68s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 17:00:28     68s] *** Starting GigaPlace ***
[12/04 17:00:28     68s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:00:28     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1401.4M
[12/04 17:00:28     68s] z: 2, totalTracks: 1
[12/04 17:00:28     68s] z: 4, totalTracks: 1
[12/04 17:00:28     68s] z: 6, totalTracks: 1
[12/04 17:00:28     68s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:28     68s] All LLGs are deleted
[12/04 17:00:28     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1398.7M
[12/04 17:00:28     68s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/04 17:00:28     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1398.7M
[12/04 17:00:28     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1398.7M
[12/04 17:00:28     68s] Core basic site is core7T
[12/04 17:00:28     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1398.7M
[12/04 17:00:28     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1398.7M
[12/04 17:00:28     68s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:00:28     68s] SiteArray: use 2,867,200 bytes
[12/04 17:00:28     68s] SiteArray: current memory after site array memory allocation 1401.4M
[12/04 17:00:28     68s] SiteArray: FP blocked sites are writable
[12/04 17:00:28     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:00:28     68s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Starting CMU at level 3, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1401.4M
[12/04 17:00:28     68s] 
[12/04 17:00:28     68s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:28     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.016, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1401.4M
[12/04 17:00:28     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4MB).
[12/04 17:00:28     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.029, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1401.4M
[12/04 17:00:28     68s] All LLGs are deleted
[12/04 17:00:28     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.016, MEM:1401.4M
[12/04 17:00:28     68s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:01:08.6/0:11:22.5 (0.1), mem = 1401.4M
[12/04 17:00:28     68s] VSMManager cleared!
[12/04 17:00:28     68s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.7), totSession cpu/real = 0:01:08.6/0:11:22.5 (0.1), mem = 1401.4M
[12/04 17:00:28     68s] 
[12/04 17:00:28     68s] =============================================================================================
[12/04 17:00:28     68s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 17:00:28     68s] =============================================================================================
[12/04 17:00:28     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:28     68s] ---------------------------------------------------------------------------------------------
[12/04 17:00:28     68s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:00:28     68s] ---------------------------------------------------------------------------------------------
[12/04 17:00:28     68s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:00:28     68s] ---------------------------------------------------------------------------------------------
[12/04 17:00:28     68s] 
[12/04 17:00:28     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1306.8M, totSessionCpu=0:01:09 **
[12/04 17:00:28     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 17:00:28     68s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:28     68s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:28     68s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:08.6/0:11:22.5 (0.1), mem = 1401.4M
[12/04 17:00:28     68s] GigaOpt running with 1 threads.
[12/04 17:00:28     68s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:00:28     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1401.4M
[12/04 17:00:28     68s] z: 2, totalTracks: 1
[12/04 17:00:28     68s] z: 4, totalTracks: 1
[12/04 17:00:28     68s] z: 6, totalTracks: 1
[12/04 17:00:28     68s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:28     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1401.4M
[12/04 17:00:28     68s] Core basic site is core7T
[12/04 17:00:28     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.004, MEM:1401.4M
[12/04 17:00:28     68s] Fast DP-INIT is on for default
[12/04 17:00:28     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:00:28     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.018, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Starting CMU at level 3, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1401.4M
[12/04 17:00:28     68s] 
[12/04 17:00:28     68s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:28     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.030, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1401.4M
[12/04 17:00:28     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4MB).
[12/04 17:00:28     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.055, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1401.4M
[12/04 17:00:28     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.009, MEM:1401.4M
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:00:29     68s] Summary for sequential cells identification: 
[12/04 17:00:29     68s]   Identified SBFF number: 4
[12/04 17:00:29     68s]   Identified MBFF number: 0
[12/04 17:00:29     68s]   Identified SB Latch number: 0
[12/04 17:00:29     68s]   Identified MB Latch number: 0
[12/04 17:00:29     68s]   Not identified SBFF number: 0
[12/04 17:00:29     68s]   Not identified MBFF number: 0
[12/04 17:00:29     68s]   Not identified SB Latch number: 0
[12/04 17:00:29     68s]   Not identified MB Latch number: 0
[12/04 17:00:29     68s]   Number of sequential cells which are not FFs: 0
[12/04 17:00:29     68s]  Visiting view : wc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 17:00:29     68s]  Visiting view : bc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 17:00:29     68s] TLC MultiMap info (StdDelay):
[12/04 17:00:29     68s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:00:29     68s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:00:29     68s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:00:29     68s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:00:29     68s]  Setting StdDelay to: 40.9ps
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] Creating Lib Analyzer ...
[12/04 17:00:29     68s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:29     68s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:29     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:29     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] Creating Lib Analyzer, finished. 
[12/04 17:00:29     68s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:00:29     68s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1312.4M, totSessionCpu=0:01:09 **
[12/04 17:00:29     68s] *** optDesign -preCTS ***
[12/04 17:00:29     68s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:00:29     68s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:00:29     68s] Hold Target Slack: user slack 0
[12/04 17:00:29     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1423.4M
[12/04 17:00:29     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1423.4M
[12/04 17:00:29     68s] Multi-VT timing optimization disabled based on library information.
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:00:29     68s] Deleting Lib Analyzer.
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Deleting Cell Server End ...
[12/04 17:00:29     68s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:00:29     68s] Summary for sequential cells identification: 
[12/04 17:00:29     68s]   Identified SBFF number: 4
[12/04 17:00:29     68s]   Identified MBFF number: 0
[12/04 17:00:29     68s]   Identified SB Latch number: 0
[12/04 17:00:29     68s]   Identified MB Latch number: 0
[12/04 17:00:29     68s]   Not identified SBFF number: 0
[12/04 17:00:29     68s]   Not identified MBFF number: 0
[12/04 17:00:29     68s]   Not identified SB Latch number: 0
[12/04 17:00:29     68s]   Not identified MB Latch number: 0
[12/04 17:00:29     68s]   Number of sequential cells which are not FFs: 0
[12/04 17:00:29     68s]  Visiting view : wc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 17:00:29     68s]  Visiting view : bc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 17:00:29     68s] TLC MultiMap info (StdDelay):
[12/04 17:00:29     68s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:00:29     68s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:00:29     68s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:00:29     68s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:00:29     68s]  Setting StdDelay to: 40.9ps
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Deleting Cell Server End ...
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] Creating Lib Analyzer ...
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:00:29     68s] Summary for sequential cells identification: 
[12/04 17:00:29     68s]   Identified SBFF number: 4
[12/04 17:00:29     68s]   Identified MBFF number: 0
[12/04 17:00:29     68s]   Identified SB Latch number: 0
[12/04 17:00:29     68s]   Identified MB Latch number: 0
[12/04 17:00:29     68s]   Not identified SBFF number: 0
[12/04 17:00:29     68s]   Not identified MBFF number: 0
[12/04 17:00:29     68s]   Not identified SB Latch number: 0
[12/04 17:00:29     68s]   Not identified MB Latch number: 0
[12/04 17:00:29     68s]   Number of sequential cells which are not FFs: 0
[12/04 17:00:29     68s]  Visiting view : wc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 17:00:29     68s]  Visiting view : bc
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 17:00:29     68s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 17:00:29     68s] TLC MultiMap info (StdDelay):
[12/04 17:00:29     68s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:00:29     68s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:00:29     68s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:00:29     68s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:00:29     68s]  Setting StdDelay to: 40.9ps
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:00:29     68s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:29     68s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:29     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:29     68s] 
[12/04 17:00:29     68s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:29     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] Creating Lib Analyzer, finished. 
[12/04 17:00:29     68s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1423.4M
[12/04 17:00:29     68s] All LLGs are deleted
[12/04 17:00:29     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1423.4M
[12/04 17:00:29     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1423.4M
[12/04 17:00:29     68s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1423.4M
[12/04 17:00:29     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1423.4M
[12/04 17:00:29     68s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Import and model ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Create place DB ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Import place data ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read instances and placement ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Number of ignored instance 0
[12/04 17:00:29     68s] (I)       Number of inbound cells 58
[12/04 17:00:29     68s] (I)       Number of opened ILM blockages 0
[12/04 17:00:29     68s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/04 17:00:29     68s] (I)       numMoveCells=4426, numMacros=58  numPads=52  numMultiRowHeightInsts=0
[12/04 17:00:29     68s] (I)       cell height: 7840, count: 4426
[12/04 17:00:29     68s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read nets ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Number of nets = 4491 ( 5 ignored )
[12/04 17:00:29     68s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Read rows... (mem=1423.4M)
[12/04 17:00:29     68s] (I)       rowRegion is not equal to core box, resetting core box
[12/04 17:00:29     68s] (I)       rowRegion : (507360, 507360) - (2945600, 2945600)
[12/04 17:00:29     68s] (I)       coreBox   : (507360, 507360) - (2946080, 2945600)
[12/04 17:00:29     68s] (I)       Done Read rows (cpu=0.000s, mem=1423.4M)
[12/04 17:00:29     68s] (I)       Identified Clock instances: Flop 333, Clock buffer/inverter 1, Gate 0, Logic 0
[12/04 17:00:29     68s] (I)       Read module constraints... (mem=1423.4M)
[12/04 17:00:29     68s] (I)       Done Read module constraints (cpu=0.000s, mem=1423.4M)
[12/04 17:00:29     68s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.07 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.08 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Create route DB ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       == Non-default Options ==
[12/04 17:00:29     68s] (I)       Maximum routing layer                              : 6
[12/04 17:00:29     68s] (I)       Buffering-aware routing                            : true
[12/04 17:00:29     68s] (I)       Spread congestion away from blockages              : true
[12/04 17:00:29     68s] (I)       Number of threads                                  : 1
[12/04 17:00:29     68s] (I)       Overflow penalty cost                              : 10
[12/04 17:00:29     68s] (I)       Punch through distance                             : 706.906000
[12/04 17:00:29     68s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:00:29     68s] (I)       Method to set GCell size                           : row
[12/04 17:00:29     68s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:00:29     68s] (I)       Started Import route data (1T) ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       ============== Pin Summary ==============
[12/04 17:00:29     68s] (I)       +-------+--------+---------+------------+
[12/04 17:00:29     68s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:00:29     68s] (I)       +-------+--------+---------+------------+
[12/04 17:00:29     68s] (I)       |     1 |  13448 |   98.85 |        Pin |
[12/04 17:00:29     68s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 17:00:29     68s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:00:29     68s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:00:29     68s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:00:29     68s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 17:00:29     68s] (I)       +-------+--------+---------+------------+
[12/04 17:00:29     68s] (I)       Use row-based GCell size
[12/04 17:00:29     68s] (I)       Use row-based GCell align
[12/04 17:00:29     68s] (I)       GCell unit size   : 7840
[12/04 17:00:29     68s] (I)       GCell multiplier  : 1
[12/04 17:00:29     68s] (I)       GCell row height  : 7840
[12/04 17:00:29     68s] (I)       Actual row height : 7840
[12/04 17:00:29     68s] (I)       GCell align ref   : 507360 507360
[12/04 17:00:29     68s] [NR-eGR] Track table information for default rule: 
[12/04 17:00:29     68s] [NR-eGR] METAL1 has no routable track
[12/04 17:00:29     68s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:00:29     68s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:00:29     68s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:00:29     68s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:00:29     68s] [NR-eGR] METAL6 has single uniform track structure
[12/04 17:00:29     68s] (I)       ============== Default via ===============
[12/04 17:00:29     68s] (I)       +---+------------------+-----------------+
[12/04 17:00:29     68s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:00:29     68s] (I)       +---+------------------+-----------------+
[12/04 17:00:29     68s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:00:29     68s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:00:29     68s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:00:29     68s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:00:29     68s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:00:29     68s] (I)       +---+------------------+-----------------+
[12/04 17:00:29     68s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read routing blockages ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read instance blockages ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read PG blockages ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] [NR-eGR] Read 3164 PG shapes
[12/04 17:00:29     68s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read boundary cut boxes ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:00:29     68s] [NR-eGR] #Instance Blockages : 20273
[12/04 17:00:29     68s] [NR-eGR] #PG Blockages       : 3164
[12/04 17:00:29     68s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:00:29     68s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:00:29     68s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read blackboxes ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:00:29     68s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read prerouted ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:00:29     68s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read unlegalized nets ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Read nets ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 17:00:29     68s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Started Set up via pillars ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       early_global_route_priority property id does not exist.
[12/04 17:00:29     68s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Model blockages into capacity
[12/04 17:00:29     68s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 17:00:29     68s] (I)       Started Initialize 3D capacity ( Curr Mem: 1423.44 MB )
[12/04 17:00:29     68s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 17:00:29     68s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 17:00:29     68s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 17:00:29     68s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 17:00:29     68s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 17:00:29     68s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1424.44 MB )
[12/04 17:00:29     68s] (I)       -- layer congestion ratio --
[12/04 17:00:29     68s] (I)       Layer 1 : 0.100000
[12/04 17:00:29     68s] (I)       Layer 2 : 0.700000
[12/04 17:00:29     68s] (I)       Layer 3 : 0.700000
[12/04 17:00:29     68s] (I)       Layer 4 : 0.700000
[12/04 17:00:29     68s] (I)       Layer 5 : 0.700000
[12/04 17:00:29     68s] (I)       Layer 6 : 0.700000
[12/04 17:00:29     68s] (I)       ----------------------------
[12/04 17:00:29     68s] (I)       Number of ignored nets                =      0
[12/04 17:00:29     68s] (I)       Number of connected nets              =      0
[12/04 17:00:29     68s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:00:29     68s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:00:29     68s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:00:29     68s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.55 sec, Curr Mem: 1424.44 MB )
[12/04 17:00:29     68s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.61 sec, Curr Mem: 1424.44 MB )
[12/04 17:00:30     68s] (I)       Started Read aux data ( Curr Mem: 1424.44 MB )
[12/04 17:00:30     68s] (I)       Constructing bin map
[12/04 17:00:30     68s] (I)       Initialize bin information with width=15680 height=15680
[12/04 17:00:30     68s] (I)       Done constructing bin map
[12/04 17:00:30     68s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1429.93 MB )
[12/04 17:00:30     68s] (I)       Started Others data preparation ( Curr Mem: 1429.93 MB )
[12/04 17:00:30     68s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:00:30     68s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1429.93 MB )
[12/04 17:00:30     68s] (I)       Started Create route kernel ( Curr Mem: 1429.93 MB )
[12/04 17:00:30     68s] (I)       Ndr track 0 does not exist
[12/04 17:00:30     68s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:00:30     68s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:00:30     68s] (I)       Core area           : (507360, 507360) - (2945600, 2945600)
[12/04 17:00:30     68s] (I)       Site width          :  1120  (dbu)
[12/04 17:00:30     68s] (I)       Row height          :  7840  (dbu)
[12/04 17:00:30     68s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:00:30     68s] (I)       GCell width         :  7840  (dbu)
[12/04 17:00:30     68s] (I)       GCell height        :  7840  (dbu)
[12/04 17:00:30     68s] (I)       Grid                :   440   440     6
[12/04 17:00:30     68s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:00:30     68s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 17:00:30     68s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 17:00:30     68s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 17:00:30     68s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 17:00:30     68s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 17:00:30     68s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 17:00:30     68s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 17:00:30     68s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 17:00:30     68s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 17:00:30     68s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:00:30     68s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:00:30     68s] (I)       --------------------------------------------------------
[12/04 17:00:30     68s] 
[12/04 17:00:30     68s] [NR-eGR] ============ Routing rule table ============
[12/04 17:00:30     68s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 17:00:30     68s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:00:30     68s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 17:00:30     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:00:30     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:00:30     68s] [NR-eGR] ========================================
[12/04 17:00:30     68s] [NR-eGR] 
[12/04 17:00:30     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:00:30     68s] (I)       blocked tracks on layer2 : = 653641 / 1356520 (48.19%)
[12/04 17:00:30     68s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 17:00:30     68s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 17:00:30     68s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 17:00:30     68s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 17:00:30     68s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.22 sec, Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.96 sec, Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Reset routing kernel
[12/04 17:00:30     68s] (I)       Started Global Routing ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Started Initialization ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       totalPins=13495  totalGlobalPin=13283 (98.43%)
[12/04 17:00:30     68s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Started Net group 1 ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Started Generate topology ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       total 2D Cap : 3339408 = (1544548 H, 1794860 V)
[12/04 17:00:30     68s] (I)       #blocked areas for congestion spreading : 40
[12/04 17:00:30     68s] [NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1a Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1a ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Started Pattern routing (1T) ( Curr Mem: 1440.66 MB )
[12/04 17:00:30     68s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1443.41 MB )
[12/04 17:00:30     68s] (I)       Usage: 40831 = (19714 H, 21117 V) = (1.28% H, 1.18% V) = (7.728e+04um H, 8.278e+04um V)
[12/04 17:00:30     68s] (I)       Started Add via demand to 2D ( Curr Mem: 1443.41 MB )
[12/04 17:00:30     68s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1b Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1b ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Usage: 40831 = (19714 H, 21117 V) = (1.28% H, 1.18% V) = (7.728e+04um H, 8.278e+04um V)
[12/04 17:00:30     68s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.600575e+05um
[12/04 17:00:30     68s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 17:00:30     68s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:00:30     68s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1c Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1c ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Usage: 40831 = (19714 H, 21117 V) = (1.28% H, 1.18% V) = (7.728e+04um H, 8.278e+04um V)
[12/04 17:00:30     68s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1d Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1d ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Usage: 40831 = (19714 H, 21117 V) = (1.28% H, 1.18% V) = (7.728e+04um H, 8.278e+04um V)
[12/04 17:00:30     68s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1e Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1e ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Route legalization ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Usage: 40831 = (19714 H, 21117 V) = (1.28% H, 1.18% V) = (7.728e+04um H, 8.278e+04um V)
[12/04 17:00:30     68s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.600575e+05um
[12/04 17:00:30     68s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] (I)       ============  Phase 1l Route ============
[12/04 17:00:30     68s] (I)       Started Phase 1l ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Layer assignment (1T) ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.21 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Clean cong LA ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:00:30     68s] (I)       Layer  2:     714253     19125        40      614992      737128    (45.48%) 
[12/04 17:00:30     68s] (I)       Layer  3:     827961     17397         0      482783      869337    (35.71%) 
[12/04 17:00:30     68s] (I)       Layer  4:     714071      9120         0      612829      739291    (45.32%) 
[12/04 17:00:30     68s] (I)       Layer  5:     720314      4030         2      613081      739039    (45.34%) 
[12/04 17:00:30     68s] (I)       Layer  6:     369766       333         0      295799      380261    (43.75%) 
[12/04 17:00:30     68s] (I)       Total:       3346365     50005        42     2619484     3465056    (43.05%) 
[12/04 17:00:30     68s] (I)       
[12/04 17:00:30     68s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:00:30     68s] [NR-eGR]                        OverCon            
[12/04 17:00:30     68s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:00:30     68s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:00:30     68s] [NR-eGR] ----------------------------------------------
[12/04 17:00:30     68s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:30     68s] [NR-eGR]  METAL2  (2)        40( 0.04%)   ( 0.04%) 
[12/04 17:00:30     68s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:30     68s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:30     68s] [NR-eGR]  METAL5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 17:00:30     68s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:30     68s] [NR-eGR] ----------------------------------------------
[12/04 17:00:30     68s] [NR-eGR] Total               41( 0.01%)   ( 0.01%) 
[12/04 17:00:30     68s] [NR-eGR] 
[12/04 17:00:30     68s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.33 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       Started Export 3D cong map ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     68s] (I)       total 2D Cap : 3348358 = (1549228 H, 1799130 V)
[12/04 17:00:30     69s] (I)       Started Export 2D cong map ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:00:30     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:00:30     69s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       ============= Track Assignment ============
[12/04 17:00:30     69s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Started Track Assignment (1T) ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:00:30     69s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Run Multi-thread track assignment
[12/04 17:00:30     69s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Started Export ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Started Export DB wires ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Started Export all nets ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Started Set wire vias ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:00:30     69s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[12/04 17:00:30     69s] [NR-eGR] METAL2  (2V) length: 5.172262e+04um, number of vias: 17478
[12/04 17:00:30     69s] [NR-eGR] METAL3  (3H) length: 6.378792e+04um, number of vias: 3296
[12/04 17:00:30     69s] [NR-eGR] METAL4  (4V) length: 3.494768e+04um, number of vias: 532
[12/04 17:00:30     69s] [NR-eGR] METAL5  (5H) length: 1.541596e+04um, number of vias: 43
[12/04 17:00:30     69s] [NR-eGR] METAL6  (6V) length: 1.310740e+03um, number of vias: 0
[12/04 17:00:30     69s] [NR-eGR] Total length: 1.671849e+05um, number of vias: 34792
[12/04 17:00:30     69s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:00:30     69s] [NR-eGR] Total eGR-routed clock nets wire length: 4.605260e+03um 
[12/04 17:00:30     69s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:00:30     69s] (I)       Started Update net boxes ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Started Update timing ( Curr Mem: 1446.38 MB )
[12/04 17:00:30     69s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1436.86 MB )
[12/04 17:00:30     69s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 1436.86 MB )
[12/04 17:00:30     69s] (I)       Started Postprocess design ( Curr Mem: 1436.86 MB )
[12/04 17:00:30     69s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.86 MB )
[12/04 17:00:30     69s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 1.52 sec, Curr Mem: 1423.86 MB )
[12/04 17:00:30     69s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
[12/04 17:00:30     69s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:00:30     69s] RC Extraction called in multi-corner(2) mode.
[12/04 17:00:30     69s] RCMode: PreRoute
[12/04 17:00:30     69s]       RC Corner Indexes            0       1   
[12/04 17:00:30     69s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:00:30     69s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:00:30     69s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:00:30     69s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:00:30     69s] Shrink Factor                : 1.00000
[12/04 17:00:30     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:00:30     69s] Using capacitance table file ...
[12/04 17:00:30     69s] 
[12/04 17:00:30     69s] Trim Metal Layers:
[12/04 17:00:30     69s] LayerId::1 widthSet size::4
[12/04 17:00:30     69s] LayerId::2 widthSet size::4
[12/04 17:00:30     69s] LayerId::3 widthSet size::4
[12/04 17:00:30     69s] LayerId::4 widthSet size::4
[12/04 17:00:30     69s] LayerId::5 widthSet size::4
[12/04 17:00:30     69s] LayerId::6 widthSet size::3
[12/04 17:00:30     69s] Updating RC grid for preRoute extraction ...
[12/04 17:00:30     69s] eee: pegSigSF::1.070000
[12/04 17:00:30     69s] Initializing multi-corner capacitance tables ... 
[12/04 17:00:30     69s] Initializing multi-corner resistance tables ...
[12/04 17:00:30     69s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 17:00:30     69s] eee: l::2 avDens::0.038945 usedTrk::1319.454593 availTrk::33880.000000 sigTrk::1319.454593
[12/04 17:00:30     69s] eee: l::3 avDens::0.049672 usedTrk::1627.242857 availTrk::32760.000000 sigTrk::1627.242857
[12/04 17:00:30     69s] eee: l::4 avDens::0.062321 usedTrk::1145.310205 availTrk::18377.581618 sigTrk::1145.310205
[12/04 17:00:30     69s] eee: l::5 avDens::0.043119 usedTrk::520.158162 availTrk::12063.276547 sigTrk::520.158162
[12/04 17:00:30     69s] eee: l::6 avDens::0.047767 usedTrk::33.437245 availTrk::700.000000 sigTrk::33.437245
[12/04 17:00:30     69s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:30     69s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268241 ; uaWl: 1.000000 ; uaWlH: 0.309085 ; aWlH: 0.000000 ; Pmax: 0.852700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:00:30     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1417.863M)
[12/04 17:00:30     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1417.9M
[12/04 17:00:30     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1417.9M
[12/04 17:00:30     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1417.9M
[12/04 17:00:30     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:1417.9M
[12/04 17:00:30     69s] Fast DP-INIT is on for default
[12/04 17:00:30     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.011, MEM:1417.9M
[12/04 17:00:30     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.013, MEM:1417.9M
[12/04 17:00:30     69s] Starting delay calculation for Setup views
[12/04 17:00:30     69s] #################################################################################
[12/04 17:00:30     69s] # Design Stage: PreRoute
[12/04 17:00:30     69s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:00:30     69s] # Design Mode: 180nm
[12/04 17:00:30     69s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:00:30     69s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:00:30     69s] # Signoff Settings: SI Off 
[12/04 17:00:30     69s] #################################################################################
[12/04 17:00:31     69s] Calculate delays in BcWc mode...
[12/04 17:00:31     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1421.6M, InitMEM = 1421.6M)
[12/04 17:00:31     69s] Start delay calculation (fullDC) (1 T). (MEM=1421.64)
[12/04 17:00:31     69s] End AAE Lib Interpolated Model. (MEM=1433.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:00:31     69s] Total number of fetched objects 4496
[12/04 17:00:31     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:00:31     69s] End delay calculation. (MEM=1449.59 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:00:31     69s] End delay calculation (fullDC). (MEM=1449.59 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:00:31     69s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1449.6M) ***
[12/04 17:00:31     69s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:10 mem=1449.6M)
[12/04 17:00:31     69s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:31     69s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:00:31     69s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.062  |
|           TNS (ns):| -0.062  |
|    Violating Paths:|    1    |
|          All Paths:|   333   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    53 (1165)     |   -3.893   |    53 (1165)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.552%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1321.0M, totSessionCpu=0:01:10 **
[12/04 17:00:31     69s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:02.8 (0.4), totSession cpu/real = 0:01:09.8/0:11:25.3 (0.1), mem = 1419.8M
[12/04 17:00:31     69s] 
[12/04 17:00:31     69s] =============================================================================================
[12/04 17:00:31     69s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 17:00:31     69s] =============================================================================================
[12/04 17:00:31     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:31     69s] ---------------------------------------------------------------------------------------------
[12/04 17:00:31     69s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:31     69s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (  54.5 % )     0:00:01.5 /  0:00:00.3    0.2
[12/04 17:00:31     69s] [ ExtractRC              ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 17:00:31     69s] [ TimingUpdate           ]      1   0:00:00.1  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:00:31     69s] [ FullDelayCalc          ]      1   0:00:00.5  (  19.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:00:31     69s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.6 % )     0:00:00.8 /  0:00:00.6    0.8
[12/04 17:00:31     69s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:31     69s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:00:31     69s] [ CellServerInit         ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.0
[12/04 17:00:31     69s] [ LibAnalyzerInit        ]      2   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.1    0.8
[12/04 17:00:31     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:31     69s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:31     69s] [ MISC                   ]          0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.1    0.5
[12/04 17:00:31     69s] ---------------------------------------------------------------------------------------------
[12/04 17:00:31     69s]  InitOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:01.2    0.4
[12/04 17:00:31     69s] ---------------------------------------------------------------------------------------------
[12/04 17:00:31     69s] 
[12/04 17:00:31     69s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:00:31     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:31     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1419.8M
[12/04 17:00:31     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1419.8M
[12/04 17:00:31     69s] z: 2, totalTracks: 1
[12/04 17:00:31     69s] z: 4, totalTracks: 1
[12/04 17:00:31     69s] z: 6, totalTracks: 1
[12/04 17:00:31     69s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:31     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1419.8M
[12/04 17:00:31     69s] OPERPROF:     Starting CMU at level 3, MEM:1419.8M
[12/04 17:00:31     69s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1419.8M
[12/04 17:00:31     69s] 
[12/04 17:00:31     69s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:31     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.009, MEM:1419.8M
[12/04 17:00:31     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1419.8M
[12/04 17:00:31     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1419.8M
[12/04 17:00:31     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1419.8MB).
[12/04 17:00:31     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.039, MEM:1419.8M
[12/04 17:00:31     69s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 17:00:31     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.008, MEM:1419.9M
[12/04 17:00:31     69s] TotalInstCnt at PhyDesignMc Destruction: 4,426
[12/04 17:00:31     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:31     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1419.9M
[12/04 17:00:31     69s] z: 2, totalTracks: 1
[12/04 17:00:31     69s] z: 4, totalTracks: 1
[12/04 17:00:31     69s] z: 6, totalTracks: 1
[12/04 17:00:31     69s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:31     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF:     Starting CMU at level 3, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1419.9M
[12/04 17:00:31     69s] 
[12/04 17:00:31     69s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:31     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.010, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1419.9M
[12/04 17:00:31     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1419.9MB).
[12/04 17:00:31     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.027, MEM:1419.9M
[12/04 17:00:31     69s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 17:00:31     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1419.9M
[12/04 17:00:31     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.011, MEM:1419.9M
[12/04 17:00:31     69s] TotalInstCnt at PhyDesignMc Destruction: 4,426
[12/04 17:00:31     69s] *** Starting optimizing excluded clock nets MEM= 1419.9M) ***
[12/04 17:00:31     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1419.9M) ***
[12/04 17:00:31     69s] The useful skew maximum allowed delay set by user is: 1
[12/04 17:00:31     69s] Deleting Lib Analyzer.
[12/04 17:00:31     69s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:10.0/0:11:25.6 (0.1), mem = 1419.9M
[12/04 17:00:31     69s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:31     69s] Info: 52 io nets excluded
[12/04 17:00:31     69s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:31     69s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:31     69s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:31     69s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:31     69s] *Info: 32 ununiquified hinsts
[12/04 17:00:31     69s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:31     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:00:31     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.1
[12/04 17:00:31     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:31     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:31     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1419.9M
[12/04 17:00:31     69s] z: 2, totalTracks: 1
[12/04 17:00:31     69s] z: 4, totalTracks: 1
[12/04 17:00:31     69s] z: 6, totalTracks: 1
[12/04 17:00:31     69s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:32     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1419.9M
[12/04 17:00:32     69s] OPERPROF:     Starting CMU at level 3, MEM:1419.9M
[12/04 17:00:32     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1419.9M
[12/04 17:00:32     69s] 
[12/04 17:00:32     69s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:32     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.011, MEM:1419.9M
[12/04 17:00:32     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1419.9M
[12/04 17:00:32     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1419.9M
[12/04 17:00:32     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1419.9MB).
[12/04 17:00:32     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.036, MEM:1419.9M
[12/04 17:00:32     70s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 17:00:32     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1419.9M
[12/04 17:00:32     70s] ### Creating TopoMgr, started
[12/04 17:00:32     70s] ### Creating TopoMgr, finished
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] Footprint cell information for calculating maxBufDist
[12/04 17:00:32     70s] *info: There are 1 candidate Buffer cell
[12/04 17:00:32     70s] *info: There are 6 candidate Inverter cell
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] #optDebug: Start CG creation (mem=1419.9M)
[12/04 17:00:32     70s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/04 17:00:32     70s] (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgPrt (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgEgp (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgPbk (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgNrb(cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgObs (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgCon (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s]  ...processing cgPdm (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1521.4M)
[12/04 17:00:32     70s] ### Creating RouteCongInterface, started
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] Creating Lib Analyzer ...
[12/04 17:00:32     70s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:32     70s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:32     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:32     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=1537.4M
[12/04 17:00:32     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=1537.4M
[12/04 17:00:32     70s] Creating Lib Analyzer, finished. 
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] #optDebug: {0, 1.000}
[12/04 17:00:32     70s] ### Creating RouteCongInterface, finished
[12/04 17:00:32     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1556.5M
[12/04 17:00:32     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1556.5M
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] Netlist preparation processing... 
[12/04 17:00:32     70s] Removed 17 instances
[12/04 17:00:32     70s] *info: Marking 0 isolation instances dont touch
[12/04 17:00:32     70s] *info: Marking 0 level shifter instances dont touch
[12/04 17:00:32     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1537.4M
[12/04 17:00:32     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1488.4M
[12/04 17:00:32     70s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 17:00:32     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.1
[12/04 17:00:32     70s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (0.8), totSession cpu/real = 0:01:10.4/0:11:26.1 (0.1), mem = 1488.4M
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] =============================================================================================
[12/04 17:00:32     70s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 17:00:32     70s] =============================================================================================
[12/04 17:00:32     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:00:32     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 17:00:32     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:00:32     70s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  41.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:00:32     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ MISC                   ]          0:00:00.2  (  27.2 % )     0:00:00.2 /  0:00:00.1    0.8
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.8
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:32     70s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:00:32     70s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:32     70s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:00:32     70s] Deleting Lib Analyzer.
[12/04 17:00:32     70s] Begin: GigaOpt high fanout net optimization
[12/04 17:00:32     70s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 17:00:32     70s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:00:32     70s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:10.5/0:11:26.2 (0.1), mem = 1488.4M
[12/04 17:00:32     70s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:32     70s] Info: 52 io nets excluded
[12/04 17:00:32     70s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:32     70s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:32     70s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:32     70s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:32     70s] *Info: 32 ununiquified hinsts
[12/04 17:00:32     70s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:32     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.2
[12/04 17:00:32     70s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:32     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1488.4M
[12/04 17:00:32     70s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:00:32     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1488.4M
[12/04 17:00:32     70s] z: 2, totalTracks: 1
[12/04 17:00:32     70s] z: 4, totalTracks: 1
[12/04 17:00:32     70s] z: 6, totalTracks: 1
[12/04 17:00:32     70s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:32     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1488.4M
[12/04 17:00:32     70s] OPERPROF:     Starting CMU at level 3, MEM:1488.4M
[12/04 17:00:32     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1488.4M
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:32     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.013, MEM:1488.4M
[12/04 17:00:32     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1488.4M
[12/04 17:00:32     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1488.4M
[12/04 17:00:32     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.4MB).
[12/04 17:00:32     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.042, MEM:1488.4M
[12/04 17:00:32     70s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 17:00:32     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:32     70s] ### Creating RouteCongInterface, started
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] Creating Lib Analyzer ...
[12/04 17:00:32     70s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:32     70s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:32     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:32     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:32     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:32     70s] Creating Lib Analyzer, finished. 
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] #optDebug: {0, 1.000}
[12/04 17:00:32     70s] ### Creating RouteCongInterface, finished
[12/04 17:00:32     70s] {MG  {5 0 44.8 1.0973} }
[12/04 17:00:32     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:00:32     70s] Total-nets :: 4479, Stn-nets :: 56, ratio :: 1.25028 %
[12/04 17:00:32     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1488.4M
[12/04 17:00:32     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.008, MEM:1488.4M
[12/04 17:00:32     70s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 17:00:32     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.2
[12/04 17:00:32     70s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (0.7), totSession cpu/real = 0:01:10.7/0:11:26.6 (0.1), mem = 1488.4M
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] =============================================================================================
[12/04 17:00:32     70s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 17:00:32     70s] =============================================================================================
[12/04 17:00:32     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  24.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:00:32     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  21.1 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 17:00:32     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:00:32     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:32     70s] [ MISC                   ]          0:00:00.2  (  48.6 % )     0:00:00.2 /  0:00:00.1    0.7
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.7
[12/04 17:00:32     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:32     70s] 
[12/04 17:00:32     70s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 17:00:32     70s] End: GigaOpt high fanout net optimization
[12/04 17:00:32     70s] Begin: GigaOpt DRV Optimization
[12/04 17:00:32     70s] Begin: Processing multi-driver nets
[12/04 17:00:33     70s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:10.7/0:11:26.6 (0.1), mem = 1488.4M
[12/04 17:00:33     70s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:33     70s] Info: 52 io nets excluded
[12/04 17:00:33     70s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:33     70s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:33     70s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:33     70s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:33     70s] *Info: 32 ununiquified hinsts
[12/04 17:00:33     70s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:33     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.3
[12/04 17:00:33     70s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:33     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:33     70s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:00:33     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1488.4M
[12/04 17:00:33     70s] z: 2, totalTracks: 1
[12/04 17:00:33     70s] z: 4, totalTracks: 1
[12/04 17:00:33     70s] z: 6, totalTracks: 1
[12/04 17:00:33     70s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:33     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:     Starting CMU at level 3, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1488.4M
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:33     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1488.4M
[12/04 17:00:33     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.4MB).
[12/04 17:00:33     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.019, MEM:1488.4M
[12/04 17:00:33     70s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 17:00:33     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:33     70s] ### Creating RouteCongInterface, started
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] #optDebug: {0, 1.000}
[12/04 17:00:33     70s] ### Creating RouteCongInterface, finished
[12/04 17:00:33     70s] {MG  {5 0 44.8 1.0973} }
[12/04 17:00:33     70s] *** Starting multi-driver net buffering ***
[12/04 17:00:33     70s] z: 2, totalTracks: 1
[12/04 17:00:33     70s] z: 4, totalTracks: 1
[12/04 17:00:33     70s] z: 6, totalTracks: 1
[12/04 17:00:33     70s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:33     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1507.5M
[12/04 17:00:33     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1507.5M
[12/04 17:00:33     70s] *summary: 2 non-ignored multi-driver nets.
[12/04 17:00:33     70s] *       : 2 unbuffered.
[12/04 17:00:33     70s] *       : 0 bufferable.
[12/04 17:00:33     70s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=1507.5M) ***
[12/04 17:00:33     70s] Total-nets :: 4479, Stn-nets :: 56, ratio :: 1.25028 %
[12/04 17:00:33     70s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 17:00:33     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.3
[12/04 17:00:33     70s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:01:10.9/0:11:26.9 (0.1), mem = 1488.4M
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] =============================================================================================
[12/04 17:00:33     70s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 17:00:33     70s] =============================================================================================
[12/04 17:00:33     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:33     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:33     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:33     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.1 % )     0:00:00.1 /  0:00:00.0    0.6
[12/04 17:00:33     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:00:33     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:33     70s] [ MISC                   ]          0:00:00.2  (  72.8 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 17:00:33     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:33     70s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.8
[12/04 17:00:33     70s] ---------------------------------------------------------------------------------------------
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] End: Processing multi-driver nets
[12/04 17:00:33     70s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:00:33     70s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:11.0/0:11:26.9 (0.1), mem = 1488.4M
[12/04 17:00:33     70s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:33     70s] Info: 52 io nets excluded
[12/04 17:00:33     70s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:33     70s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:33     70s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:33     70s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:33     70s] *Info: 32 ununiquified hinsts
[12/04 17:00:33     70s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:33     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.4
[12/04 17:00:33     70s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:33     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:33     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1488.4M
[12/04 17:00:33     70s] z: 2, totalTracks: 1
[12/04 17:00:33     70s] z: 4, totalTracks: 1
[12/04 17:00:33     70s] z: 6, totalTracks: 1
[12/04 17:00:33     70s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:33     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:     Starting CMU at level 3, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1488.4M
[12/04 17:00:33     70s] 
[12/04 17:00:33     70s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:33     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.008, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1488.4M
[12/04 17:00:33     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1488.4M
[12/04 17:00:33     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.4MB).
[12/04 17:00:33     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.033, MEM:1488.4M
[12/04 17:00:33     70s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 17:00:33     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1488.4M
[12/04 17:00:33     70s] ### Creating RouteCongInterface, started
[12/04 17:00:33     71s] 
[12/04 17:00:33     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 17:00:33     71s] 
[12/04 17:00:33     71s] #optDebug: {0, 1.000}
[12/04 17:00:33     71s] ### Creating RouteCongInterface, finished
[12/04 17:00:33     71s] {MG  {5 0 44.8 1.0973} }
[12/04 17:00:33     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1507.5M
[12/04 17:00:33     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1507.5M
[12/04 17:00:33     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:00:33     71s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:00:33     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:00:33     71s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:00:33     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:00:33     71s] Info: violation cost 2033.698608 (cap = 0.135247, tran = 2033.563477, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:00:33     71s] |    76|  1508|    -4.21|    27|    27|    -0.02|     0|     0|     0|     0|    -0.06|    -0.06|       0|       0|       0|  4.53%|          |         |
[12/04 17:00:34     71s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:00:34     71s] |     0|     0|     0.00|    25|    25|    -0.01|     0|     0|     0|     0|     3.44|     0.00|      38|      85|       0|  4.60%| 0:00:01.0|  1560.2M|
[12/04 17:00:34     71s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:00:34     71s] |     0|     0|     0.00|    25|    25|    -0.01|     0|     0|     0|     0|     3.44|     0.00|       0|       0|       0|  4.60%| 0:00:00.0|  1560.2M|
[12/04 17:00:34     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] ###############################################################################
[12/04 17:00:34     71s] #
[12/04 17:00:34     71s] #  Large fanout net report:  
[12/04 17:00:34     71s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:00:34     71s] #     - current density: 4.60
[12/04 17:00:34     71s] #
[12/04 17:00:34     71s] #  List of high fanout nets:
[12/04 17:00:34     71s] #
[12/04 17:00:34     71s] ###############################################################################
[12/04 17:00:34     71s] Bottom Preferred Layer:
[12/04 17:00:34     71s]     None
[12/04 17:00:34     71s] Via Pillar Rule:
[12/04 17:00:34     71s]     None
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] =======================================================================
[12/04 17:00:34     71s]                 Reasons for remaining drv violations
[12/04 17:00:34     71s] =======================================================================
[12/04 17:00:34     71s] *info: Total 25 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] MultiBuffering failure reasons
[12/04 17:00:34     71s] ------------------------------------------------
[12/04 17:00:34     71s] *info:    25 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1560.2M) ***
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] Total-nets :: 4602, Stn-nets :: 56, ratio :: 1.21686 %
[12/04 17:00:34     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.1M
[12/04 17:00:34     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1498.1M
[12/04 17:00:34     71s] TotalInstCnt at PhyDesignMc Destruction: 4,532
[12/04 17:00:34     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.4
[12/04 17:00:34     71s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:01:11.7/0:11:27.8 (0.1), mem = 1498.1M
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] =============================================================================================
[12/04 17:00:34     71s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 17:00:34     71s] =============================================================================================
[12/04 17:00:34     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:34     71s] ---------------------------------------------------------------------------------------------
[12/04 17:00:34     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:00:34     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:34     71s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 17:00:34     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:00:34     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:34     71s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:00:34     71s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:34     71s] [ OptEval                ]      4   0:00:00.2  (  17.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:00:34     71s] [ OptCommit              ]      4   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:00:34     71s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:00:34     71s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:00:34     71s] [ IncrDelayCalc          ]     71   0:00:00.2  (  25.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:00:34     71s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:00:34     71s] [ DrvComputeSummary      ]      3   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:34     71s] [ MISC                   ]          0:00:00.2  (  21.9 % )     0:00:00.2 /  0:00:00.1    0.7
[12/04 17:00:34     71s] ---------------------------------------------------------------------------------------------
[12/04 17:00:34     71s]  DrvOpt #3 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.8
[12/04 17:00:34     71s] ---------------------------------------------------------------------------------------------
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] End: GigaOpt DRV Optimization
[12/04 17:00:34     71s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:00:34     71s] **optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 1386.7M, totSessionCpu=0:01:12 **
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] Active setup views:
[12/04 17:00:34     71s]  wc
[12/04 17:00:34     71s]   Dominating endpoints: 0
[12/04 17:00:34     71s]   Dominating TNS: -0.000
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:00:34     71s] Deleting Lib Analyzer.
[12/04 17:00:34     71s] Begin: GigaOpt Global Optimization
[12/04 17:00:34     71s] *info: use new DP (enabled)
[12/04 17:00:34     71s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 17:00:34     71s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:34     71s] Info: 52 io nets excluded
[12/04 17:00:34     71s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:34     71s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:34     71s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:34     71s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:34     71s] *Info: 32 ununiquified hinsts
[12/04 17:00:34     71s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:34     71s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:11.8/0:11:27.9 (0.1), mem = 1498.1M
[12/04 17:00:34     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.5
[12/04 17:00:34     71s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:34     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1498.1M
[12/04 17:00:34     71s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:00:34     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1498.1M
[12/04 17:00:34     71s] z: 2, totalTracks: 1
[12/04 17:00:34     71s] z: 4, totalTracks: 1
[12/04 17:00:34     71s] z: 6, totalTracks: 1
[12/04 17:00:34     71s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:34     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1498.1M
[12/04 17:00:34     71s] OPERPROF:     Starting CMU at level 3, MEM:1498.1M
[12/04 17:00:34     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1498.1M
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:34     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.010, MEM:1498.1M
[12/04 17:00:34     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1498.1M
[12/04 17:00:34     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1498.1M
[12/04 17:00:34     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1498.1MB).
[12/04 17:00:34     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.022, MEM:1498.1M
[12/04 17:00:34     71s] TotalInstCnt at PhyDesignMc Initialization: 4,532
[12/04 17:00:34     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1498.1M
[12/04 17:00:34     71s] ### Creating RouteCongInterface, started
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] Creating Lib Analyzer ...
[12/04 17:00:34     71s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:34     71s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:34     71s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:34     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1498.1M
[12/04 17:00:34     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1498.1M
[12/04 17:00:34     71s] Creating Lib Analyzer, finished. 
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 17:00:34     71s] 
[12/04 17:00:34     71s] #optDebug: {0, 1.000}
[12/04 17:00:34     71s] ### Creating RouteCongInterface, finished
[12/04 17:00:34     71s] {MG  {5 0 44.8 1.0973} }
[12/04 17:00:34     72s] *info: 52 io nets excluded
[12/04 17:00:34     72s] *info: 2 clock nets excluded
[12/04 17:00:34     72s] *info: 2 multi-driver nets excluded.
[12/04 17:00:34     72s] *info: 48 no-driver nets excluded.
[12/04 17:00:34     72s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:34     72s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:34     72s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:00:34     72s] Type 'man IMPOPT-3213' for more detail.
[12/04 17:00:34     72s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:34     72s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:34     72s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:34     72s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:34     72s] *Info: 32 ununiquified hinsts
[12/04 17:00:34     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1517.2M
[12/04 17:00:34     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1517.2M
[12/04 17:00:34     72s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/04 17:00:34     72s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/04 17:00:34     72s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[12/04 17:00:34     72s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/04 17:00:34     72s] |   0.000|   0.000|    4.60%|   0:00:00.0| 1517.2M|        wc|       NA| NA                                     |
[12/04 17:00:34     72s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1517.2M) ***
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1517.2M) ***
[12/04 17:00:35     72s] Bottom Preferred Layer:
[12/04 17:00:35     72s]     None
[12/04 17:00:35     72s] Via Pillar Rule:
[12/04 17:00:35     72s]     None
[12/04 17:00:35     72s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/04 17:00:35     72s] Total-nets :: 4602, Stn-nets :: 56, ratio :: 1.21686 %
[12/04 17:00:35     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1498.1M
[12/04 17:00:35     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:1496.1M
[12/04 17:00:35     72s] TotalInstCnt at PhyDesignMc Destruction: 4,532
[12/04 17:00:35     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.5
[12/04 17:00:35     72s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.8 (0.3), totSession cpu/real = 0:01:12.0/0:11:28.7 (0.1), mem = 1496.1M
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] =============================================================================================
[12/04 17:00:35     72s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 17:00:35     72s] =============================================================================================
[12/04 17:00:35     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:35     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:35     72s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:00:35     72s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:00:35     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:35     72s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 17:00:35     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:00:35     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:35     72s] [ TransformInit          ]      1   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:00:35     72s] [ MISC                   ]          0:00:00.5  (  62.3 % )     0:00:00.5 /  0:00:00.0    0.1
[12/04 17:00:35     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:35     72s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.3    0.3
[12/04 17:00:35     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] End: GigaOpt Global Optimization
[12/04 17:00:35     72s] *** Timing Is met
[12/04 17:00:35     72s] *** Check timing (0:00:00.0)
[12/04 17:00:35     72s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:00:35     72s] Deleting Lib Analyzer.
[12/04 17:00:35     72s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:00:35     72s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:00:35     72s] Info: 52 io nets excluded
[12/04 17:00:35     72s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:00:35     72s] Type 'man IMPECO-560' for more detail.
[12/04 17:00:35     72s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:00:35     72s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:00:35     72s] *Info: 32 ununiquified hinsts
[12/04 17:00:35     72s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:00:35     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1496.1M
[12/04 17:00:35     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1496.1M
[12/04 17:00:35     72s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:00:35     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:00:35     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1515.2M
[12/04 17:00:35     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1515.2M
[12/04 17:00:35     72s] z: 2, totalTracks: 1
[12/04 17:00:35     72s] z: 4, totalTracks: 1
[12/04 17:00:35     72s] z: 6, totalTracks: 1
[12/04 17:00:35     72s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:00:35     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1515.2M
[12/04 17:00:35     72s] OPERPROF:     Starting CMU at level 3, MEM:1515.2M
[12/04 17:00:35     72s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1515.2M
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:00:35     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.010, MEM:1515.2M
[12/04 17:00:35     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1515.2M
[12/04 17:00:35     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1515.2M
[12/04 17:00:35     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1515.2MB).
[12/04 17:00:35     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.022, MEM:1515.2M
[12/04 17:00:35     72s] TotalInstCnt at PhyDesignMc Initialization: 4,532
[12/04 17:00:35     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1515.2M
[12/04 17:00:35     72s] Begin: Area Reclaim Optimization
[12/04 17:00:35     72s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:12.1/0:11:28.8 (0.1), mem = 1515.2M
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] Creating Lib Analyzer ...
[12/04 17:00:35     72s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:00:35     72s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:00:35     72s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:00:35     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1517.2M
[12/04 17:00:35     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1517.2M
[12/04 17:00:35     72s] Creating Lib Analyzer, finished. 
[12/04 17:00:35     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.6
[12/04 17:00:35     72s] ### Creating RouteCongInterface, started
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 17:00:35     72s] 
[12/04 17:00:35     72s] #optDebug: {0, 1.000}
[12/04 17:00:35     72s] ### Creating RouteCongInterface, finished
[12/04 17:00:35     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1517.2M
[12/04 17:00:35     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1517.2M
[12/04 17:00:35     72s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.60
[12/04 17:00:35     72s] +---------+---------+--------+--------+------------+--------+
[12/04 17:00:35     72s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:00:35     72s] +---------+---------+--------+--------+------------+--------+
[12/04 17:00:35     72s] |    4.60%|        -|   0.000|   0.000|   0:00:00.0| 1517.2M|
[12/04 17:00:35     72s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 17:00:35     72s] |    4.60%|        0|   0.000|   0.000|   0:00:00.0| 1517.2M|
[12/04 17:00:35     72s] |    4.59%|       16|   0.000|   0.000|   0:00:00.0| 1559.9M|
[12/04 17:00:35     72s] |    4.59%|       16|   0.000|   0.000|   0:00:00.0| 1559.9M|
[12/04 17:00:36     72s] |    4.59%|        0|   0.000|   0.000|   0:00:01.0| 1559.9M|
[12/04 17:00:36     72s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 17:00:36     72s] |    4.59%|        0|   0.000|   0.000|   0:00:00.0| 1559.9M|
[12/04 17:00:36     72s] +---------+---------+--------+--------+------------+--------+
[12/04 17:00:36     72s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.59
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 17 Resize = 16 **
[12/04 17:00:36     72s] --------------------------------------------------------------
[12/04 17:00:36     72s] |                                   | Total     | Sequential |
[12/04 17:00:36     72s] --------------------------------------------------------------
[12/04 17:00:36     72s] | Num insts resized                 |      16  |       0    |
[12/04 17:00:36     72s] | Num insts undone                  |       0  |       0    |
[12/04 17:00:36     72s] | Num insts Downsized               |      16  |       0    |
[12/04 17:00:36     72s] | Num insts Samesized               |       0  |       0    |
[12/04 17:00:36     72s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:00:36     72s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 17:00:36     72s] --------------------------------------------------------------
[12/04 17:00:36     72s] Bottom Preferred Layer:
[12/04 17:00:36     72s]     None
[12/04 17:00:36     72s] Via Pillar Rule:
[12/04 17:00:36     72s]     None
[12/04 17:00:36     72s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[12/04 17:00:36     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.6
[12/04 17:00:36     72s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:01:12.9/0:11:29.8 (0.1), mem = 1559.9M
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] =============================================================================================
[12/04 17:00:36     72s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 17:00:36     72s] =============================================================================================
[12/04 17:00:36     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:00:36     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:36     72s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:00:36     72s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:00:36     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:36     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:00:36     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:36     72s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:00:36     72s] [ OptGetWeight           ]    264   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:00:36     72s] [ OptEval                ]    264   0:00:00.3  (  33.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:00:36     72s] [ OptCommit              ]    264   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:00:36     72s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:00:36     72s] [ PostCommitDelayUpdate  ]    264   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:00:36     72s] [ IncrDelayCalc          ]     57   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:00:36     72s] [ MISC                   ]          0:00:00.3  (  28.4 % )     0:00:00.3 /  0:00:00.1    0.4
[12/04 17:00:36     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:36     72s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.8
[12/04 17:00:36     72s] ---------------------------------------------------------------------------------------------
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] Executing incremental physical updates
[12/04 17:00:36     72s] Executing incremental physical updates
[12/04 17:00:36     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1540.8M
[12/04 17:00:36     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.009, MEM:1498.8M
[12/04 17:00:36     72s] TotalInstCnt at PhyDesignMc Destruction: 4,515
[12/04 17:00:36     72s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1498.78M, totSessionCpu=0:01:13).
[12/04 17:00:36     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.8M
[12/04 17:00:36     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1498.8M
[12/04 17:00:36     72s] **INFO: Flow update: Design is easy to close.
[12/04 17:00:36     72s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:12.9/0:11:29.9 (0.1), mem = 1498.8M
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] *** Start incrementalPlace ***
[12/04 17:00:36     72s] User Input Parameters:
[12/04 17:00:36     72s] - Congestion Driven    : On
[12/04 17:00:36     72s] - Timing Driven        : On
[12/04 17:00:36     72s] - Area-Violation Based : On
[12/04 17:00:36     72s] - Start Rollback Level : -5
[12/04 17:00:36     72s] - Legalized            : On
[12/04 17:00:36     72s] - Window Based         : Off
[12/04 17:00:36     72s] - eDen incr mode       : Off
[12/04 17:00:36     72s] - Small incr mode      : Off
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] no activity file in design. spp won't run.
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:00:36     72s] Deleting Lib Analyzer.
[12/04 17:00:36     72s] 
[12/04 17:00:36     72s] TimeStamp Deleting Cell Server End ...
[12/04 17:00:36     72s] Effort level <high> specified for reg2reg path_group
[12/04 17:00:36     73s] No Views given, use default active views for adaptive view pruning
[12/04 17:00:36     73s] SKP will enable view:
[12/04 17:00:36     73s]   wc
[12/04 17:00:36     73s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1498.8M
[12/04 17:00:36     73s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.007, MEM:1498.8M
[12/04 17:00:36     73s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1498.8M
[12/04 17:00:36     73s] Starting Early Global Route congestion estimation: mem = 1498.8M
[12/04 17:00:36     73s] (I)       Started Import and model ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Create place DB ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Import place data ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read instances and placement ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read nets ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Create route DB ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       == Non-default Options ==
[12/04 17:00:36     73s] (I)       Maximum routing layer                              : 6
[12/04 17:00:36     73s] (I)       Number of threads                                  : 1
[12/04 17:00:36     73s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:00:36     73s] (I)       Method to set GCell size                           : row
[12/04 17:00:36     73s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:00:36     73s] (I)       Started Import route data (1T) ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       ============== Pin Summary ==============
[12/04 17:00:36     73s] (I)       +-------+--------+---------+------------+
[12/04 17:00:36     73s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:00:36     73s] (I)       +-------+--------+---------+------------+
[12/04 17:00:36     73s] (I)       |     1 |  13614 |   98.87 |        Pin |
[12/04 17:00:36     73s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 17:00:36     73s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:00:36     73s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:00:36     73s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:00:36     73s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 17:00:36     73s] (I)       +-------+--------+---------+------------+
[12/04 17:00:36     73s] (I)       Use row-based GCell size
[12/04 17:00:36     73s] (I)       Use row-based GCell align
[12/04 17:00:36     73s] (I)       GCell unit size   : 7840
[12/04 17:00:36     73s] (I)       GCell multiplier  : 1
[12/04 17:00:36     73s] (I)       GCell row height  : 7840
[12/04 17:00:36     73s] (I)       Actual row height : 7840
[12/04 17:00:36     73s] (I)       GCell align ref   : 507360 507360
[12/04 17:00:36     73s] [NR-eGR] Track table information for default rule: 
[12/04 17:00:36     73s] [NR-eGR] METAL1 has no routable track
[12/04 17:00:36     73s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:00:36     73s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:00:36     73s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:00:36     73s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:00:36     73s] [NR-eGR] METAL6 has single uniform track structure
[12/04 17:00:36     73s] (I)       ============== Default via ===============
[12/04 17:00:36     73s] (I)       +---+------------------+-----------------+
[12/04 17:00:36     73s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:00:36     73s] (I)       +---+------------------+-----------------+
[12/04 17:00:36     73s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:00:36     73s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:00:36     73s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:00:36     73s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:00:36     73s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:00:36     73s] (I)       +---+------------------+-----------------+
[12/04 17:00:36     73s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read routing blockages ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read instance blockages ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read PG blockages ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] [NR-eGR] Read 3164 PG shapes
[12/04 17:00:36     73s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read boundary cut boxes ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:00:36     73s] [NR-eGR] #Instance Blockages : 20264
[12/04 17:00:36     73s] [NR-eGR] #PG Blockages       : 3164
[12/04 17:00:36     73s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:00:36     73s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:00:36     73s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read blackboxes ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:00:36     73s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read prerouted ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:00:36     73s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read unlegalized nets ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read nets ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] [NR-eGR] Read numTotalNets=4585  numIgnoredNets=0
[12/04 17:00:36     73s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Set up via pillars ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       early_global_route_priority property id does not exist.
[12/04 17:00:36     73s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Model blockages into capacity
[12/04 17:00:36     73s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 17:00:36     73s] (I)       Started Initialize 3D capacity ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 17:00:36     73s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 17:00:36     73s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 17:00:36     73s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 17:00:36     73s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 17:00:36     73s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       -- layer congestion ratio --
[12/04 17:00:36     73s] (I)       Layer 1 : 0.100000
[12/04 17:00:36     73s] (I)       Layer 2 : 0.700000
[12/04 17:00:36     73s] (I)       Layer 3 : 0.700000
[12/04 17:00:36     73s] (I)       Layer 4 : 0.700000
[12/04 17:00:36     73s] (I)       Layer 5 : 0.700000
[12/04 17:00:36     73s] (I)       Layer 6 : 0.700000
[12/04 17:00:36     73s] (I)       ----------------------------
[12/04 17:00:36     73s] (I)       Number of ignored nets                =      0
[12/04 17:00:36     73s] (I)       Number of connected nets              =      0
[12/04 17:00:36     73s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:00:36     73s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:00:36     73s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:00:36     73s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.53 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.56 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Read aux data ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Others data preparation ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:00:36     73s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Started Create route kernel ( Curr Mem: 1498.78 MB )
[12/04 17:00:36     73s] (I)       Ndr track 0 does not exist
[12/04 17:00:36     73s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:00:36     73s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:00:36     73s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:00:36     73s] (I)       Site width          :  1120  (dbu)
[12/04 17:00:36     73s] (I)       Row height          :  7840  (dbu)
[12/04 17:00:36     73s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:00:36     73s] (I)       GCell width         :  7840  (dbu)
[12/04 17:00:36     73s] (I)       GCell height        :  7840  (dbu)
[12/04 17:00:36     73s] (I)       Grid                :   440   440     6
[12/04 17:00:36     73s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:00:36     73s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 17:00:36     73s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 17:00:36     73s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 17:00:36     73s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 17:00:36     73s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 17:00:36     73s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 17:00:36     73s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 17:00:36     73s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 17:00:36     73s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 17:00:36     73s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:00:36     73s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:00:36     73s] (I)       --------------------------------------------------------
[12/04 17:00:36     73s] 
[12/04 17:00:36     73s] [NR-eGR] ============ Routing rule table ============
[12/04 17:00:36     73s] [NR-eGR] Rule id: 0  Nets: 4533 
[12/04 17:00:36     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:00:36     73s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 17:00:36     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:00:36     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:00:36     73s] [NR-eGR] ========================================
[12/04 17:00:36     73s] [NR-eGR] 
[12/04 17:00:36     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:00:36     73s] (I)       blocked tracks on layer2 : = 653550 / 1356520 (48.18%)
[12/04 17:00:36     73s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 17:00:36     73s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 17:00:37     73s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 17:00:37     73s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 17:00:37     73s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.66 sec, Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Reset routing kernel
[12/04 17:00:37     73s] (I)       Started Global Routing ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Started Initialization ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       totalPins=13666  totalGlobalPin=13413 (98.15%)
[12/04 17:00:37     73s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Started Net group 1 ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Started Generate topology ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       total 2D Cap : 3339481 = (1544548 H, 1794933 V)
[12/04 17:00:37     73s] [NR-eGR] Layer group 1: route 4533 net(s) in layer range [2, 6]
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1a Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1a ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Started Pattern routing (1T) ( Curr Mem: 1506.54 MB )
[12/04 17:00:37     73s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1509.29 MB )
[12/04 17:00:37     73s] (I)       Usage: 40787 = (19730 H, 21057 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.254e+04um V)
[12/04 17:00:37     73s] (I)       Started Add via demand to 2D ( Curr Mem: 1509.29 MB )
[12/04 17:00:37     73s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1b Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1b ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Usage: 40787 = (19730 H, 21057 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.254e+04um V)
[12/04 17:00:37     73s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.598850e+05um
[12/04 17:00:37     73s] (I)       Congestion metric : 0.01%H 0.01%V, 0.01%HV
[12/04 17:00:37     73s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:00:37     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1c Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1c ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Usage: 40787 = (19730 H, 21057 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.254e+04um V)
[12/04 17:00:37     73s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1d Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1d ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Usage: 40787 = (19730 H, 21057 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.254e+04um V)
[12/04 17:00:37     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1e Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1e ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Started Route legalization ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Usage: 40787 = (19730 H, 21057 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.254e+04um V)
[12/04 17:00:37     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.598850e+05um
[12/04 17:00:37     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] (I)       ============  Phase 1l Route ============
[12/04 17:00:37     73s] (I)       Started Phase 1l ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Started Layer assignment (1T) ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.20 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Started Clean cong LA ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:00:37     73s] (I)       Layer  2:     714318     19244        61      614964      737156    (45.48%) 
[12/04 17:00:37     73s] (I)       Layer  3:     827961     17694         1      482783      869337    (35.71%) 
[12/04 17:00:37     73s] (I)       Layer  4:     714071      9120         0      612829      739291    (45.32%) 
[12/04 17:00:37     73s] (I)       Layer  5:     720314      3753         0      613081      739039    (45.34%) 
[12/04 17:00:37     73s] (I)       Layer  6:     369766       320         0      295799      380261    (43.75%) 
[12/04 17:00:37     73s] (I)       Total:       3346430     50131        62     2619456     3465084    (43.05%) 
[12/04 17:00:37     73s] (I)       
[12/04 17:00:37     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:00:37     73s] [NR-eGR]                        OverCon           OverCon            
[12/04 17:00:37     73s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 17:00:37     73s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/04 17:00:37     73s] [NR-eGR] ---------------------------------------------------------------
[12/04 17:00:37     73s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:37     73s] [NR-eGR]  METAL2  (2)        52( 0.05%)         2( 0.00%)   ( 0.05%) 
[12/04 17:00:37     73s] [NR-eGR]  METAL3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:37     73s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:37     73s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:37     73s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:00:37     73s] [NR-eGR] ---------------------------------------------------------------
[12/04 17:00:37     73s] [NR-eGR] Total               53( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/04 17:00:37     73s] [NR-eGR] 
[12/04 17:00:37     73s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.34 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Started Export 3D cong map ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       total 2D Cap : 3348421 = (1549228 H, 1799193 V)
[12/04 17:00:37     73s] (I)       Started Export 2D cong map ( Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:00:37     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:00:37     73s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1510.77 MB )
[12/04 17:00:37     73s] Early Global Route congestion estimation runtime: 1.05 seconds, mem = 1510.8M
[12/04 17:00:37     73s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.156, REAL:1.054, MEM:1510.8M
[12/04 17:00:37     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:1510.8M
[12/04 17:00:37     73s] [hotspot] +------------+---------------+---------------+
[12/04 17:00:37     73s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:00:37     73s] [hotspot] +------------+---------------+---------------+
[12/04 17:00:37     73s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:00:37     73s] [hotspot] +------------+---------------+---------------+
[12/04 17:00:37     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:00:37     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:00:37     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.012, MEM:1510.8M
[12/04 17:00:37     73s] 
[12/04 17:00:37     73s] === incrementalPlace Internal Loop 1 ===
[12/04 17:00:37     73s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:00:37     73s] OPERPROF: Starting IPInitSPData at level 1, MEM:1510.8M
[12/04 17:00:37     73s] z: 2, totalTracks: 1
[12/04 17:00:37     73s] z: 4, totalTracks: 1
[12/04 17:00:37     73s] z: 6, totalTracks: 1
[12/04 17:00:37     73s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:00:37     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1510.8M
[12/04 17:00:37     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:1510.8M
[12/04 17:00:37     73s] OPERPROF:   Starting post-place ADS at level 2, MEM:1510.8M
[12/04 17:00:37     73s] ADSU 0.046 -> 0.046. site 677047.000 -> 677047.000. GS 31.360
[12/04 17:00:37     73s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.019, REAL:0.020, MEM:1510.8M
[12/04 17:00:37     73s] OPERPROF:   Starting spMPad at level 2, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:     Starting spContextMPad at level 3, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.001, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:   Finished spMPad at level 2, CPU:0.008, REAL:0.014, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.002, MEM:1500.8M
[12/04 17:00:37     73s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1500.8M
[12/04 17:00:37     73s] no activity file in design. spp won't run.
[12/04 17:00:37     73s] [spp] 0
[12/04 17:00:37     73s] [adp] 0:1:1:3
[12/04 17:00:37     73s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:1500.8M
[12/04 17:00:37     73s] SP #FI/SF FL/PI 0/0 4515/0
[12/04 17:00:37     73s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.093, REAL:0.120, MEM:1500.8M
[12/04 17:00:37     73s] PP off. flexM 0
[12/04 17:00:37     73s] OPERPROF: Starting CDPad at level 1, MEM:1500.8M
[12/04 17:00:37     73s] 3DP is on.
[12/04 17:00:37     73s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[12/04 17:00:37     73s] design sh 0.021.
[12/04 17:00:37     73s] design sh 0.020.
[12/04 17:00:37     73s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:00:37     73s] design sh 0.020.
[12/04 17:00:37     73s] CDPadU 0.071 -> 0.053. R=0.046, N=4515, GS=3.920
[12/04 17:00:37     73s] OPERPROF: Finished CDPad at level 1, CPU:0.283, REAL:0.290, MEM:1517.0M
[12/04 17:00:37     73s] OPERPROF: Starting InitSKP at level 1, MEM:1517.0M
[12/04 17:00:37     73s] no activity file in design. spp won't run.
[12/04 17:00:37     73s] no activity file in design. spp won't run.
[12/04 17:00:38     73s] 
[12/04 17:00:38     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:00:38     73s] TLC MultiMap info (StdDelay):
[12/04 17:00:38     73s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:00:38     73s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:00:38     73s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:00:38     73s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:00:38     73s]  Setting StdDelay to: 40.9ps
[12/04 17:00:38     73s] 
[12/04 17:00:38     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:00:38     73s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[12/04 17:00:38     73s] OPERPROF: Finished InitSKP at level 1, CPU:0.175, REAL:0.183, MEM:1517.0M
[12/04 17:00:38     73s] NP #FI/FS/SF FL/PI: 0/58/0 4515/0
[12/04 17:00:38     73s] no activity file in design. spp won't run.
[12/04 17:00:38     73s] 
[12/04 17:00:38     73s] AB Est...
[12/04 17:00:38     73s] OPERPROF: Starting npPlace at level 1, MEM:1517.0M
[12/04 17:00:38     73s] OPERPROF: Finished npPlace at level 1, CPU:0.074, REAL:0.074, MEM:1539.6M
[12/04 17:00:38     73s] Iteration  5: Skipped, with CDP Off
[12/04 17:00:38     73s] 
[12/04 17:00:38     73s] AB Est...
[12/04 17:00:38     73s] OPERPROF: Starting npPlace at level 1, MEM:1539.6M
[12/04 17:00:38     73s] OPERPROF: Finished npPlace at level 1, CPU:0.094, REAL:0.095, MEM:1539.6M
[12/04 17:00:38     73s] Iteration  6: Skipped, with CDP Off
[12/04 17:00:38     73s] 
[12/04 17:00:38     73s] AB Est...
[12/04 17:00:38     73s] OPERPROF: Starting npPlace at level 1, MEM:1539.6M
[12/04 17:00:38     73s] OPERPROF: Finished npPlace at level 1, CPU:0.076, REAL:0.079, MEM:1539.6M
[12/04 17:00:38     73s] Iteration  7: Skipped, with CDP Off
[12/04 17:00:38     74s] OPERPROF: Starting npPlace at level 1, MEM:1539.6M
[12/04 17:00:38     74s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:00:38     74s] No instances found in the vector
[12/04 17:00:38     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1539.6M, DRC: 0)
[12/04 17:00:38     74s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:00:38     74s] Iteration  8: Total net bbox = 1.306e+05 (6.41e+04 6.65e+04)
[12/04 17:00:38     74s]               Est.  stn bbox = 1.513e+05 (7.49e+04 7.64e+04)
[12/04 17:00:38     74s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1532.1M
[12/04 17:00:38     74s] OPERPROF: Finished npPlace at level 1, CPU:0.407, REAL:0.440, MEM:1532.1M
[12/04 17:00:38     74s] no activity file in design. spp won't run.
[12/04 17:00:38     74s] NP #FI/FS/SF FL/PI: 0/58/0 4515/0
[12/04 17:00:38     74s] no activity file in design. spp won't run.
[12/04 17:00:38     74s] OPERPROF: Starting npPlace at level 1, MEM:1532.1M
[12/04 17:00:38     74s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:00:38     74s] No instances found in the vector
[12/04 17:00:38     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1532.1M, DRC: 0)
[12/04 17:00:38     74s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:00:39     75s] Iteration  9: Total net bbox = 1.329e+05 (6.53e+04 6.76e+04)
[12/04 17:00:39     75s]               Est.  stn bbox = 1.542e+05 (7.64e+04 7.78e+04)
[12/04 17:00:39     75s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1527.1M
[12/04 17:00:39     75s] OPERPROF: Finished npPlace at level 1, CPU:0.829, REAL:0.835, MEM:1527.1M
[12/04 17:00:39     75s] no activity file in design. spp won't run.
[12/04 17:00:39     75s] NP #FI/FS/SF FL/PI: 0/58/0 4515/0
[12/04 17:00:39     75s] no activity file in design. spp won't run.
[12/04 17:00:39     75s] OPERPROF: Starting npPlace at level 1, MEM:1527.1M
[12/04 17:00:39     75s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 17:00:39     75s] No instances found in the vector
[12/04 17:00:39     75s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1527.1M, DRC: 0)
[12/04 17:00:39     75s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:00:39     75s] Starting Early Global Route supply map. mem = 1527.1M
[12/04 17:00:39     75s] Finished Early Global Route supply map. mem = 1553.8M
[12/04 17:00:48     83s] Iteration 10: Total net bbox = 1.370e+05 (6.74e+04 6.96e+04)
[12/04 17:00:48     83s]               Est.  stn bbox = 1.584e+05 (7.85e+04 7.99e+04)
[12/04 17:00:48     83s]               cpu = 0:00:08.3 real = 0:00:09.0 mem = 1562.9M
[12/04 17:00:48     83s] OPERPROF: Finished npPlace at level 1, CPU:8.363, REAL:8.385, MEM:1562.9M
[12/04 17:00:48     83s] no activity file in design. spp won't run.
[12/04 17:00:48     83s] NP #FI/FS/SF FL/PI: 0/58/0 4515/0
[12/04 17:00:48     83s] no activity file in design. spp won't run.
[12/04 17:00:48     83s] OPERPROF: Starting npPlace at level 1, MEM:1562.9M
[12/04 17:00:48     83s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 17:00:48     83s] No instances found in the vector
[12/04 17:00:48     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1562.9M, DRC: 0)
[12/04 17:00:48     83s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:01:09    105s] Iteration 11: Total net bbox = 1.441e+05 (7.10e+04 7.31e+04)
[12/04 17:01:09    105s]               Est.  stn bbox = 1.656e+05 (8.22e+04 8.35e+04)
[12/04 17:01:09    105s]               cpu = 0:00:21.5 real = 0:00:21.0 mem = 1665.2M
[12/04 17:01:09    105s] OPERPROF: Finished npPlace at level 1, CPU:21.516, REAL:21.531, MEM:1665.2M
[12/04 17:01:09    105s] no activity file in design. spp won't run.
[12/04 17:01:09    105s] NP #FI/FS/SF FL/PI: 0/58/0 4515/0
[12/04 17:01:09    105s] no activity file in design. spp won't run.
[12/04 17:01:09    105s] OPERPROF: Starting npPlace at level 1, MEM:1665.2M
[12/04 17:01:09    105s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 17:01:09    105s] No instances found in the vector
[12/04 17:01:09    105s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1665.2M, DRC: 0)
[12/04 17:01:09    105s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:01:11    106s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1557.2M
[12/04 17:01:11    106s] Iteration 12: Total net bbox = 1.451e+05 (7.17e+04 7.34e+04)
[12/04 17:01:11    106s]               Est.  stn bbox = 1.667e+05 (8.29e+04 8.38e+04)
[12/04 17:01:11    106s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1545.2M
[12/04 17:01:11    106s] OPERPROF: Finished npPlace at level 1, CPU:1.520, REAL:1.526, MEM:1545.2M
[12/04 17:01:11    106s] Move report: Timing Driven Placement moves 4515 insts, mean move: 10.11 um, max move: 187.93 um 
[12/04 17:01:11    106s] 	Max move on inst (cpu/datapath/shifterUnit/FE_OFC12_instr_1): (672.00, 782.88) --> (842.24, 800.58)
[12/04 17:01:11    106s] no activity file in design. spp won't run.
[12/04 17:01:11    106s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.005, REAL:0.006, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1545.2M
[12/04 17:01:11    106s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:01:11    106s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.003, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.011, REAL:0.021, MEM:1545.2M
[12/04 17:01:11    106s] 
[12/04 17:01:11    106s] Finished Incremental Placement (cpu=0:00:33.6, real=0:00:34.0, mem=1545.2M)
[12/04 17:01:11    106s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:01:11    106s] Type 'man IMPSP-9025' for more detail.
[12/04 17:01:11    106s] CongRepair sets shifter mode to gplace
[12/04 17:01:11    106s] TDRefine: refinePlace mode is spiral
[12/04 17:01:11    106s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1545.2M
[12/04 17:01:11    106s] z: 2, totalTracks: 1
[12/04 17:01:11    106s] z: 4, totalTracks: 1
[12/04 17:01:11    106s] z: 6, totalTracks: 1
[12/04 17:01:11    106s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:01:11    106s] All LLGs are deleted
[12/04 17:01:11    106s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1545.2M
[12/04 17:01:11    106s] Core basic site is core7T
[12/04 17:01:11    106s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:1545.2M
[12/04 17:01:11    106s] Fast DP-INIT is on for default
[12/04 17:01:11    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:01:11    106s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.008, REAL:0.016, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:         Starting CMU at level 5, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1545.2M
[12/04 17:01:11    106s] 
[12/04 17:01:11    106s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:01:11    106s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.026, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:1545.2M
[12/04 17:01:11    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1545.2MB).
[12/04 17:01:11    106s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.016, REAL:0.046, MEM:1545.2M
[12/04 17:01:11    106s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.016, REAL:0.048, MEM:1545.2M
[12/04 17:01:11    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3938147.2
[12/04 17:01:11    106s] OPERPROF:   Starting RefinePlace at level 2, MEM:1545.2M
[12/04 17:01:11    106s] *** Starting refinePlace (0:01:47 mem=1545.2M) ***
[12/04 17:01:11    106s] Total net bbox length = 1.467e+05 (7.326e+04 7.344e+04) (ext = 2.076e+04)
[12/04 17:01:11    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:01:11    106s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1545.2M
[12/04 17:01:11    106s] Starting refinePlace ...
[12/04 17:01:11    106s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:01:11    106s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:01:11    106s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:01:11    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1545.2MB) @(0:01:47 - 0:01:47).
[12/04 17:01:11    106s] Move report: preRPlace moves 4515 insts, mean move: 1.11 um, max move: 4.52 um 
[12/04 17:01:11    106s] 	Max move on inst (cpu/datapath/pcregUnit/q_reg[10]): (789.66, 867.46) --> (786.80, 869.12)
[12/04 17:01:11    106s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/04 17:01:11    106s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:01:11    106s] Placement tweakage begins.
[12/04 17:01:11    106s] wire length = 1.664e+05
[12/04 17:01:11    107s] wire length = 1.610e+05
[12/04 17:01:11    107s] Placement tweakage ends.
[12/04 17:01:11    107s] Move report: tweak moves 640 insts, mean move: 4.66 um, max move: 30.24 um 
[12/04 17:01:11    107s] 	Max move on inst (cpu/datapath/shifterUnit/U7): (875.28, 880.88) --> (905.52, 880.88)
[12/04 17:01:11    107s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1545.2MB) @(0:01:47 - 0:01:47).
[12/04 17:01:11    107s] 
[12/04 17:01:11    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 17:01:11    107s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:01:11    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1545.2MB) @(0:01:47 - 0:01:47).
[12/04 17:01:11    107s] Move report: Detail placement moves 4515 insts, mean move: 1.74 um, max move: 31.49 um 
[12/04 17:01:11    107s] 	Max move on inst (cpu/datapath/shifterUnit/U7): (875.54, 879.38) --> (905.52, 880.88)
[12/04 17:01:11    107s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1545.2MB
[12/04 17:01:11    107s] Statistics of distance of Instance movement in refine placement:
[12/04 17:01:11    107s]   maximum (X+Y) =        31.49 um
[12/04 17:01:11    107s]   inst (cpu/datapath/shifterUnit/U7) with max move: (875.538, 879.375) -> (905.52, 880.88)
[12/04 17:01:11    107s]   mean    (X+Y) =         1.74 um
[12/04 17:01:11    107s] Summary Report:
[12/04 17:01:11    107s] Instances move: 4515 (out of 4515 movable)
[12/04 17:01:11    107s] Instances flipped: 0
[12/04 17:01:11    107s] Mean displacement: 1.74 um
[12/04 17:01:11    107s] Max displacement: 31.49 um (Instance: cpu/datapath/shifterUnit/U7) (875.538, 879.375) -> (905.52, 880.88)
[12/04 17:01:11    107s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/04 17:01:11    107s] Total instances moved : 4515
[12/04 17:01:11    107s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.295, REAL:0.336, MEM:1545.2M
[12/04 17:01:11    107s] Total net bbox length = 1.430e+05 (6.905e+04 7.390e+04) (ext = 2.085e+04)
[12/04 17:01:11    107s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1545.2MB
[12/04 17:01:11    107s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1545.2MB) @(0:01:47 - 0:01:47).
[12/04 17:01:11    107s] *** Finished refinePlace (0:01:47 mem=1545.2M) ***
[12/04 17:01:11    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3938147.2
[12/04 17:01:11    107s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.302, REAL:0.361, MEM:1545.2M
[12/04 17:01:11    107s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1545.2M
[12/04 17:01:11    107s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.010, MEM:1525.2M
[12/04 17:01:11    107s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.327, REAL:0.427, MEM:1525.2M
[12/04 17:01:11    107s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1525.2M
[12/04 17:01:11    107s] Starting Early Global Route congestion estimation: mem = 1525.2M
[12/04 17:01:11    107s] (I)       Started Import and model ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Create place DB ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Import place data ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Read instances and placement ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Read nets ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Create route DB ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       == Non-default Options ==
[12/04 17:01:11    107s] (I)       Maximum routing layer                              : 6
[12/04 17:01:11    107s] (I)       Number of threads                                  : 1
[12/04 17:01:11    107s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:01:11    107s] (I)       Method to set GCell size                           : row
[12/04 17:01:11    107s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:01:11    107s] (I)       Started Import route data (1T) ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       ============== Pin Summary ==============
[12/04 17:01:11    107s] (I)       +-------+--------+---------+------------+
[12/04 17:01:11    107s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:01:11    107s] (I)       +-------+--------+---------+------------+
[12/04 17:01:11    107s] (I)       |     1 |  13614 |   98.87 |        Pin |
[12/04 17:01:11    107s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 17:01:11    107s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:01:11    107s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:01:11    107s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:01:11    107s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 17:01:11    107s] (I)       +-------+--------+---------+------------+
[12/04 17:01:11    107s] (I)       Use row-based GCell size
[12/04 17:01:11    107s] (I)       Use row-based GCell align
[12/04 17:01:11    107s] (I)       GCell unit size   : 7840
[12/04 17:01:11    107s] (I)       GCell multiplier  : 1
[12/04 17:01:11    107s] (I)       GCell row height  : 7840
[12/04 17:01:11    107s] (I)       Actual row height : 7840
[12/04 17:01:11    107s] (I)       GCell align ref   : 507360 507360
[12/04 17:01:11    107s] [NR-eGR] Track table information for default rule: 
[12/04 17:01:11    107s] [NR-eGR] METAL1 has no routable track
[12/04 17:01:11    107s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:01:11    107s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:01:11    107s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:01:11    107s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:01:11    107s] [NR-eGR] METAL6 has single uniform track structure
[12/04 17:01:11    107s] (I)       ============== Default via ===============
[12/04 17:01:11    107s] (I)       +---+------------------+-----------------+
[12/04 17:01:11    107s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:01:11    107s] (I)       +---+------------------+-----------------+
[12/04 17:01:11    107s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:01:11    107s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:01:11    107s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:01:11    107s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:01:11    107s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:01:11    107s] (I)       +---+------------------+-----------------+
[12/04 17:01:11    107s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Started Read routing blockages ( Curr Mem: 1525.20 MB )
[12/04 17:01:11    107s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read instance blockages ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read PG blockages ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] [NR-eGR] Read 3164 PG shapes
[12/04 17:01:12    107s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read boundary cut boxes ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:01:12    107s] [NR-eGR] #Instance Blockages : 20264
[12/04 17:01:12    107s] [NR-eGR] #PG Blockages       : 3164
[12/04 17:01:12    107s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:01:12    107s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:01:12    107s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read blackboxes ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:01:12    107s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read prerouted ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:01:12    107s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read unlegalized nets ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read nets ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] [NR-eGR] Read numTotalNets=4585  numIgnoredNets=0
[12/04 17:01:12    107s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Set up via pillars ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       early_global_route_priority property id does not exist.
[12/04 17:01:12    107s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Model blockages into capacity
[12/04 17:01:12    107s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 17:01:12    107s] (I)       Started Initialize 3D capacity ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 17:01:12    107s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 17:01:12    107s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 17:01:12    107s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 17:01:12    107s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 17:01:12    107s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       -- layer congestion ratio --
[12/04 17:01:12    107s] (I)       Layer 1 : 0.100000
[12/04 17:01:12    107s] (I)       Layer 2 : 0.700000
[12/04 17:01:12    107s] (I)       Layer 3 : 0.700000
[12/04 17:01:12    107s] (I)       Layer 4 : 0.700000
[12/04 17:01:12    107s] (I)       Layer 5 : 0.700000
[12/04 17:01:12    107s] (I)       Layer 6 : 0.700000
[12/04 17:01:12    107s] (I)       ----------------------------
[12/04 17:01:12    107s] (I)       Number of ignored nets                =      0
[12/04 17:01:12    107s] (I)       Number of connected nets              =      0
[12/04 17:01:12    107s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:01:12    107s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:01:12    107s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:01:12    107s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.48 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.52 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Read aux data ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Others data preparation ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:01:12    107s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Started Create route kernel ( Curr Mem: 1525.20 MB )
[12/04 17:01:12    107s] (I)       Ndr track 0 does not exist
[12/04 17:01:12    107s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:01:12    107s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:01:12    107s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:01:12    107s] (I)       Site width          :  1120  (dbu)
[12/04 17:01:12    107s] (I)       Row height          :  7840  (dbu)
[12/04 17:01:12    107s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:01:12    107s] (I)       GCell width         :  7840  (dbu)
[12/04 17:01:12    107s] (I)       GCell height        :  7840  (dbu)
[12/04 17:01:12    107s] (I)       Grid                :   440   440     6
[12/04 17:01:12    107s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:01:12    107s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 17:01:12    107s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 17:01:12    107s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 17:01:12    107s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 17:01:12    107s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 17:01:12    107s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 17:01:12    107s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 17:01:12    107s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 17:01:12    107s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 17:01:12    107s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:01:12    107s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:01:12    107s] (I)       --------------------------------------------------------
[12/04 17:01:12    107s] 
[12/04 17:01:12    107s] [NR-eGR] ============ Routing rule table ============
[12/04 17:01:12    107s] [NR-eGR] Rule id: 0  Nets: 4533 
[12/04 17:01:12    107s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:01:12    107s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 17:01:12    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:01:12    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:01:12    107s] [NR-eGR] ========================================
[12/04 17:01:12    107s] [NR-eGR] 
[12/04 17:01:12    107s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:01:12    107s] (I)       blocked tracks on layer2 : = 653737 / 1356520 (48.19%)
[12/04 17:01:12    107s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 17:01:12    107s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 17:01:12    107s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 17:01:12    107s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 17:01:12    107s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.20 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.77 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Reset routing kernel
[12/04 17:01:12    107s] (I)       Started Global Routing ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Initialization ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       totalPins=13666  totalGlobalPin=13393 (98.00%)
[12/04 17:01:12    107s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Net group 1 ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Generate topology ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       total 2D Cap : 3339391 = (1544548 H, 1794843 V)
[12/04 17:01:12    107s] [NR-eGR] Layer group 1: route 4533 net(s) in layer range [2, 6]
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1a Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1a ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Pattern routing (1T) ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Usage: 40249 = (19405 H, 20844 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.171e+04um V)
[12/04 17:01:12    107s] (I)       Started Add via demand to 2D ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1b Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1b ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Usage: 40249 = (19405 H, 20844 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.171e+04um V)
[12/04 17:01:12    107s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.577761e+05um
[12/04 17:01:12    107s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 17:01:12    107s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:01:12    107s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1c Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1c ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Usage: 40249 = (19405 H, 20844 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.171e+04um V)
[12/04 17:01:12    107s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1d Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1d ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Usage: 40249 = (19405 H, 20844 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.171e+04um V)
[12/04 17:01:12    107s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1e Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1e ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Route legalization ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Usage: 40249 = (19405 H, 20844 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.171e+04um V)
[12/04 17:01:12    107s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.577761e+05um
[12/04 17:01:12    107s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] (I)       ============  Phase 1l Route ============
[12/04 17:01:12    107s] (I)       Started Phase 1l ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Layer assignment (1T) ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.17 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Clean cong LA ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:01:12    107s] (I)       Layer  2:     714236     18998        46      614866      737254    (45.47%) 
[12/04 17:01:12    107s] (I)       Layer  3:     827961     17291         0      482783      869337    (35.71%) 
[12/04 17:01:12    107s] (I)       Layer  4:     714071      8959        14      612829      739291    (45.32%) 
[12/04 17:01:12    107s] (I)       Layer  5:     720314      3852         0      613081      739039    (45.34%) 
[12/04 17:01:12    107s] (I)       Layer  6:     369766       394         0      295799      380261    (43.75%) 
[12/04 17:01:12    107s] (I)       Total:       3346348     49494        60     2619358     3465182    (43.05%) 
[12/04 17:01:12    107s] (I)       
[12/04 17:01:12    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:01:12    107s] [NR-eGR]                        OverCon            
[12/04 17:01:12    107s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:01:12    107s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:01:12    107s] [NR-eGR] ----------------------------------------------
[12/04 17:01:12    107s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:12    107s] [NR-eGR]  METAL2  (2)        42( 0.04%)   ( 0.04%) 
[12/04 17:01:12    107s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:12    107s] [NR-eGR]  METAL4  (4)        14( 0.01%)   ( 0.01%) 
[12/04 17:01:12    107s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:12    107s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:12    107s] [NR-eGR] ----------------------------------------------
[12/04 17:01:12    107s] [NR-eGR] Total               56( 0.01%)   ( 0.01%) 
[12/04 17:01:12    107s] [NR-eGR] 
[12/04 17:01:12    107s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.31 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Export 3D cong map ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       total 2D Cap : 3348324 = (1549228 H, 1799096 V)
[12/04 17:01:12    107s] (I)       Started Export 2D cong map ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:01:12    107s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:01:12    107s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] Early Global Route congestion estimation runtime: 1.13 seconds, mem = 1533.0M
[12/04 17:01:12    107s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.183, REAL:1.130, MEM:1533.0M
[12/04 17:01:12    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:1533.0M
[12/04 17:01:12    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:12    107s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:01:12    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:12    107s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:01:12    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:12    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:01:12    107s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:01:12    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.015, MEM:1533.0M
[12/04 17:01:12    107s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1533.0M
[12/04 17:01:12    107s] Starting Early Global Route wiring: mem = 1533.0M
[12/04 17:01:12    107s] (I)       ============= Track Assignment ============
[12/04 17:01:12    107s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Track Assignment (1T) ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:01:12    107s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Run Multi-thread track assignment
[12/04 17:01:12    107s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Export ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Started Export DB wires ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Started Export all nets ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Started Set wire vias ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:01:12    107s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13614
[12/04 17:01:12    107s] [NR-eGR] METAL2  (2V) length: 5.123643e+04um, number of vias: 17668
[12/04 17:01:12    107s] [NR-eGR] METAL3  (3H) length: 6.351548e+04um, number of vias: 3276
[12/04 17:01:12    107s] [NR-eGR] METAL4  (4V) length: 3.430727e+04um, number of vias: 539
[12/04 17:01:12    107s] [NR-eGR] METAL5  (5H) length: 1.458016e+04um, number of vias: 54
[12/04 17:01:12    107s] [NR-eGR] METAL6  (6V) length: 1.555425e+03um, number of vias: 0
[12/04 17:01:12    107s] [NR-eGR] Total length: 1.651948e+05um, number of vias: 35151
[12/04 17:01:12    107s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:01:12    107s] [NR-eGR] Total eGR-routed clock nets wire length: 4.458540e+03um 
[12/04 17:01:12    107s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:01:12    107s] (I)       Started Update net boxes ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Update timing ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.11 sec, Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Started Postprocess design ( Curr Mem: 1532.96 MB )
[12/04 17:01:12    107s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1525.96 MB )
[12/04 17:01:12    107s] Early Global Route wiring runtime: 0.21 seconds, mem = 1526.0M
[12/04 17:01:12    107s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.078, REAL:0.210, MEM:1526.0M
[12/04 17:01:12    107s] 0 delay mode for cte disabled.
[12/04 17:01:12    107s] SKP cleared!
[12/04 17:01:12    107s] 
[12/04 17:01:12    107s] *** Finished incrementalPlace (cpu=0:00:34.4, real=0:00:36.0)***
[12/04 17:01:12    107s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1526.0M
[12/04 17:01:12    107s] All LLGs are deleted
[12/04 17:01:12    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.0M
[12/04 17:01:12    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.0M
[12/04 17:01:12    107s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.003, MEM:1517.0M
[12/04 17:01:12    107s] Start to check current routing status for nets...
[12/04 17:01:13    107s] All nets are already routed correctly.
[12/04 17:01:13    107s] End to check current routing status for nets (mem=1517.0M)
[12/04 17:01:13    107s] 
[12/04 17:01:13    107s] Creating Lib Analyzer ...
[12/04 17:01:13    107s] 
[12/04 17:01:13    107s] Trim Metal Layers:
[12/04 17:01:13    107s] LayerId::1 widthSet size::4
[12/04 17:01:13    107s] LayerId::2 widthSet size::4
[12/04 17:01:13    107s] LayerId::3 widthSet size::4
[12/04 17:01:13    107s] LayerId::4 widthSet size::4
[12/04 17:01:13    107s] LayerId::5 widthSet size::4
[12/04 17:01:13    107s] LayerId::6 widthSet size::3
[12/04 17:01:13    107s] Updating RC grid for preRoute extraction ...
[12/04 17:01:13    107s] eee: pegSigSF::1.070000
[12/04 17:01:13    107s] Initializing multi-corner capacitance tables ... 
[12/04 17:01:13    107s] Initializing multi-corner resistance tables ...
[12/04 17:01:13    107s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 17:01:13    107s] eee: l::2 avDens::0.036756 usedTrk::1307.051660 availTrk::35560.000000 sigTrk::1307.051660
[12/04 17:01:13    107s] eee: l::3 avDens::0.049779 usedTrk::1620.292859 availTrk::32550.000000 sigTrk::1620.292859
[12/04 17:01:13    107s] eee: l::4 avDens::0.061324 usedTrk::1128.973213 availTrk::18409.837705 sigTrk::1128.973213
[12/04 17:01:13    107s] eee: l::5 avDens::0.041593 usedTrk::498.836735 availTrk::11993.276547 sigTrk::498.836735
[12/04 17:01:13    107s] eee: l::6 avDens::0.041989 usedTrk::39.679209 availTrk::945.000000 sigTrk::39.679209
[12/04 17:01:13    107s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:01:13    107s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268105 ; uaWl: 1.000000 ; uaWlH: 0.305354 ; aWlH: 0.000000 ; Pmax: 0.851800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:01:13    107s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 17:01:13    107s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 17:01:13    107s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 17:01:13    107s] 
[12/04 17:01:13    107s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:01:13    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1523.0M
[12/04 17:01:13    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1523.0M
[12/04 17:01:13    107s] Creating Lib Analyzer, finished. 
[12/04 17:01:13    107s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4573 and nets=4635 using extraction engine 'preRoute' .
[12/04 17:01:13    107s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:01:13    107s] RC Extraction called in multi-corner(2) mode.
[12/04 17:01:13    107s] RCMode: PreRoute
[12/04 17:01:13    107s]       RC Corner Indexes            0       1   
[12/04 17:01:13    107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:01:13    107s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:13    107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:13    107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:13    107s] Shrink Factor                : 1.00000
[12/04 17:01:13    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:01:13    107s] Using capacitance table file ...
[12/04 17:01:13    107s] 
[12/04 17:01:13    107s] Trim Metal Layers:
[12/04 17:01:13    107s] LayerId::1 widthSet size::4
[12/04 17:01:13    107s] LayerId::2 widthSet size::4
[12/04 17:01:13    107s] LayerId::3 widthSet size::4
[12/04 17:01:13    107s] LayerId::4 widthSet size::4
[12/04 17:01:13    107s] LayerId::5 widthSet size::4
[12/04 17:01:13    107s] LayerId::6 widthSet size::3
[12/04 17:01:13    107s] Updating RC grid for preRoute extraction ...
[12/04 17:01:13    107s] eee: pegSigSF::1.070000
[12/04 17:01:13    107s] Initializing multi-corner capacitance tables ... 
[12/04 17:01:13    107s] Initializing multi-corner resistance tables ...
[12/04 17:01:13    107s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 17:01:13    107s] eee: l::2 avDens::0.036756 usedTrk::1307.051660 availTrk::35560.000000 sigTrk::1307.051660
[12/04 17:01:13    107s] eee: l::3 avDens::0.049779 usedTrk::1620.292859 availTrk::32550.000000 sigTrk::1620.292859
[12/04 17:01:13    107s] eee: l::4 avDens::0.061324 usedTrk::1128.973213 availTrk::18409.837705 sigTrk::1128.973213
[12/04 17:01:13    107s] eee: l::5 avDens::0.041593 usedTrk::498.836735 availTrk::11993.276547 sigTrk::498.836735
[12/04 17:01:13    107s] eee: l::6 avDens::0.041989 usedTrk::39.679209 availTrk::945.000000 sigTrk::39.679209
[12/04 17:01:13    107s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:01:13    107s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268105 ; uaWl: 1.000000 ; uaWlH: 0.305354 ; aWlH: 0.000000 ; Pmax: 0.851800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:01:13    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1522.977M)
[12/04 17:01:13    107s] Compute RC Scale Done ...
[12/04 17:01:13    107s] **optDesign ... cpu = 0:00:39, real = 0:00:45, mem = 1372.1M, totSessionCpu=0:01:48 **
[12/04 17:01:13    107s] #################################################################################
[12/04 17:01:13    107s] # Design Stage: PreRoute
[12/04 17:01:13    107s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:01:13    107s] # Design Mode: 180nm
[12/04 17:01:13    107s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:01:13    107s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:01:13    107s] # Signoff Settings: SI Off 
[12/04 17:01:13    107s] #################################################################################
[12/04 17:01:13    107s] Calculate delays in BcWc mode...
[12/04 17:01:13    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 1517.0M, InitMEM = 1517.0M)
[12/04 17:01:13    107s] Start delay calculation (fullDC) (1 T). (MEM=1516.99)
[12/04 17:01:13    107s] End AAE Lib Interpolated Model. (MEM=1528.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:01:13    108s] Total number of fetched objects 4585
[12/04 17:01:13    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:01:13    108s] End delay calculation. (MEM=1536.94 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:01:13    108s] End delay calculation (fullDC). (MEM=1536.94 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:01:13    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1536.9M) ***
[12/04 17:01:13    108s] *** IncrReplace #1 [finish] : cpu/real = 0:00:35.3/0:00:37.7 (0.9), totSession cpu/real = 0:01:48.2/0:12:07.5 (0.1), mem = 1536.9M
[12/04 17:01:13    108s] 
[12/04 17:01:13    108s] =============================================================================================
[12/04 17:01:13    108s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 17:01:13    108s] =============================================================================================
[12/04 17:01:13    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:01:13    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:13    108s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.5
[12/04 17:01:13    108s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:01:13    108s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:13    108s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:01:13    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:13    108s] [ MISC                   ]          0:00:37.0  (  98.1 % )     0:00:37.0 /  0:00:34.7    0.9
[12/04 17:01:13    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:13    108s]  IncrReplace #1 TOTAL               0:00:37.7  ( 100.0 % )     0:00:37.7 /  0:00:35.3    0.9
[12/04 17:01:13    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:13    108s] 
[12/04 17:01:13    108s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:13    108s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:13    108s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:13    108s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:13    108s] *** Timing Is met
[12/04 17:01:13    108s] *** Check timing (0:00:00.0)
[12/04 17:01:14    108s] *** Timing Is met
[12/04 17:01:14    108s] *** Check timing (0:00:00.0)
[12/04 17:01:14    108s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:01:14    108s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:01:14    108s] Info: 52 io nets excluded
[12/04 17:01:14    108s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:14    108s] Type 'man IMPECO-560' for more detail.
[12/04 17:01:14    108s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:01:14    108s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:01:14    108s] *Info: 32 ununiquified hinsts
[12/04 17:01:14    108s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:01:14    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1552.9M
[12/04 17:01:14    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1552.9M
[12/04 17:01:14    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:01:14    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1572.0M
[12/04 17:01:14    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1572.0M
[12/04 17:01:14    108s] z: 2, totalTracks: 1
[12/04 17:01:14    108s] z: 4, totalTracks: 1
[12/04 17:01:14    108s] z: 6, totalTracks: 1
[12/04 17:01:14    108s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:01:14    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1572.0M
[12/04 17:01:14    108s] Core basic site is core7T
[12/04 17:01:14    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:1572.0M
[12/04 17:01:14    108s] Fast DP-INIT is on for default
[12/04 17:01:14    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:01:14    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.014, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:     Starting CMU at level 3, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1572.0M
[12/04 17:01:14    108s] 
[12/04 17:01:14    108s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:01:14    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.022, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1572.0M
[12/04 17:01:14    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1572.0MB).
[12/04 17:01:14    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.037, MEM:1572.0M
[12/04 17:01:14    108s] TotalInstCnt at PhyDesignMc Initialization: 4,515
[12/04 17:01:14    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1572.0M
[12/04 17:01:14    108s] Begin: Area Reclaim Optimization
[12/04 17:01:14    108s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:01:48.3/0:12:07.7 (0.1), mem = 1572.0M
[12/04 17:01:14    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.7
[12/04 17:01:14    108s] ### Creating RouteCongInterface, started
[12/04 17:01:14    108s] 
[12/04 17:01:14    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 17:01:14    108s] 
[12/04 17:01:14    108s] #optDebug: {0, 1.000}
[12/04 17:01:14    108s] ### Creating RouteCongInterface, finished
[12/04 17:01:14    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1572.0M
[12/04 17:01:14    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1572.0M
[12/04 17:01:14    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1572.0M
[12/04 17:01:14    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1572.0M
[12/04 17:01:14    108s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.59
[12/04 17:01:14    108s] +---------+---------+--------+--------+------------+--------+
[12/04 17:01:14    108s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:01:14    108s] +---------+---------+--------+--------+------------+--------+
[12/04 17:01:14    108s] |    4.59%|        -|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 17:01:14    108s] |    4.59%|        0|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] |    4.59%|        4|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] |    4.59%|        1|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] |    4.59%|        0|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 17:01:14    108s] |    4.59%|        0|   0.000|   0.000|   0:00:00.0| 1588.0M|
[12/04 17:01:14    108s] +---------+---------+--------+--------+------------+--------+
[12/04 17:01:14    108s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.59
[12/04 17:01:14    108s] 
[12/04 17:01:14    108s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 4 Resize = 1 **
[12/04 17:01:14    108s] --------------------------------------------------------------
[12/04 17:01:14    108s] |                                   | Total     | Sequential |
[12/04 17:01:14    108s] --------------------------------------------------------------
[12/04 17:01:14    108s] | Num insts resized                 |       1  |       0    |
[12/04 17:01:14    108s] | Num insts undone                  |       0  |       0    |
[12/04 17:01:14    108s] | Num insts Downsized               |       1  |       0    |
[12/04 17:01:14    108s] | Num insts Samesized               |       0  |       0    |
[12/04 17:01:14    108s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:01:14    108s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 17:01:14    108s] --------------------------------------------------------------
[12/04 17:01:14    108s] Bottom Preferred Layer:
[12/04 17:01:14    108s]     None
[12/04 17:01:14    108s] Via Pillar Rule:
[12/04 17:01:14    108s]     None
[12/04 17:01:14    108s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[12/04 17:01:14    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1588.0M
[12/04 17:01:14    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.008, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:       Starting CMU at level 4, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.010, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.002, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.029, MEM:1583.0M
[12/04 17:01:14    108s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.034, MEM:1583.0M
[12/04 17:01:14    108s] TDRefine: refinePlace mode is spiral
[12/04 17:01:14    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3938147.3
[12/04 17:01:14    108s] OPERPROF: Starting RefinePlace at level 1, MEM:1583.0M
[12/04 17:01:14    108s] *** Starting refinePlace (0:01:49 mem=1583.0M) ***
[12/04 17:01:14    108s] Total net bbox length = 1.428e+05 (6.906e+04 7.374e+04) (ext = 2.085e+04)
[12/04 17:01:14    108s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:01:14    108s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1583.0M
[12/04 17:01:14    108s] Starting refinePlace ...
[12/04 17:01:14    108s] One DDP V2 for no tweak run.
[12/04 17:01:15    108s] 
[12/04 17:01:15    108s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 17:01:15    108s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:01:15    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1583.0MB) @(0:01:49 - 0:01:49).
[12/04 17:01:15    108s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:01:15    108s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1583.0MB
[12/04 17:01:15    108s] Statistics of distance of Instance movement in refine placement:
[12/04 17:01:15    108s]   maximum (X+Y) =         0.00 um
[12/04 17:01:15    108s]   mean    (X+Y) =         0.00 um
[12/04 17:01:15    108s] Summary Report:
[12/04 17:01:15    108s] Instances move: 0 (out of 4511 movable)
[12/04 17:01:15    108s] Instances flipped: 0
[12/04 17:01:15    108s] Mean displacement: 0.00 um
[12/04 17:01:15    108s] Max displacement: 0.00 um 
[12/04 17:01:15    108s] Total instances moved : 0
[12/04 17:01:15    108s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.043, REAL:0.073, MEM:1583.0M
[12/04 17:01:15    108s] Total net bbox length = 1.428e+05 (6.906e+04 7.374e+04) (ext = 2.085e+04)
[12/04 17:01:15    108s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1583.0MB
[12/04 17:01:15    108s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1583.0MB) @(0:01:49 - 0:01:49).
[12/04 17:01:15    108s] *** Finished refinePlace (0:01:49 mem=1583.0M) ***
[12/04 17:01:15    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3938147.3
[12/04 17:01:15    108s] OPERPROF: Finished RefinePlace at level 1, CPU:0.051, REAL:0.091, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1583.0M
[12/04 17:01:15    108s] *** maximum move = 0.00 um ***
[12/04 17:01:15    108s] *** Finished re-routing un-routed nets (1583.0M) ***
[12/04 17:01:15    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:     Starting CMU at level 3, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.007, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1583.0M
[12/04 17:01:15    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.017, MEM:1583.0M
[12/04 17:01:15    108s] 
[12/04 17:01:15    108s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1583.0M) ***
[12/04 17:01:15    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.7
[12/04 17:01:15    108s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.6/0:00:01.1 (0.6), totSession cpu/real = 0:01:48.9/0:12:08.8 (0.1), mem = 1583.0M
[12/04 17:01:15    108s] 
[12/04 17:01:15    108s] =============================================================================================
[12/04 17:01:15    108s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 17:01:15    108s] =============================================================================================
[12/04 17:01:15    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:01:15    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    108s] [ RefinePlace            ]      1   0:00:00.2  (  19.9 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 17:01:15    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.8
[12/04 17:01:15    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:01:15    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    108s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.3 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 17:01:15    108s] [ OptGetWeight           ]    264   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    108s] [ OptEval                ]    264   0:00:00.2  (  20.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:01:15    108s] [ OptCommit              ]    264   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    108s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:01:15    108s] [ PostCommitDelayUpdate  ]    264   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 17:01:15    108s] [ IncrDelayCalc          ]     25   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.7
[12/04 17:01:15    108s] [ MISC                   ]          0:00:00.5  (  47.0 % )     0:00:00.5 /  0:00:00.1    0.3
[12/04 17:01:15    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    108s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.6    0.6
[12/04 17:01:15    108s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    108s] 
[12/04 17:01:15    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1563.9M
[12/04 17:01:15    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.008, MEM:1521.9M
[12/04 17:01:15    108s] TotalInstCnt at PhyDesignMc Destruction: 4,511
[12/04 17:01:15    108s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1521.94M, totSessionCpu=0:01:49).
[12/04 17:01:15    108s] **INFO: Flow update: Design timing is met.
[12/04 17:01:15    108s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:01:15    108s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/04 17:01:15    108s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:01:49.0/0:12:08.8 (0.1), mem = 1521.9M
[12/04 17:01:15    108s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 17:01:15    108s] Info: 52 io nets excluded
[12/04 17:01:15    108s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:15    108s] Type 'man IMPECO-560' for more detail.
[12/04 17:01:15    108s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 17:01:15    108s] Type 'man IMPOPT-3115' for more detail.
[12/04 17:01:15    108s] *Info: 32 ununiquified hinsts
[12/04 17:01:15    108s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:01:15    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3938147.8
[12/04 17:01:15    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:01:15    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1521.9M
[12/04 17:01:15    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1521.9M
[12/04 17:01:15    108s] z: 2, totalTracks: 1
[12/04 17:01:15    108s] z: 4, totalTracks: 1
[12/04 17:01:15    108s] z: 6, totalTracks: 1
[12/04 17:01:15    108s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:01:15    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1521.9M
[12/04 17:01:15    108s] OPERPROF:     Starting CMU at level 3, MEM:1521.9M
[12/04 17:01:15    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1521.9M
[12/04 17:01:15    108s] 
[12/04 17:01:15    108s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:01:15    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.016, MEM:1521.9M
[12/04 17:01:15    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1521.9M
[12/04 17:01:15    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1521.9M
[12/04 17:01:15    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1521.9MB).
[12/04 17:01:15    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.039, MEM:1521.9M
[12/04 17:01:15    109s] TotalInstCnt at PhyDesignMc Initialization: 4,511
[12/04 17:01:15    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1521.9M
[12/04 17:01:15    109s] ### Creating RouteCongInterface, started
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] #optDebug: {0, 1.000}
[12/04 17:01:15    109s] ### Creating RouteCongInterface, finished
[12/04 17:01:15    109s] {MG  {5 0 44.8 1.0973} }
[12/04 17:01:15    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1521.9M
[12/04 17:01:15    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1521.9M
[12/04 17:01:15    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1541.0M
[12/04 17:01:15    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1541.0M
[12/04 17:01:15    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:01:15    109s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:01:15    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:01:15    109s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:01:15    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:01:15    109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:01:15    109s] |     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0|     3.78|     0.00|       0|       0|       0|  4.59%|          |         |
[12/04 17:01:15    109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:01:15    109s] |     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0|     3.78|     0.00|       0|       0|       0|  4.59%| 0:00:00.0|  1560.1M|
[12/04 17:01:15    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] ###############################################################################
[12/04 17:01:15    109s] #
[12/04 17:01:15    109s] #  Large fanout net report:  
[12/04 17:01:15    109s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:01:15    109s] #     - current density: 4.59
[12/04 17:01:15    109s] #
[12/04 17:01:15    109s] #  List of high fanout nets:
[12/04 17:01:15    109s] #
[12/04 17:01:15    109s] ###############################################################################
[12/04 17:01:15    109s] Bottom Preferred Layer:
[12/04 17:01:15    109s]     None
[12/04 17:01:15    109s] Via Pillar Rule:
[12/04 17:01:15    109s]     None
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] =======================================================================
[12/04 17:01:15    109s]                 Reasons for remaining drv violations
[12/04 17:01:15    109s] =======================================================================
[12/04 17:01:15    109s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] MultiBuffering failure reasons
[12/04 17:01:15    109s] ------------------------------------------------
[12/04 17:01:15    109s] *info:    24 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1560.1M) ***
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Total-nets :: 4581, Stn-nets :: 61, ratio :: 1.33159 %
[12/04 17:01:15    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.0M
[12/04 17:01:15    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1522.0M
[12/04 17:01:15    109s] TotalInstCnt at PhyDesignMc Destruction: 4,511
[12/04 17:01:15    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3938147.8
[12/04 17:01:15    109s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.4 (0.7), totSession cpu/real = 0:01:49.2/0:12:09.2 (0.1), mem = 1522.0M
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] =============================================================================================
[12/04 17:01:15    109s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 17:01:15    109s] =============================================================================================
[12/04 17:01:15    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:01:15    109s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:01:15    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  22.9 % )     0:00:00.1 /  0:00:00.0    0.6
[12/04 17:01:15    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:01:15    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:15    109s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:01:15    109s] [ DrvComputeSummary      ]      2   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:01:15    109s] [ MISC                   ]          0:00:00.2  (  57.2 % )     0:00:00.2 /  0:00:00.2    0.7
[12/04 17:01:15    109s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    109s]  DrvOpt #4 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.7
[12/04 17:01:15    109s] ---------------------------------------------------------------------------------------------
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] End: GigaOpt postEco DRV Optimization
[12/04 17:01:15    109s] **INFO: Flow update: Design timing is met.
[12/04 17:01:15    109s] Running refinePlace -preserveRouting true -hardFence false
[12/04 17:01:15    109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1522.0M
[12/04 17:01:15    109s] z: 2, totalTracks: 1
[12/04 17:01:15    109s] z: 4, totalTracks: 1
[12/04 17:01:15    109s] z: 6, totalTracks: 1
[12/04 17:01:15    109s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:01:15    109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:         Starting CMU at level 5, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:1522.0M
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:01:15    109s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.015, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:1522.0M
[12/04 17:01:15    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0MB).
[12/04 17:01:15    109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.047, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.051, MEM:1522.0M
[12/04 17:01:15    109s] TDRefine: refinePlace mode is spiral
[12/04 17:01:15    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3938147.4
[12/04 17:01:15    109s] OPERPROF:   Starting RefinePlace at level 2, MEM:1522.0M
[12/04 17:01:15    109s] *** Starting refinePlace (0:01:49 mem=1522.0M) ***
[12/04 17:01:15    109s] Total net bbox length = 1.428e+05 (6.906e+04 7.374e+04) (ext = 2.085e+04)
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Starting Small incrNP...
[12/04 17:01:15    109s] User Input Parameters:
[12/04 17:01:15    109s] - Congestion Driven    : Off
[12/04 17:01:15    109s] - Timing Driven        : Off
[12/04 17:01:15    109s] - Area-Violation Based : Off
[12/04 17:01:15    109s] - Start Rollback Level : -5
[12/04 17:01:15    109s] - Legalized            : On
[12/04 17:01:15    109s] - Window Based         : Off
[12/04 17:01:15    109s] - eDen incr mode       : Off
[12/04 17:01:15    109s] - Small incr mode      : On
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.002, MEM:1522.0M
[12/04 17:01:15    109s] default core: bins with density > 0.750 =  0.10 % ( 1 / 1024 )
[12/04 17:01:15    109s] Density distribution unevenness ratio = 87.696%
[12/04 17:01:15    109s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.012, MEM:1522.0M
[12/04 17:01:15    109s] cost 0.767143, thresh 1.000000
[12/04 17:01:15    109s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0M)
[12/04 17:01:15    109s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:01:15    109s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1522.0M
[12/04 17:01:15    109s] Starting refinePlace ...
[12/04 17:01:15    109s] One DDP V2 for no tweak run.
[12/04 17:01:15    109s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:01:15    109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0MB) @(0:01:49 - 0:01:49).
[12/04 17:01:15    109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:01:15    109s] wireLenOptFixPriorityInst 330 inst fixed
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 17:01:15    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:01:15    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0MB) @(0:01:49 - 0:01:49).
[12/04 17:01:15    109s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:01:15    109s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1522.0MB
[12/04 17:01:15    109s] Statistics of distance of Instance movement in refine placement:
[12/04 17:01:15    109s]   maximum (X+Y) =         0.00 um
[12/04 17:01:15    109s]   mean    (X+Y) =         0.00 um
[12/04 17:01:15    109s] Summary Report:
[12/04 17:01:15    109s] Instances move: 0 (out of 4511 movable)
[12/04 17:01:15    109s] Instances flipped: 0
[12/04 17:01:15    109s] Mean displacement: 0.00 um
[12/04 17:01:15    109s] Max displacement: 0.00 um 
[12/04 17:01:15    109s] Total instances moved : 0
[12/04 17:01:15    109s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.086, MEM:1522.0M
[12/04 17:01:15    109s] Total net bbox length = 1.428e+05 (6.906e+04 7.374e+04) (ext = 2.085e+04)
[12/04 17:01:15    109s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1522.0MB
[12/04 17:01:15    109s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1522.0MB) @(0:01:49 - 0:01:49).
[12/04 17:01:15    109s] *** Finished refinePlace (0:01:49 mem=1522.0M) ***
[12/04 17:01:15    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3938147.4
[12/04 17:01:15    109s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.127, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.006, MEM:1522.0M
[12/04 17:01:15    109s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.079, REAL:0.198, MEM:1522.0M
[12/04 17:01:15    109s] **INFO: Flow update: Design timing is met.
[12/04 17:01:15    109s] **INFO: Flow update: Design timing is met.
[12/04 17:01:15    109s] **INFO: Flow update: Design timing is met.
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Active setup views:
[12/04 17:01:15    109s]  wc
[12/04 17:01:15    109s]   Dominating endpoints: 0
[12/04 17:01:15    109s]   Dominating TNS: -0.000
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4569 and nets=4631 using extraction engine 'preRoute' .
[12/04 17:01:15    109s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:01:15    109s] RC Extraction called in multi-corner(2) mode.
[12/04 17:01:15    109s] RCMode: PreRoute
[12/04 17:01:15    109s]       RC Corner Indexes            0       1   
[12/04 17:01:15    109s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:01:15    109s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:15    109s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:15    109s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:01:15    109s] Shrink Factor                : 1.00000
[12/04 17:01:15    109s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:01:15    109s] Using capacitance table file ...
[12/04 17:01:15    109s] RC Grid backup saved.
[12/04 17:01:15    109s] 
[12/04 17:01:15    109s] Trim Metal Layers:
[12/04 17:01:15    109s] LayerId::1 widthSet size::4
[12/04 17:01:15    109s] LayerId::2 widthSet size::4
[12/04 17:01:15    109s] LayerId::3 widthSet size::4
[12/04 17:01:15    109s] LayerId::4 widthSet size::4
[12/04 17:01:15    109s] LayerId::5 widthSet size::4
[12/04 17:01:15    109s] LayerId::6 widthSet size::3
[12/04 17:01:15    109s] Skipped RC grid update for preRoute extraction.
[12/04 17:01:15    109s] eee: pegSigSF::1.070000
[12/04 17:01:15    109s] Initializing multi-corner capacitance tables ... 
[12/04 17:01:15    109s] Initializing multi-corner resistance tables ...
[12/04 17:01:15    109s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 17:01:15    109s] eee: l::2 avDens::0.036756 usedTrk::1307.051660 availTrk::35560.000000 sigTrk::1307.051660
[12/04 17:01:15    109s] eee: l::3 avDens::0.049779 usedTrk::1620.292859 availTrk::32550.000000 sigTrk::1620.292859
[12/04 17:01:15    109s] eee: l::4 avDens::0.061324 usedTrk::1128.973213 availTrk::18409.837705 sigTrk::1128.973213
[12/04 17:01:15    109s] eee: l::5 avDens::0.041593 usedTrk::498.836735 availTrk::11993.276547 sigTrk::498.836735
[12/04 17:01:15    109s] eee: l::6 avDens::0.041989 usedTrk::39.679209 availTrk::945.000000 sigTrk::39.679209
[12/04 17:01:15    109s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:01:15    109s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268105 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.851800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:01:16    109s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1506.504M)
[12/04 17:01:16    109s] Skewing Data Summary (End_of_FINAL)
[12/04 17:01:16    109s] --------------------------------------------------
[12/04 17:01:16    109s]  Total skewed count:0
[12/04 17:01:16    109s] --------------------------------------------------
[12/04 17:01:16    109s] Starting delay calculation for Setup views
[12/04 17:01:16    109s] #################################################################################
[12/04 17:01:16    109s] # Design Stage: PreRoute
[12/04 17:01:16    109s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:01:16    109s] # Design Mode: 180nm
[12/04 17:01:16    109s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:01:16    109s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:01:16    109s] # Signoff Settings: SI Off 
[12/04 17:01:16    109s] #################################################################################
[12/04 17:01:16    109s] Calculate delays in BcWc mode...
[12/04 17:01:16    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 1510.3M, InitMEM = 1510.3M)
[12/04 17:01:16    109s] Start delay calculation (fullDC) (1 T). (MEM=1510.28)
[12/04 17:01:16    109s] End AAE Lib Interpolated Model. (MEM=1521.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:01:16    109s] Total number of fetched objects 4581
[12/04 17:01:16    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:01:16    109s] End delay calculation. (MEM=1537.49 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:01:16    109s] End delay calculation (fullDC). (MEM=1537.49 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:01:16    109s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1537.5M) ***
[12/04 17:01:16    109s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:50 mem=1537.5M)
[12/04 17:01:16    110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Import and model ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Create place DB ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Import place data ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read instances and placement ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read nets ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Create route DB ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       == Non-default Options ==
[12/04 17:01:16    110s] (I)       Build term to term wires                           : false
[12/04 17:01:16    110s] (I)       Maximum routing layer                              : 6
[12/04 17:01:16    110s] (I)       Number of threads                                  : 1
[12/04 17:01:16    110s] (I)       Method to set GCell size                           : row
[12/04 17:01:16    110s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:01:16    110s] (I)       Started Import route data (1T) ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       ============== Pin Summary ==============
[12/04 17:01:16    110s] (I)       +-------+--------+---------+------------+
[12/04 17:01:16    110s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:01:16    110s] (I)       +-------+--------+---------+------------+
[12/04 17:01:16    110s] (I)       |     1 |  13604 |   98.87 |        Pin |
[12/04 17:01:16    110s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 17:01:16    110s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:01:16    110s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:01:16    110s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:01:16    110s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 17:01:16    110s] (I)       +-------+--------+---------+------------+
[12/04 17:01:16    110s] (I)       Use row-based GCell size
[12/04 17:01:16    110s] (I)       Use row-based GCell align
[12/04 17:01:16    110s] (I)       GCell unit size   : 7840
[12/04 17:01:16    110s] (I)       GCell multiplier  : 1
[12/04 17:01:16    110s] (I)       GCell row height  : 7840
[12/04 17:01:16    110s] (I)       Actual row height : 7840
[12/04 17:01:16    110s] (I)       GCell align ref   : 507360 507360
[12/04 17:01:16    110s] [NR-eGR] Track table information for default rule: 
[12/04 17:01:16    110s] [NR-eGR] METAL1 has no routable track
[12/04 17:01:16    110s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:01:16    110s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:01:16    110s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:01:16    110s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:01:16    110s] [NR-eGR] METAL6 has single uniform track structure
[12/04 17:01:16    110s] (I)       ============== Default via ===============
[12/04 17:01:16    110s] (I)       +---+------------------+-----------------+
[12/04 17:01:16    110s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:01:16    110s] (I)       +---+------------------+-----------------+
[12/04 17:01:16    110s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:01:16    110s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:01:16    110s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:01:16    110s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:01:16    110s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:01:16    110s] (I)       +---+------------------+-----------------+
[12/04 17:01:16    110s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read routing blockages ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read instance blockages ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read PG blockages ( Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] [NR-eGR] Read 3164 PG shapes
[12/04 17:01:16    110s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:16    110s] (I)       Started Read boundary cut boxes ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:01:17    110s] [NR-eGR] #Instance Blockages : 20264
[12/04 17:01:17    110s] [NR-eGR] #PG Blockages       : 3164
[12/04 17:01:17    110s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:01:17    110s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:01:17    110s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Read blackboxes ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:01:17    110s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Read prerouted ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:01:17    110s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Read unlegalized nets ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Read nets ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] [NR-eGR] Read numTotalNets=4581  numIgnoredNets=0
[12/04 17:01:17    110s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Set up via pillars ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       early_global_route_priority property id does not exist.
[12/04 17:01:17    110s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Model blockages into capacity
[12/04 17:01:17    110s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 17:01:17    110s] (I)       Started Initialize 3D capacity ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 17:01:17    110s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 17:01:17    110s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 17:01:17    110s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 17:01:17    110s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 17:01:17    110s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       -- layer congestion ratio --
[12/04 17:01:17    110s] (I)       Layer 1 : 0.100000
[12/04 17:01:17    110s] (I)       Layer 2 : 0.700000
[12/04 17:01:17    110s] (I)       Layer 3 : 0.700000
[12/04 17:01:17    110s] (I)       Layer 4 : 0.700000
[12/04 17:01:17    110s] (I)       Layer 5 : 0.700000
[12/04 17:01:17    110s] (I)       Layer 6 : 0.700000
[12/04 17:01:17    110s] (I)       ----------------------------
[12/04 17:01:17    110s] (I)       Number of ignored nets                =      0
[12/04 17:01:17    110s] (I)       Number of connected nets              =      0
[12/04 17:01:17    110s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:01:17    110s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:01:17    110s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:01:17    110s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.51 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.53 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Read aux data ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Others data preparation ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:01:17    110s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Create route kernel ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Ndr track 0 does not exist
[12/04 17:01:17    110s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:01:17    110s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:01:17    110s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:01:17    110s] (I)       Site width          :  1120  (dbu)
[12/04 17:01:17    110s] (I)       Row height          :  7840  (dbu)
[12/04 17:01:17    110s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:01:17    110s] (I)       GCell width         :  7840  (dbu)
[12/04 17:01:17    110s] (I)       GCell height        :  7840  (dbu)
[12/04 17:01:17    110s] (I)       Grid                :   440   440     6
[12/04 17:01:17    110s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:01:17    110s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 17:01:17    110s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 17:01:17    110s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 17:01:17    110s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 17:01:17    110s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 17:01:17    110s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 17:01:17    110s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 17:01:17    110s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 17:01:17    110s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 17:01:17    110s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:01:17    110s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:01:17    110s] (I)       --------------------------------------------------------
[12/04 17:01:17    110s] 
[12/04 17:01:17    110s] [NR-eGR] ============ Routing rule table ============
[12/04 17:01:17    110s] [NR-eGR] Rule id: 0  Nets: 4529 
[12/04 17:01:17    110s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:01:17    110s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 17:01:17    110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:01:17    110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:01:17    110s] [NR-eGR] ========================================
[12/04 17:01:17    110s] [NR-eGR] 
[12/04 17:01:17    110s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:01:17    110s] (I)       blocked tracks on layer2 : = 653737 / 1356520 (48.19%)
[12/04 17:01:17    110s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 17:01:17    110s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 17:01:17    110s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 17:01:17    110s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 17:01:17    110s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.63 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Reset routing kernel
[12/04 17:01:17    110s] (I)       Started Global Routing ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Initialization ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       totalPins=13656  totalGlobalPin=13383 (98.00%)
[12/04 17:01:17    110s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Net group 1 ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Generate topology ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       total 2D Cap : 3339391 = (1544548 H, 1794843 V)
[12/04 17:01:17    110s] [NR-eGR] Layer group 1: route 4529 net(s) in layer range [2, 6]
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1a Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1a ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Pattern routing (1T) ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Usage: 40210 = (19405 H, 20805 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.156e+04um V)
[12/04 17:01:17    110s] (I)       Started Add via demand to 2D ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1b Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1b ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Usage: 40210 = (19405 H, 20805 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.156e+04um V)
[12/04 17:01:17    110s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.576232e+05um
[12/04 17:01:17    110s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 17:01:17    110s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:01:17    110s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1c Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1c ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Usage: 40210 = (19405 H, 20805 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.156e+04um V)
[12/04 17:01:17    110s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1d Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1d ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Usage: 40210 = (19405 H, 20805 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.156e+04um V)
[12/04 17:01:17    110s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1e Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1e ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Route legalization ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Usage: 40210 = (19405 H, 20805 V) = (1.26% H, 1.16% V) = (7.607e+04um H, 8.156e+04um V)
[12/04 17:01:17    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.576232e+05um
[12/04 17:01:17    110s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] (I)       ============  Phase 1l Route ============
[12/04 17:01:17    110s] (I)       Started Phase 1l ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Started Layer assignment (1T) ( Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.49 MB )
[12/04 17:01:17    110s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.15 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Started Clean cong LA ( Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:01:17    110s] (I)       Layer  2:     714236     18991        46      614866      737254    (45.47%) 
[12/04 17:01:17    110s] (I)       Layer  3:     827961     17315         0      482783      869337    (35.71%) 
[12/04 17:01:17    110s] (I)       Layer  4:     714071      8937        14      612829      739291    (45.32%) 
[12/04 17:01:17    110s] (I)       Layer  5:     720314      3818         0      613081      739039    (45.34%) 
[12/04 17:01:17    110s] (I)       Layer  6:     369766       386         0      295799      380261    (43.75%) 
[12/04 17:01:17    110s] (I)       Total:       3346348     49447        60     2619358     3465182    (43.05%) 
[12/04 17:01:17    110s] (I)       
[12/04 17:01:17    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:01:17    110s] [NR-eGR]                        OverCon            
[12/04 17:01:17    110s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:01:17    110s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:01:17    110s] [NR-eGR] ----------------------------------------------
[12/04 17:01:17    110s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:17    110s] [NR-eGR]  METAL2  (2)        42( 0.04%)   ( 0.04%) 
[12/04 17:01:17    110s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:17    110s] [NR-eGR]  METAL4  (4)        14( 0.01%)   ( 0.01%) 
[12/04 17:01:17    110s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:17    110s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:01:17    110s] [NR-eGR] ----------------------------------------------
[12/04 17:01:17    110s] [NR-eGR] Total               56( 0.01%)   ( 0.01%) 
[12/04 17:01:17    110s] [NR-eGR] 
[12/04 17:01:17    110s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.28 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Started Export 3D cong map ( Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       total 2D Cap : 3348324 = (1549228 H, 1799096 V)
[12/04 17:01:17    110s] (I)       Started Export 2D cong map ( Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:01:17    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:01:17    110s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.96 sec, Curr Mem: 1545.49 MB )
[12/04 17:01:17    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:1545.5M
[12/04 17:01:17    110s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:17    110s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:01:17    110s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:17    110s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:01:17    110s] [hotspot] +------------+---------------+---------------+
[12/04 17:01:17    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:01:17    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:01:17    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.015, MEM:1545.5M
[12/04 17:01:17    110s] Reported timing to dir ./timingReports
[12/04 17:01:17    110s] **optDesign ... cpu = 0:00:42, real = 0:00:49, mem = 1409.1M, totSessionCpu=0:01:50 **
[12/04 17:01:17    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1497.5M
[12/04 17:01:17    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1497.5M
[12/04 17:01:17    110s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:17    110s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:17    110s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:17    110s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:18    110s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:18    110s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:18    110s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:01:18    110s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 17:01:18    110s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.766  |  3.766  | 16.863  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   330   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:01:19    110s] Density: 4.587%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:51, mem = 1406.4M, totSessionCpu=0:01:50 **
[12/04 17:01:19    110s] *** Finished optDesign ***
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:43.1 real=0:00:52.9)
[12/04 17:01:19    110s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.5 real=0:00:00.6)
[12/04 17:01:19    110s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.3 real=0:00:00.9)
[12/04 17:01:19    110s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.5 real=0:00:02.2)
[12/04 17:01:19    110s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:34.7 real=0:00:37.1)
[12/04 17:01:19    110s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.6)
[12/04 17:01:19    110s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:01:19    110s] Deleting Lib Analyzer.
[12/04 17:01:19    110s] clean pInstBBox. size 0
[12/04 17:01:19    110s] All LLGs are deleted
[12/04 17:01:19    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[12/04 17:01:19    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1512.8M
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] TimeStamp Deleting Cell Server End ...
[12/04 17:01:19    110s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:01:19    110s] VSMManager cleared!
[12/04 17:01:19    110s] **place_opt_design ... cpu = 0:00:42, real = 0:00:51, mem = 1463.8M **
[12/04 17:01:19    110s] *** Finished GigaPlace ***
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:01:19    110s] Severity  ID               Count  Summary                                  
[12/04 17:01:19    110s] WARNING   IMPECO-560          20  The netlist is not unique, because the m...
[12/04 17:01:19    110s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:01:19    110s] WARNING   IMPOPT-3115          9  Netlist is not uniquified, optimization ...
[12/04 17:01:19    110s] WARNING   IMPOPT-3213         10  The netlist contains multi-instanciated ...
[12/04 17:01:19    110s] *** Message Summary: 40 warning(s), 0 error(s)
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] *** place_opt_design #1 [finish] : cpu/real = 0:00:41.9/0:00:50.4 (0.8), totSession cpu/real = 0:01:50.5/0:12:12.8 (0.2), mem = 1463.8M
[12/04 17:01:19    110s] 
[12/04 17:01:19    110s] =============================================================================================
[12/04 17:01:19    110s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 17:01:19    110s] =============================================================================================
[12/04 17:01:19    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:01:19    110s] ---------------------------------------------------------------------------------------------
[12/04 17:01:19    110s] [ InitOpt                ]      1   0:00:00.4  (   0.8 % )     0:00:02.8 /  0:00:01.2    0.4
[12/04 17:01:19    110s] [ GlobalOpt              ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.3    0.3
[12/04 17:01:19    110s] [ DrvOpt                 ]      4   0:00:01.9  (   3.9 % )     0:00:01.9 /  0:00:01.5    0.8
[12/04 17:01:19    110s] [ SimplifyNetlist        ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.5    0.8
[12/04 17:01:19    110s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:01:19    110s] [ AreaOpt                ]      2   0:00:01.8  (   3.6 % )     0:00:02.0 /  0:00:01.4    0.7
[12/04 17:01:19    110s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:01:19    110s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:01:19    110s] [ IncrReplace            ]      1   0:00:37.1  (  73.7 % )     0:00:37.7 /  0:00:35.3    0.9
[12/04 17:01:19    110s] [ RefinePlace            ]      2   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.2    0.5
[12/04 17:01:19    110s] [ EarlyGlobalRoute       ]      2   0:00:02.5  (   4.9 % )     0:00:02.5 /  0:00:00.4    0.2
[12/04 17:01:19    110s] [ ExtractRC              ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.2    0.6
[12/04 17:01:19    110s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/04 17:01:19    110s] [ FullDelayCalc          ]      3   0:00:01.4  (   2.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:01:19    110s] [ OptSummaryReport       ]      2   0:00:00.5  (   1.1 % )     0:00:02.3 /  0:00:00.9    0.4
[12/04 17:01:19    110s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:01:19    110s] [ DrvReport              ]      2   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.1    0.1
[12/04 17:01:19    110s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 17:01:19    110s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:01:19    110s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:01:19    110s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 17:01:19    110s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:01:19    110s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:01:19    110s] [ MISC                   ]          0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.4    0.5
[12/04 17:01:19    110s] ---------------------------------------------------------------------------------------------
[12/04 17:01:19    110s]  place_opt_design #1 TOTAL          0:00:50.4  ( 100.0 % )     0:00:50.4 /  0:00:41.9    0.8
[12/04 17:01:19    110s] ---------------------------------------------------------------------------------------------
[12/04 17:01:19    110s] 
[12/04 17:04:10    118s] <CMD> ccopt_design -cts
[12/04 17:04:10    118s] #% Begin ccopt_design (date=12/04 17:04:10, mem=1350.5M)
[12/04 17:04:10    118s] Turning off fast DC mode.
[12/04 17:04:10    118s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:58.9/0:15:04.6 (0.1), mem = 1454.2M
[12/04 17:04:10    118s] Runtime...
[12/04 17:04:10    118s] **INFO: User's settings:
[12/04 17:04:11    118s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/04 17:04:11    118s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/04 17:04:11    118s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/04 17:04:11    118s] setNanoRouteMode -timingEngine                      {}
[12/04 17:04:11    118s] setDesignMode -process                              180
[12/04 17:04:11    118s] setExtractRCMode -coupling_c_th                     3
[12/04 17:04:11    118s] setExtractRCMode -engine                            preRoute
[12/04 17:04:11    118s] setExtractRCMode -relative_c_th                     0.03
[12/04 17:04:11    118s] setExtractRCMode -total_c_th                        5
[12/04 17:04:11    118s] setDelayCalMode -enable_high_fanout                 true
[12/04 17:04:11    118s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/04 17:04:11    118s] setDelayCalMode -engine                             aae
[12/04 17:04:11    118s] setDelayCalMode -ignoreNetLoad                      false
[12/04 17:04:11    118s] setDelayCalMode -socv_accuracy_mode                 low
[12/04 17:04:11    118s] setPlaceMode -place_design_floorplan_mode           false
[12/04 17:04:11    118s] setPlaceMode -place_detail_check_route              false
[12/04 17:04:11    118s] setPlaceMode -place_detail_preserve_routing         true
[12/04 17:04:11    118s] setPlaceMode -place_detail_remove_affected_routing  false
[12/04 17:04:11    118s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/04 17:04:11    118s] setPlaceMode -place_global_clock_gate_aware         true
[12/04 17:04:11    118s] setPlaceMode -place_global_cong_effort              auto
[12/04 17:04:11    118s] setPlaceMode -place_global_ignore_scan              true
[12/04 17:04:11    118s] setPlaceMode -place_global_ignore_spare             false
[12/04 17:04:11    118s] setPlaceMode -place_global_module_aware_spare       false
[12/04 17:04:11    118s] setPlaceMode -place_global_place_io_pins            true
[12/04 17:04:11    118s] setPlaceMode -place_global_reorder_scan             true
[12/04 17:04:11    118s] setPlaceMode -powerDriven                           false
[12/04 17:04:11    118s] setPlaceMode -timingDriven                          true
[12/04 17:04:11    118s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/04 17:04:11    118s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/04 17:04:11    118s] 
[12/04 17:04:11    118s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/04 17:04:11    118s] (ccopt_design): create_ccopt_clock_tree_spec
[12/04 17:04:11    118s] Creating clock tree spec for modes (timing configs): constraint
[12/04 17:04:11    118s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/04 17:04:11    118s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 17:04:11    118s] 
[12/04 17:04:11    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:04:11    118s] Summary for sequential cells identification: 
[12/04 17:04:11    118s]   Identified SBFF number: 4
[12/04 17:04:11    118s]   Identified MBFF number: 0
[12/04 17:04:11    118s]   Identified SB Latch number: 0
[12/04 17:04:11    118s]   Identified MB Latch number: 0
[12/04 17:04:11    118s]   Not identified SBFF number: 0
[12/04 17:04:11    118s]   Not identified MBFF number: 0
[12/04 17:04:11    118s]   Not identified SB Latch number: 0
[12/04 17:04:11    118s]   Not identified MB Latch number: 0
[12/04 17:04:11    118s]   Number of sequential cells which are not FFs: 0
[12/04 17:04:11    118s]  Visiting view : wc
[12/04 17:04:11    118s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 17:04:11    118s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 17:04:11    118s]  Visiting view : bc
[12/04 17:04:11    118s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 17:04:11    118s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 17:04:11    118s] TLC MultiMap info (StdDelay):
[12/04 17:04:11    118s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:04:11    118s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:04:11    118s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:04:11    118s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:04:11    118s]  Setting StdDelay to: 40.9ps
[12/04 17:04:11    118s] 
[12/04 17:04:11    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:04:11    118s] Reset timing graph...
[12/04 17:04:11    118s] Ignoring AAE DB Resetting ...
[12/04 17:04:11    118s] Reset timing graph done.
[12/04 17:04:11    118s] Ignoring AAE DB Resetting ...
[12/04 17:04:11    118s] Analyzing clock structure...
[12/04 17:04:11    118s] Analyzing clock structure done.
[12/04 17:04:11    119s] Reset timing graph...
[12/04 17:04:11    119s] Ignoring AAE DB Resetting ...
[12/04 17:04:11    119s] Reset timing graph done.
[12/04 17:04:11    119s] Extracting original clock gating for clk...
[12/04 17:04:11    119s]   clock_tree clk contains 330 sinks and 0 clock gates.
[12/04 17:04:11    119s]   Extraction for clk complete.
[12/04 17:04:11    119s] Extracting original clock gating for clk done.
[12/04 17:04:11    119s] The skew group clk/constraint was created. It contains 330 sinks and 1 sources.
[12/04 17:04:11    119s] Checking clock tree convergence...
[12/04 17:04:11    119s] Checking clock tree convergence done.
[12/04 17:04:11    119s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/04 17:04:11    119s] Set place::cacheFPlanSiteMark to 1
[12/04 17:04:11    119s] CCOpt::Phase::Initialization...
[12/04 17:04:11    119s] Check Prerequisites...
[12/04 17:04:11    119s] Leaving CCOpt scope - CheckPlace...
[12/04 17:04:11    119s] OPERPROF: Starting checkPlace at level 1, MEM:1456.2M
[12/04 17:04:11    119s] z: 2, totalTracks: 1
[12/04 17:04:11    119s] z: 4, totalTracks: 1
[12/04 17:04:11    119s] z: 6, totalTracks: 1
[12/04 17:04:11    119s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:04:11    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1456.2M
[12/04 17:04:11    119s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1456.2M
[12/04 17:04:11    119s] Core basic site is core7T
[12/04 17:04:11    119s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1456.2M
[12/04 17:04:11    119s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1456.2M
[12/04 17:04:11    119s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:04:11    119s] SiteArray: use 2,867,200 bytes
[12/04 17:04:11    119s] SiteArray: current memory after site array memory allocation 1456.2M
[12/04 17:04:11    119s] SiteArray: FP blocked sites are writable
[12/04 17:04:11    119s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.024, MEM:1456.2M
[12/04 17:04:11    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.027, MEM:1456.2M
[12/04 17:04:11    119s] Begin checking placement ... (start mem=1456.2M, init mem=1456.2M)
[12/04 17:04:11    119s] Begin checking exclusive groups violation ...
[12/04 17:04:11    119s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 17:04:11    119s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] Running CheckPlace using 1 thread in normal mode...
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] ...checkPlace normal is done!
[12/04 17:04:11    119s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1456.2M
[12/04 17:04:11    119s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.007, MEM:1456.2M
[12/04 17:04:11    119s] *info: Placed = 4511          
[12/04 17:04:11    119s] *info: Unplaced = 0           
[12/04 17:04:11    119s] Placement Density:4.59%(68179/1486254)
[12/04 17:04:11    119s] Placement Density (including fixed std cells):4.59%(68179/1486254)
[12/04 17:04:11    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1456.2M
[12/04 17:04:11    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.002, MEM:1456.2M
[12/04 17:04:11    119s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1456.2M)
[12/04 17:04:11    119s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.097, MEM:1456.2M
[12/04 17:04:11    119s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:04:11    119s] Innovus will update I/O latencies
[12/04 17:04:11    119s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:04:11    119s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:04:11    119s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 17:04:11    119s] Type 'man IMPECO-560' for more detail.
[12/04 17:04:11    119s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_engine'.

[12/04 17:04:11    119s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:04:11    119s] Severity  ID               Count  Summary                                  
[12/04 17:04:11    119s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/04 17:04:11    119s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[12/04 17:04:11    119s] *** Message Summary: 1 warning(s), 1 error(s)
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.2/0:00:00.5 (0.5), totSession cpu/real = 0:01:59.1/0:15:05.1 (0.1), mem = 1456.2M
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] =============================================================================================
[12/04 17:04:11    119s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/04 17:04:11    119s] =============================================================================================
[12/04 17:04:11    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:04:11    119s] ---------------------------------------------------------------------------------------------
[12/04 17:04:11    119s] [ CellServerInit         ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:04:11    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:04:11    119s] [ MISC                   ]          0:00:00.4  (  92.4 % )     0:00:00.4 /  0:00:00.2    0.5
[12/04 17:04:11    119s] ---------------------------------------------------------------------------------------------
[12/04 17:04:11    119s]  ccopt_design #1 TOTAL              0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.5
[12/04 17:04:11    119s] ---------------------------------------------------------------------------------------------
[12/04 17:04:11    119s] 
[12/04 17:04:11    119s] #% End ccopt_design (date=12/04 17:04:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=1350.5M, current mem=1326.7M)
[12/04 17:04:11    119s] 
[12/04 17:06:55    127s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 17:06:56    127s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[12/04 17:07:39    129s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/04 17:07:39    129s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/04 17:07:39    129s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/04 17:07:39    129s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/04 17:07:39    129s] Running Native NanoRoute ...
[12/04 17:07:39    129s] <CMD> routeDesign -globalDetail
[12/04 17:07:39    129s] ### Time Record (routeDesign) is installed.
[12/04 17:07:39    129s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.84 (MB), peak = 1537.84 (MB)
[12/04 17:07:39    129s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/04 17:07:39    129s] **INFO: User settings:
[12/04 17:07:39    129s] setNanoRouteMode -drouteEndIteration                            1
[12/04 17:07:39    129s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[12/04 17:07:39    129s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/04 17:07:39    129s] setNanoRouteMode -grouteExpTdStdDelay                           40.9
[12/04 17:07:39    129s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/04 17:07:39    129s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/04 17:07:39    129s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/04 17:07:39    129s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/04 17:07:39    129s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/04 17:07:39    129s] setNanoRouteMode -routeWithSiDriven                             true
[12/04 17:07:39    129s] setNanoRouteMode -routeWithTimingDriven                         true
[12/04 17:07:39    129s] setNanoRouteMode -timingEngine                                  {}
[12/04 17:07:39    129s] setDesignMode -process                                          180
[12/04 17:07:39    129s] setExtractRCMode -coupling_c_th                                 3
[12/04 17:07:39    129s] setExtractRCMode -engine                                        preRoute
[12/04 17:07:39    129s] setExtractRCMode -relative_c_th                                 0.03
[12/04 17:07:39    129s] setExtractRCMode -total_c_th                                    5
[12/04 17:07:39    129s] setDelayCalMode -enable_high_fanout                             true
[12/04 17:07:39    129s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/04 17:07:39    129s] setDelayCalMode -engine                                         aae
[12/04 17:07:39    129s] setDelayCalMode -ignoreNetLoad                                  false
[12/04 17:07:39    129s] setDelayCalMode -socv_accuracy_mode                             low
[12/04 17:07:39    129s] setSIMode -separate_delta_delay_on_data                         true
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] #wc has no qx tech file defined
[12/04 17:07:39    129s] #No active RC corner or QRC tech file is missing.
[12/04 17:07:39    129s] #**INFO: setDesignMode -flowEffort standard
[12/04 17:07:39    129s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/04 17:07:39    129s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/04 17:07:39    129s] OPERPROF: Starting checkPlace at level 1, MEM:1446.2M
[12/04 17:07:39    129s] z: 2, totalTracks: 1
[12/04 17:07:39    129s] z: 4, totalTracks: 1
[12/04 17:07:39    129s] z: 6, totalTracks: 1
[12/04 17:07:39    129s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:07:39    129s] All LLGs are deleted
[12/04 17:07:39    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1446.2M
[12/04 17:07:39    129s] Core basic site is core7T
[12/04 17:07:39    129s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1446.2M
[12/04 17:07:39    129s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:07:39    129s] SiteArray: use 2,867,200 bytes
[12/04 17:07:39    129s] SiteArray: current memory after site array memory allocation 1446.2M
[12/04 17:07:39    129s] SiteArray: FP blocked sites are writable
[12/04 17:07:39    129s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.019, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.022, MEM:1446.2M
[12/04 17:07:39    129s] Begin checking placement ... (start mem=1446.2M, init mem=1446.2M)
[12/04 17:07:39    129s] Begin checking exclusive groups violation ...
[12/04 17:07:39    129s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 17:07:39    129s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] Running CheckPlace using 1 thread in normal mode...
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] ...checkPlace normal is done!
[12/04 17:07:39    129s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.002, MEM:1446.2M
[12/04 17:07:39    129s] *info: Placed = 4511          
[12/04 17:07:39    129s] *info: Unplaced = 0           
[12/04 17:07:39    129s] Placement Density:4.59%(68179/1486254)
[12/04 17:07:39    129s] Placement Density (including fixed std cells):4.59%(68179/1486254)
[12/04 17:07:39    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1446.2M
[12/04 17:07:39    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1446.2M
[12/04 17:07:39    129s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1446.2M)
[12/04 17:07:39    129s] OPERPROF: Finished checkPlace at level 1, CPU:0.035, REAL:0.106, MEM:1446.2M
[12/04 17:07:39    129s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/04 17:07:39    129s] *** Changed status on (0) nets in Clock.
[12/04 17:07:39    129s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1446.2M) ***
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] globalDetailRoute
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] ### Time Record (globalDetailRoute) is installed.
[12/04 17:07:39    129s] #Start globalDetailRoute on Sun Dec  4 17:07:39 2022
[12/04 17:07:39    129s] #
[12/04 17:07:39    129s] ### Time Record (Pre Callback) is installed.
[12/04 17:07:39    129s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:07:39    129s] ### Time Record (DB Import) is installed.
[12/04 17:07:39    129s] ### Time Record (Timing Data Generation) is installed.
[12/04 17:07:39    129s] #Generating timing data, please wait...
[12/04 17:07:39    129s] #4586 total nets, 4529 already routed, 4529 will ignore in trialRoute
[12/04 17:07:39    129s] ### run_trial_route starts on Sun Dec  4 17:07:39 2022 with memory = 1327.84 (MB), peak = 1537.84 (MB)
[12/04 17:07:39    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/04 17:07:39    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/04 17:07:39    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/04 17:07:39    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/04 17:07:39    129s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:39    129s] ### dump_timing_file starts on Sun Dec  4 17:07:39 2022 with memory = 1340.08 (MB), peak = 1537.84 (MB)
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:07:39    129s] 
[12/04 17:07:39    129s] TimeStamp Deleting Cell Server End ...
[12/04 17:07:39    129s] ### extractRC starts on Sun Dec  4 17:07:39 2022 with memory = 1340.08 (MB), peak = 1537.84 (MB)
[12/04 17:07:39    129s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:07:39    129s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:39    129s] #Dump tif for version 2.1
[12/04 17:07:39    129s] End AAE Lib Interpolated Model. (MEM=1462.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:07:39    130s] Total number of fetched objects 4581
[12/04 17:07:39    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:07:39    130s] End delay calculation. (MEM=1487.42 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:07:40    130s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1327.56 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] #Done generating timing data.
[12/04 17:07:40    130s] ### Time Record (Timing Data Generation) is uninstalled.
[12/04 17:07:40    130s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:07:40    130s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/04 17:07:40    130s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:07:40    130s] ### Net info: total nets: 4631
[12/04 17:07:40    130s] ### Net info: dirty nets: 21
[12/04 17:07:40    130s] ### Net info: marked as disconnected nets: 0
[12/04 17:07:40    130s] #num needed restored net=0
[12/04 17:07:40    130s] #need_extraction net=0 (total=4631)
[12/04 17:07:40    130s] ### Net info: fully routed nets: 0
[12/04 17:07:40    130s] ### Net info: trivial (< 2 pins) nets: 102
[12/04 17:07:40    130s] ### Net info: unrouted nets: 4529
[12/04 17:07:40    130s] ### Net info: re-extraction nets: 0
[12/04 17:07:40    130s] ### Net info: ignored nets: 0
[12/04 17:07:40    130s] ### Net info: skip routing nets: 0
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:07:40    130s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:07:40    130s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:07:40    130s] #Start reading timing information from file .timing_file_3938147.tif.gz ...
[12/04 17:07:40    130s] #Read in timing information for 52 ports, 4569 instances from timing file .timing_file_3938147.tif.gz.
[12/04 17:07:40    130s] ### import design signature (3): route=1633413253 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2145042002 dirty_area=1798751119 del_dirty_area=0 cell=678497600 placement=1384453285 pin_access=1 inst_pattern=1 halo=0
[12/04 17:07:40    130s] ### Time Record (DB Import) is uninstalled.
[12/04 17:07:40    130s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/04 17:07:40    130s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca610c664ca5ac6e15a559231a63c79283
[12/04 17:07:40    130s] #       258387be7da9d425956b6246f874dcfdbae5eab43f0061748bd9c621cdce08c58121954c
[12/04 17:07:40    130s] #       6c30e5f8c2e8393c7dbc92c572f5f67e642c0784a4b1ded4a65fc3e04c0fce78dfd8faf9
[12/04 17:07:40    130s] #       974801956e9d81e4b3ebda35945f56df9a0b94a6d243ebff70ce18d0e98a822310249038
[12/04 17:07:40    130s] #       df87db51a3527affeb8809f3a5e0fbe1c1ce02e7b3b810b3b8c4399c0b059c6e15fd3990
[12/04 17:07:40    130s] #       546da7fdf8945c897814997c202f213320bbe2b82f8add74fc28721e5b8c6014906b535f
[12/04 17:07:40    130s] #       23b564488638af6da9fb32586387db7f9201b19d35934a89fba4474dce6386d134071159
[12/04 17:07:40    130s] #       7e9ae5f13a93fd3c7d03f5f718d5
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### Time Record (Data Preparation) is installed.
[12/04 17:07:40    130s] #RTESIG:78da95d34d4fc320180060cffe8a376c879a6c9397523e8e33d9b59a657a5dd0d2ad4947
[12/04 17:07:40    130s] #       93420ffe7bd17899a965e5084fde2f60b17cdbed8130bac162ed9116478472cf904a26d6
[12/04 17:07:40    130s] #       98737c64f4188f5e9fc8fd62f9fc72604c0142d6b8604fb65fc1e06d0fde86d0b8d3c32f
[12/04 17:07:40    130s] #       91026ad37a0bd97bd7b52ba83e9db9341f50d9da0c6df8c3396340a7230a8e409040e643
[12/04 17:07:40    130s] #       1f77478dcee975d61113fbcb21f4c38d9545ce6771216671897338171a38dd68fabd20ab
[12/04 17:07:40    130s] #       dbce84f12eb916e95114f28679095900d996875d596ea7c78f42f1d4c38846033937a773
[12/04 17:07:40    130s] #       22968c93213e185799be8ad6bae1f29f64405ce7eca45218e3fd349b48acc5f5958c1ac5
[12/04 17:07:40    130s] #       5386d15c8148fc125aa8749cc97aeebe00ed7f2584
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:07:40    130s] ### Time Record (Global Routing) is installed.
[12/04 17:07:40    130s] ### Time Record (Global Routing) is uninstalled.
[12/04 17:07:40    130s] #Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
[12/04 17:07:40    130s] #Total number of routable nets = 4529.
[12/04 17:07:40    130s] #Total number of nets in the design = 4631.
[12/04 17:07:40    130s] #4529 routable nets do not have any wires.
[12/04 17:07:40    130s] #4529 nets will be global routed.
[12/04 17:07:40    130s] ### Time Record (Data Preparation) is installed.
[12/04 17:07:40    130s] #Start routing data preparation on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Minimum voltage of a net in the design = 0.000.
[12/04 17:07:40    130s] #Maximum voltage of a net in the design = 1.980.
[12/04 17:07:40    130s] #Voltage range [0.000 - 1.980] has 4629 nets.
[12/04 17:07:40    130s] #Voltage range [1.620 - 1.980] has 1 net.
[12/04 17:07:40    130s] #Voltage range [0.000 - 0.000] has 1 net.
[12/04 17:07:40    130s] ### Time Record (Cell Pin Access) is installed.
[12/04 17:07:40    130s] #Rebuild pin access data for design.
[12/04 17:07:40    130s] #Initial pin access analysis.
[12/04 17:07:40    130s] #Detail pin access analysis.
[12/04 17:07:40    130s] ### Time Record (Cell Pin Access) is uninstalled.
[12/04 17:07:40    130s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/04 17:07:40    130s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:07:40    130s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:07:40    130s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:07:40    130s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:07:40    130s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/04 17:07:40    130s] #Monitoring time of adding inner blkg by smac
[12/04 17:07:40    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.77 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] #Regenerating Ggrids automatically.
[12/04 17:07:40    130s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/04 17:07:40    130s] #Using automatically generated G-grids.
[12/04 17:07:40    130s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/04 17:07:40    130s] #Done routing data preparation.
[12/04 17:07:40    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.53 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Finished routing data preparation on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Cpu time = 00:00:00
[12/04 17:07:40    130s] #Elapsed time = 00:00:00
[12/04 17:07:40    130s] #Increased memory = 10.61 (MB)
[12/04 17:07:40    130s] #Total memory = 1341.53 (MB)
[12/04 17:07:40    130s] #Peak memory = 1537.84 (MB)
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:07:40    130s] ### Time Record (Global Routing) is installed.
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Start global routing on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Start global routing initialization on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Number of eco nets is 0
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Start global routing data preparation on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### build_merged_routing_blockage_rect_list starts on Sun Dec  4 17:07:40 2022 with memory = 1341.53 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] #Start routing resource analysis on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### init_is_bin_blocked starts on Sun Dec  4 17:07:40 2022 with memory = 1341.53 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### adjust_flow_cap starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### adjust_partial_route_blockage starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### set_via_blocked starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### copy_flow starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] #Routing resource analysis is done on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### report_flow_cap starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] #  Resource Analysis:
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/04 17:07:40    130s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/04 17:07:40    130s] #  --------------------------------------------------------------
[12/04 17:07:40    130s] #  METAL1         H        1120        1963       42436    48.49%
[12/04 17:07:40    130s] #  METAL2         V        1598        1485       42436    45.64%
[12/04 17:07:40    130s] #  METAL3         H        1856        1227       42436    36.30%
[12/04 17:07:40    130s] #  METAL4         V        1607        1476       42436    45.59%
[12/04 17:07:40    130s] #  METAL5         H        1621        1462       42436    45.55%
[12/04 17:07:40    130s] #  METAL6         V         822         719       42436    45.51%
[12/04 17:07:40    130s] #  --------------------------------------------------------------
[12/04 17:07:40    130s] #  Total                   8625      48.92%      254616    44.51%
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### analyze_m2_tracks starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### report_initial_resource starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### mark_pg_pins_accessibility starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### set_net_region starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #Global routing data preparation is done on Sun Dec  4 17:07:40 2022
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] #
[12/04 17:07:40    130s] ### prepare_level starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init level 1 starts on Sun Dec  4 17:07:40 2022 with memory = 1345.31 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### Level 1 hgrid = 206 X 206
[12/04 17:07:40    130s] ### init level 2 starts on Sun Dec  4 17:07:40 2022 with memory = 1345.61 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### Level 2 hgrid = 52 X 52  (large_net only)
[12/04 17:07:40    130s] ### init level 3 starts on Sun Dec  4 17:07:40 2022 with memory = 1346.40 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### Level 3 hgrid = 13 X 13  (large_net only)
[12/04 17:07:40    130s] ### prepare_level_flow starts on Sun Dec  4 17:07:40 2022 with memory = 1346.66 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init_flow_edge starts on Sun Dec  4 17:07:40 2022 with memory = 1346.66 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### init_flow_edge starts on Sun Dec  4 17:07:40 2022 with memory = 1349.26 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### init_flow_edge starts on Sun Dec  4 17:07:40 2022 with memory = 1349.26 (MB), peak = 1537.84 (MB)
[12/04 17:07:40    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:40    130s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    130s] #
[12/04 17:07:41    130s] #Global routing initialization is done on Sun Dec  4 17:07:41 2022
[12/04 17:07:41    130s] #
[12/04 17:07:41    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.38 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    130s] #
[12/04 17:07:41    130s] ### routing large nets 
[12/04 17:07:41    130s] #start global routing iteration 1...
[12/04 17:07:41    130s] ### init_flow_edge starts on Sun Dec  4 17:07:41 2022 with memory = 1349.38 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    130s] ### routing at level 3 (topmost level) iter 0
[12/04 17:07:41    130s] ### Uniform Hboxes (3x3)
[12/04 17:07:41    130s] ### routing at level 2 iter 0 for 0 hboxes
[12/04 17:07:41    131s] ### Uniform Hboxes (13x13)
[12/04 17:07:41    131s] ### routing at level 1 iter 0 for 0 hboxes
[12/04 17:07:41    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.24 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] #
[12/04 17:07:41    131s] #start global routing iteration 2...
[12/04 17:07:41    131s] ### init_flow_edge starts on Sun Dec  4 17:07:41 2022 with memory = 1359.24 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    131s] ### cal_flow starts on Sun Dec  4 17:07:41 2022 with memory = 1359.55 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    131s] ### routing at level 1 (topmost level) iter 0
[12/04 17:07:41    131s] ### measure_qor starts on Sun Dec  4 17:07:41 2022 with memory = 1362.13 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] ### measure_congestion starts on Sun Dec  4 17:07:41 2022 with memory = 1362.13 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    131s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:41    131s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1359.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:41    131s] #
[12/04 17:07:41    131s] #start global routing iteration 3...
[12/04 17:07:41    131s] ### routing at level 1 (topmost level) iter 1
[12/04 17:07:42    131s] ### measure_qor starts on Sun Dec  4 17:07:42 2022 with memory = 1360.30 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### measure_congestion starts on Sun Dec  4 17:07:42 2022 with memory = 1360.30 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] ### route_end starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
[12/04 17:07:42    131s] #Total number of routable nets = 4529.
[12/04 17:07:42    131s] #Total number of nets in the design = 4631.
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #4529 routable nets have routed wires.
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #Routed nets constraints summary:
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #        Rules   Unconstrained  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #      Default            4529  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #        Total            4529  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #Routing constraints summary of the whole design:
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #        Rules   Unconstrained  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #      Default            4529  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #        Total            4529  
[12/04 17:07:42    131s] #-----------------------------
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] ### cal_base_flow starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### init_flow_edge starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### cal_flow starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### report_overcon starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #                 OverCon       OverCon       OverCon          
[12/04 17:07:42    131s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/04 17:07:42    131s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[12/04 17:07:42    131s] #  --------------------------------------------------------------------------
[12/04 17:07:42    131s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[12/04 17:07:42    131s] #  METAL2       98(0.42%)     57(0.25%)      8(0.03%)   (0.70%)     0.07  
[12/04 17:07:42    131s] #  METAL3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.07  
[12/04 17:07:42    131s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/04 17:07:42    131s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/04 17:07:42    131s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/04 17:07:42    131s] #  --------------------------------------------------------------------------
[12/04 17:07:42    131s] #     Total     98(0.07%)     57(0.04%)      8(0.01%)   (0.11%)
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/04 17:07:42    131s] #  Overflow after GR: 0.00% H + 0.11% V
[12/04 17:07:42    131s] #
[12/04 17:07:42    131s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### cal_base_flow starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### init_flow_edge starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### cal_flow starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### export_cong_map starts on Sun Dec  4 17:07:42 2022 with memory = 1357.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### PDZT_Export::export_cong_map starts on Sun Dec  4 17:07:42 2022 with memory = 1357.52 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    131s] ### import_cong_map starts on Sun Dec  4 17:07:42 2022 with memory = 1357.52 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    131s] #Hotspot report including placement blocked areas
[12/04 17:07:42    131s] OPERPROF: Starting HotSpotCal at level 1, MEM:1450.2M
[12/04 17:07:42    131s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:07:42    131s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/04 17:07:42    131s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:07:42    131s] [hotspot] |   METAL1(H)    |              0.44 |              0.89 |   533.12   815.36   564.48   846.72 |
[12/04 17:07:42    131s] [hotspot] |   METAL2(V)    |              6.44 |             15.33 |   548.79   987.84   595.84  1019.20 |
[12/04 17:07:42    131s] [hotspot] |   METAL3(H)    |              0.89 |              5.33 |   470.39   125.44   501.75   156.80 |
[12/04 17:07:42    132s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[12/04 17:07:42    132s] [hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[12/04 17:07:42    132s] [hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[12/04 17:07:42    132s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:07:42    132s] [hotspot] |      worst     | (METAL2)     6.44 | (METAL2)    15.33 |                                     |
[12/04 17:07:42    132s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:07:42    132s] [hotspot] |   all layers   |              0.89 |              5.33 |                                     |
[12/04 17:07:42    132s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:07:42    132s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 5.33 (area is in unit of 4 std-cell row bins)
[12/04 17:07:42    132s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.89/5.33 (area is in unit of 4 std-cell row bins)
[12/04 17:07:42    132s] [hotspot] max/total 0.89/5.33, big hotspot (>10) total 0.00
[12/04 17:07:42    132s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] |  1  |   470.39   125.44   501.75   156.80 |        0.89   |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] |  2  |  1050.56   125.44  1081.91   156.80 |        0.89   |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] |  3  |   235.19  1568.00   266.56  1599.36 |        0.89   |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] |  4  |   721.27   125.44   752.63   156.80 |        0.44   |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] [hotspot] |  5  |  1301.43   125.44  1332.80   156.80 |        0.44   |
[12/04 17:07:42    132s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:07:42    132s] Top 5 hotspots total area: 3.56
[12/04 17:07:42    132s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.085, REAL:0.121, MEM:1450.2M
[12/04 17:07:42    132s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### update starts on Sun Dec  4 17:07:42 2022 with memory = 1358.55 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] #Complete Global Routing.
[12/04 17:07:42    132s] #Total wire length = 155518 um.
[12/04 17:07:42    132s] #Total half perimeter of net bounding box = 152850 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL1 = 9290 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL2 = 45436 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL3 = 55331 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL4 = 35742 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL5 = 9719 um.
[12/04 17:07:42    132s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:07:42    132s] #Total number of vias = 22348
[12/04 17:07:42    132s] #Up-Via Summary (total 22348):
[12/04 17:07:42    132s] #           
[12/04 17:07:42    132s] #-----------------------
[12/04 17:07:42    132s] # METAL1          12680
[12/04 17:07:42    132s] # METAL2           7072
[12/04 17:07:42    132s] # METAL3           2329
[12/04 17:07:42    132s] # METAL4            267
[12/04 17:07:42    132s] #-----------------------
[12/04 17:07:42    132s] #                 22348 
[12/04 17:07:42    132s] #
[12/04 17:07:42    132s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### report_overcon starts on Sun Dec  4 17:07:42 2022 with memory = 1359.07 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### report_overcon starts on Sun Dec  4 17:07:42 2022 with memory = 1359.07 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] #Max overcon = 6 tracks.
[12/04 17:07:42    132s] #Total overcon = 0.11%.
[12/04 17:07:42    132s] #Worst layer Gcell overcon rate = 0.00%.
[12/04 17:07:42    132s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### global_route design signature (6): route=91635034 net_attr=1816192262
[12/04 17:07:42    132s] #
[12/04 17:07:42    132s] #Global routing statistics:
[12/04 17:07:42    132s] #Cpu time = 00:00:01
[12/04 17:07:42    132s] #Elapsed time = 00:00:02
[12/04 17:07:42    132s] #Increased memory = 13.19 (MB)
[12/04 17:07:42    132s] #Total memory = 1354.71 (MB)
[12/04 17:07:42    132s] #Peak memory = 1537.84 (MB)
[12/04 17:07:42    132s] #
[12/04 17:07:42    132s] #Finished global routing on Sun Dec  4 17:07:42 2022
[12/04 17:07:42    132s] #
[12/04 17:07:42    132s] #
[12/04 17:07:42    132s] ### Time Record (Global Routing) is uninstalled.
[12/04 17:07:42    132s] ### Time Record (Data Preparation) is installed.
[12/04 17:07:42    132s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:07:42    132s] ### track-assign external-init starts on Sun Dec  4 17:07:42 2022 with memory = 1350.98 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] ### Time Record (Track Assignment) is installed.
[12/04 17:07:42    132s] ### Time Record (Track Assignment) is uninstalled.
[12/04 17:07:42    132s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1350.98 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] ### track-assign engine-init starts on Sun Dec  4 17:07:42 2022 with memory = 1350.98 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] ### Time Record (Track Assignment) is installed.
[12/04 17:07:42    132s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:42    132s] ### track-assign core-engine starts on Sun Dec  4 17:07:42 2022 with memory = 1350.98 (MB), peak = 1537.84 (MB)
[12/04 17:07:42    132s] #Start Track Assignment.
[12/04 17:07:43    132s] #Done with 4552 horizontal wires in 7 hboxes and 4867 vertical wires in 7 hboxes.
[12/04 17:07:43    132s] #Done with 1016 horizontal wires in 7 hboxes and 806 vertical wires in 7 hboxes.
[12/04 17:07:43    132s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[12/04 17:07:43    132s] #
[12/04 17:07:43    132s] #Track assignment summary:
[12/04 17:07:43    132s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/04 17:07:43    132s] #------------------------------------------------------------------------
[12/04 17:07:43    132s] # METAL1      9486.00 	  0.00%  	  0.00% 	  0.00%
[12/04 17:07:43    132s] # METAL2     45156.44 	  0.32%  	  0.18% 	  0.12%
[12/04 17:07:43    132s] # METAL3     54167.12 	  0.06%  	  0.00% 	  0.00%
[12/04 17:07:43    132s] # METAL4     35466.76 	  0.03%  	  0.00% 	  0.00%
[12/04 17:07:43    132s] # METAL5      9740.36 	  0.00%  	  0.00% 	  0.00%
[12/04 17:07:43    132s] # METAL6         0.00 	  0.00%  	  0.00% 	  0.00%
[12/04 17:07:43    132s] #------------------------------------------------------------------------
[12/04 17:07:43    132s] # All      154016.69  	  0.12% 	  0.05% 	  0.00%
[12/04 17:07:43    132s] #Complete Track Assignment.
[12/04 17:07:43    132s] #Total wire length = 152767 um.
[12/04 17:07:43    132s] #Total half perimeter of net bounding box = 152850 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL1 = 9458 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL2 = 44545 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL3 = 53731 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL4 = 35321 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL5 = 9712 um.
[12/04 17:07:43    132s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:07:43    132s] #Total number of vias = 22348
[12/04 17:07:43    132s] #Up-Via Summary (total 22348):
[12/04 17:07:43    132s] #           
[12/04 17:07:43    132s] #-----------------------
[12/04 17:07:43    132s] # METAL1          12680
[12/04 17:07:43    132s] # METAL2           7072
[12/04 17:07:43    132s] # METAL3           2329
[12/04 17:07:43    132s] # METAL4            267
[12/04 17:07:43    132s] #-----------------------
[12/04 17:07:43    132s] #                 22348 
[12/04 17:07:43    132s] #
[12/04 17:07:43    132s] ### track_assign design signature (9): route=263675269
[12/04 17:07:43    132s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[12/04 17:07:43    132s] ### Time Record (Track Assignment) is uninstalled.
[12/04 17:07:43    132s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1351.01 (MB), peak = 1537.84 (MB)
[12/04 17:07:43    132s] #
[12/04 17:07:43    132s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/04 17:07:43    132s] #Cpu time = 00:00:02
[12/04 17:07:43    132s] #Elapsed time = 00:00:03
[12/04 17:07:43    132s] #Increased memory = 20.10 (MB)
[12/04 17:07:43    132s] #Total memory = 1351.01 (MB)
[12/04 17:07:43    132s] #Peak memory = 1537.84 (MB)
[12/04 17:07:43    132s] ### Time Record (Detail Routing) is installed.
[12/04 17:07:43    132s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/04 17:07:43    132s] #
[12/04 17:07:43    132s] #Start Detail Routing..
[12/04 17:07:43    132s] #start initial detail routing ...
[12/04 17:07:43    132s] ### Design has 0 dirty nets
[12/04 17:08:00    149s] #   number of violations = 160
[12/04 17:08:00    149s] #
[12/04 17:08:00    149s] #    By Layer and Type :
[12/04 17:08:00    149s] #	         MetSpc    Short   CutSpc   Totals
[12/04 17:08:00    149s] #	METAL1       82       33       14      129
[12/04 17:08:00    149s] #	METAL2       15       16        0       31
[12/04 17:08:00    149s] #	Totals       97       49       14      160
[12/04 17:08:00    149s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1363.68 (MB), peak = 1537.84 (MB)
[12/04 17:08:00    149s] #start 1st optimization iteration ...
[12/04 17:08:01    150s] #   number of violations = 0
[12/04 17:08:01    150s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.94 (MB), peak = 1537.84 (MB)
[12/04 17:08:01    150s] #Complete Detail Routing.
[12/04 17:08:01    150s] #Total wire length = 165179 um.
[12/04 17:08:01    150s] #Total half perimeter of net bounding box = 152850 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL1 = 12661 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL2 = 58424 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL3 = 54390 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL4 = 30664 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL5 = 9041 um.
[12/04 17:08:01    150s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:08:01    150s] #Total number of vias = 25611
[12/04 17:08:01    150s] #Up-Via Summary (total 25611):
[12/04 17:08:01    150s] #           
[12/04 17:08:01    150s] #-----------------------
[12/04 17:08:01    150s] # METAL1          13842
[12/04 17:08:01    150s] # METAL2           9296
[12/04 17:08:01    150s] # METAL3           2214
[12/04 17:08:01    150s] # METAL4            259
[12/04 17:08:01    150s] #-----------------------
[12/04 17:08:01    150s] #                 25611 
[12/04 17:08:01    150s] #
[12/04 17:08:01    150s] #Total number of DRC violations = 0
[12/04 17:08:01    150s] ### Time Record (Detail Routing) is uninstalled.
[12/04 17:08:01    150s] #Cpu time = 00:00:18
[12/04 17:08:01    150s] #Elapsed time = 00:00:18
[12/04 17:08:01    150s] #Increased memory = 12.26 (MB)
[12/04 17:08:01    150s] #Total memory = 1363.27 (MB)
[12/04 17:08:01    150s] #Peak memory = 1537.84 (MB)
[12/04 17:08:01    150s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:08:02    150s] ### Time Record (Post Route Wire Spreading) is installed.
[12/04 17:08:02    150s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/04 17:08:02    150s] #
[12/04 17:08:02    150s] #Start Post Route wire spreading..
[12/04 17:08:02    150s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/04 17:08:02    150s] #
[12/04 17:08:02    150s] #Start DRC checking..
[12/04 17:08:03    152s] #   number of violations = 0
[12/04 17:08:03    152s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1363.83 (MB), peak = 1537.84 (MB)
[12/04 17:08:03    152s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/04 17:08:03    152s] #Total number of DRC violations = 0
[12/04 17:08:03    152s] #Total number of process antenna violations = 0
[12/04 17:08:03    152s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #Start data preparation for wire spreading...
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #Data preparation is done on Sun Dec  4 17:08:03 2022
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:08:03    152s] ### track-assign engine-init starts on Sun Dec  4 17:08:03 2022 with memory = 1363.83 (MB), peak = 1537.84 (MB)
[12/04 17:08:03    152s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #Start Post Route Wire Spread.
[12/04 17:08:03    152s] #Done with 552 horizontal wires in 13 hboxes and 483 vertical wires in 13 hboxes.
[12/04 17:08:03    152s] #Complete Post Route Wire Spread.
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #Total wire length = 166297 um.
[12/04 17:08:03    152s] #Total half perimeter of net bounding box = 152850 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL1 = 12704 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL2 = 58524 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL3 = 54900 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL4 = 31098 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL5 = 9070 um.
[12/04 17:08:03    152s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:08:03    152s] #Total number of vias = 25611
[12/04 17:08:03    152s] #Up-Via Summary (total 25611):
[12/04 17:08:03    152s] #           
[12/04 17:08:03    152s] #-----------------------
[12/04 17:08:03    152s] # METAL1          13842
[12/04 17:08:03    152s] # METAL2           9296
[12/04 17:08:03    152s] # METAL3           2214
[12/04 17:08:03    152s] # METAL4            259
[12/04 17:08:03    152s] #-----------------------
[12/04 17:08:03    152s] #                 25611 
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/04 17:08:03    152s] #
[12/04 17:08:03    152s] #Start DRC checking..
[12/04 17:08:05    153s] #   number of violations = 0
[12/04 17:08:05    153s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1364.85 (MB), peak = 1537.84 (MB)
[12/04 17:08:05    153s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/04 17:08:05    153s] #Total number of DRC violations = 0
[12/04 17:08:05    153s] #Total number of process antenna violations = 0
[12/04 17:08:05    153s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:08:05    153s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:08:05    153s] #   number of violations = 0
[12/04 17:08:05    153s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1364.85 (MB), peak = 1537.84 (MB)
[12/04 17:08:05    153s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/04 17:08:05    153s] #Total number of DRC violations = 0
[12/04 17:08:05    153s] #Total number of process antenna violations = 0
[12/04 17:08:05    153s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:08:05    153s] #Post Route wire spread is done.
[12/04 17:08:05    153s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/04 17:08:05    153s] #Total wire length = 166297 um.
[12/04 17:08:05    153s] #Total half perimeter of net bounding box = 152850 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL1 = 12704 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL2 = 58524 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL3 = 54900 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL4 = 31098 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL5 = 9070 um.
[12/04 17:08:05    153s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:08:05    153s] #Total number of vias = 25611
[12/04 17:08:05    153s] #Up-Via Summary (total 25611):
[12/04 17:08:05    153s] #           
[12/04 17:08:05    153s] #-----------------------
[12/04 17:08:05    153s] # METAL1          13842
[12/04 17:08:05    153s] # METAL2           9296
[12/04 17:08:05    153s] # METAL3           2214
[12/04 17:08:05    153s] # METAL4            259
[12/04 17:08:05    153s] #-----------------------
[12/04 17:08:05    153s] #                 25611 
[12/04 17:08:05    153s] #
[12/04 17:08:05    153s] #detailRoute Statistics:
[12/04 17:08:05    153s] #Cpu time = 00:00:21
[12/04 17:08:05    153s] #Elapsed time = 00:00:22
[12/04 17:08:05    153s] #Increased memory = 11.01 (MB)
[12/04 17:08:05    153s] #Total memory = 1362.02 (MB)
[12/04 17:08:05    153s] #Peak memory = 1537.84 (MB)
[12/04 17:08:05    153s] ### global_detail_route design signature (29): route=1677913729 flt_obj=0 vio=1905142130 shield_wire=1
[12/04 17:08:05    153s] ### Time Record (DB Export) is installed.
[12/04 17:08:05    153s] ### export design design signature (30): route=1677913729 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1687739728 dirty_area=0 del_dirty_area=0 cell=678497600 placement=1384453285 pin_access=2050792125 inst_pattern=1 halo=1067622966
[12/04 17:08:05    153s] ### Time Record (DB Export) is uninstalled.
[12/04 17:08:05    153s] ### Time Record (Post Callback) is installed.
[12/04 17:08:05    153s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:08:05    153s] #
[12/04 17:08:05    153s] #globalDetailRoute statistics:
[12/04 17:08:05    153s] #Cpu time = 00:00:24
[12/04 17:08:05    153s] #Elapsed time = 00:00:26
[12/04 17:08:05    153s] #Increased memory = 37.75 (MB)
[12/04 17:08:05    153s] #Total memory = 1365.59 (MB)
[12/04 17:08:05    153s] #Peak memory = 1537.84 (MB)
[12/04 17:08:05    153s] #Number of warnings = 46
[12/04 17:08:05    153s] #Total number of warnings = 71
[12/04 17:08:05    153s] #Number of fails = 0
[12/04 17:08:05    153s] #Total number of fails = 0
[12/04 17:08:05    153s] #Complete globalDetailRoute on Sun Dec  4 17:08:05 2022
[12/04 17:08:05    153s] #
[12/04 17:08:05    153s] ### Time Record (globalDetailRoute) is uninstalled.
[12/04 17:08:05    153s] #Default setup view is reset to wc.
[12/04 17:08:05    153s] #Default setup view is reset to wc.
[12/04 17:08:05    153s] #routeDesign: cpu time = 00:00:24, elapsed time = 00:00:26, memory = 1336.63 (MB), peak = 1537.84 (MB)
[12/04 17:08:05    153s] 
[12/04 17:08:05    153s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:08:05    153s] Severity  ID               Count  Summary                                  
[12/04 17:08:05    153s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/04 17:08:05    153s] *** Message Summary: 4 warning(s), 0 error(s)
[12/04 17:08:05    153s] 
[12/04 17:08:05    153s] ### Time Record (routeDesign) is uninstalled.
[12/04 17:08:05    153s] ### 
[12/04 17:08:05    153s] ###   Scalability Statistics
[12/04 17:08:05    153s] ### 
[12/04 17:08:05    153s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:08:05    153s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/04 17:08:05    153s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:08:05    153s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:05    153s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:05    153s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[12/04 17:08:05    153s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:05    153s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:06    153s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:06    153s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/04 17:08:06    153s] ###   Global Routing                |        00:00:01|        00:00:02|             0.6|
[12/04 17:08:06    154s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/04 17:08:06    154s] ###   Detail Routing                |        00:00:18|        00:00:18|             1.0|
[12/04 17:08:06    154s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[12/04 17:08:06    154s] ###   Entire Command                |        00:00:24|        00:00:26|             0.9|
[12/04 17:08:06    154s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:08:06    154s] ### 
[12/04 17:10:01    159s] <CMD> getFillerMode -quiet
[12/04 17:10:17    160s] <CMD> addFiller -cell FILL8 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[12/04 17:10:17    160s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/04 17:10:17    160s] Type 'man IMPSP-5217' for more detail.
[12/04 17:10:17    160s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1416.0M
[12/04 17:10:17    160s] z: 2, totalTracks: 1
[12/04 17:10:17    160s] z: 4, totalTracks: 1
[12/04 17:10:17    160s] z: 6, totalTracks: 1
[12/04 17:10:17    160s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:10:17    160s] All LLGs are deleted
[12/04 17:10:17    160s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1416.0M
[12/04 17:10:17    160s] Core basic site is core7T
[12/04 17:10:17    160s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.011, REAL:0.011, MEM:1416.0M
[12/04 17:10:17    160s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:10:17    160s] SiteArray: use 2,867,200 bytes
[12/04 17:10:17    160s] SiteArray: current memory after site array memory allocation 1416.0M
[12/04 17:10:17    160s] SiteArray: FP blocked sites are writable
[12/04 17:10:17    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:10:17    160s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1416.0M
[12/04 17:10:17    160s] Process 65046 wires and vias for routing blockage and capacity analysis
[12/04 17:10:17    160s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.012, REAL:0.012, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.028, REAL:0.052, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.059, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1416.0M
[12/04 17:10:17    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1416.0MB).
[12/04 17:10:17    160s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.082, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1416.0M
[12/04 17:10:17    160s]   Signal wire search tree: 64309 elements. (cpu=0:00:00.0, mem=0.0M)
[12/04 17:10:17    160s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.011, REAL:0.012, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1416.0M
[12/04 17:10:17    160s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1416.0M
[12/04 17:10:17    160s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/04 17:10:17    160s] AddFiller main function time CPU:0.418, REAL:0.426
[12/04 17:10:17    160s] Filler instance commit time CPU:0.143, REAL:0.143
[12/04 17:10:17    160s] *INFO: Adding fillers to top-module.
[12/04 17:10:17    160s] *INFO:   Added 19601 filler insts (cell FILL32 / prefix FILLER).
[12/04 17:10:17    160s] *INFO:   Added 217 filler insts (cell FILL16 / prefix FILLER).
[12/04 17:10:17    160s] *INFO:   Added 429 filler insts (cell FILL8 / prefix FILLER).
[12/04 17:10:18    160s] *INFO:   Added 891 filler insts (cell FILL4 / prefix FILLER).
[12/04 17:10:18    160s] *INFO:   Added 3115 filler insts (cell FILL2 / prefix FILLER).
[12/04 17:10:18    160s] *INFO:   Added 2059 filler insts (cell FILL1 / prefix FILLER).
[12/04 17:10:18    160s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.419, REAL:0.440, MEM:1432.0M
[12/04 17:10:18    160s] *INFO: Total 26312 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[12/04 17:10:18    160s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.420, REAL:0.445, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1432.0M
[12/04 17:10:18    160s] For 26312 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/04 17:10:18    160s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.012, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.423, REAL:0.462, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.424, REAL:0.462, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.006, REAL:0.005, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.016, MEM:1432.0M
[12/04 17:10:18    160s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.489, REAL:0.597, MEM:1432.0M
[12/04 17:10:48    162s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 17:10:49    162s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 17:10:50    162s] <CMD> setDrawView ameba
[12/04 17:10:57    162s] <CMD> setDrawView place
[12/04 17:10:59    162s] <CMD> setDrawView ameba
[12/04 17:11:00    162s] <CMD> setDrawView ameba
[12/04 17:11:01    162s] <CMD> setDrawView ameba
[12/04 17:11:01    162s] <CMD> setDrawView place
[12/04 17:11:54    170s] <CMD> verifyConnectivity -type all -noAntenna -report RPT/16bitcpu.conn.rpt -error 1000 -warning 50
[12/04 17:11:54    170s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:11:54    170s] 
[12/04 17:11:54    170s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:11:54    170s] Start Time: Sun Dec  4 17:11:54 2022
[12/04 17:11:54    170s] 
[12/04 17:11:54    170s] Design Name: sixteenbitcpu_top_pads
[12/04 17:11:54    170s] Database Units: 2000
[12/04 17:11:54    170s] Design Boundary: (0.0000, 0.0000) (1726.4000, 1726.4000)
[12/04 17:11:54    170s] Error Limit = 1000; Warning Limit = 50
[12/04 17:11:54    170s] Check all nets
[12/04 17:11:54    170s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/04 17:11:54    170s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/04 17:11:54    170s] 
[12/04 17:11:54    170s] Begin Summary 
[12/04 17:11:54    170s]     54 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/04 17:11:54    170s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/04 17:11:54    170s]     2 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[12/04 17:11:54    170s]     58 total info(s) created.
[12/04 17:11:54    170s] End Summary
[12/04 17:11:54    170s] 
[12/04 17:11:54    170s] End Time: Sun Dec  4 17:11:54 2022
[12/04 17:11:54    170s] Time Elapsed: 0:00:00.0
[12/04 17:11:54    170s] 
[12/04 17:11:54    170s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:11:54    170s]   Verification Complete : 58 Viols.  0 Wrngs.
[12/04 17:11:54    170s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/04 17:11:54    170s] 
[12/04 17:13:19    174s] <CMD> zoomBox 114.13750 395.16050 2425.11500 1237.77500
[12/04 17:13:19    174s] <CMD> zoomBox 521.37050 508.81150 2191.05300 1117.60100
[12/04 17:13:20    174s] <CMD> zoomBox 680.01400 553.85850 2099.24550 1071.33000
[12/04 17:13:20    175s] <CMD> zoomBox 680.01350 553.85800 2099.24600 1071.33000
[12/04 17:13:21    175s] <CMD> zoomBox 1176.25500 684.28500 1805.97750 913.89050
[12/04 17:13:21    175s] <CMD> zoomBox 1235.62550 699.88950 1770.89050 895.05450
[12/04 17:13:24    175s] <CMD> zoomBox 1190.65850 684.74650 1820.38200 914.35250
[12/04 17:13:24    175s] <CMD> zoomBox 1075.51800 645.97250 1947.10750 963.76600
[12/04 17:13:25    175s] <CMD> selectInst pad_mem15
[12/04 17:13:27    175s] <CMD> zoomBox 530.74200 455.83500 2495.08700 1172.06250
[12/04 17:13:28    175s] <CMD> zoomBox 357.92550 395.51900 2668.92000 1238.13950
[12/04 17:13:28    175s] <CMD> zoomBox 154.61200 324.55850 2873.42950 1315.87700
[12/04 17:13:29    175s] <CMD> zoomBox -84.58050 241.07550 3114.02900 1407.33300
[12/04 17:13:30    175s] <CMD> zoomBox -697.04500 27.31350 3730.09650 1641.51050
[12/04 17:13:31    175s] <CMD> zoomBox -371.82550 130.52700 3391.24500 1502.59450
[12/04 17:13:31    175s] <CMD> zoomBox 509.07400 410.09400 2473.42100 1126.32200
[12/04 17:13:31    175s] <CMD> zoomBox 885.55600 533.09150 2091.91150 972.94550
[12/04 17:13:32    175s] <CMD> zoomBox 1175.84350 628.35100 1805.56900 857.95750
[12/04 17:13:33    175s] <CMD> zoomBox 1262.27850 663.36900 1717.25500 829.25950
[12/04 17:13:33    176s] <CMD> zoomBox 1296.03500 677.04500 1682.76500 818.05200
[12/04 17:13:37    176s] <CMD> panPage 0 -1
[12/04 17:13:38    176s] <CMD> panPage 0 -1
[12/04 17:13:38    176s] <CMD> panPage -1 0
[12/04 17:13:38    176s] <CMD> panPage -1 0
[12/04 17:13:38    176s] <CMD> panPage -1 0
[12/04 17:13:38    176s] <CMD> panPage -1 0
[12/04 17:13:39    176s] <CMD> panPage 0 -1
[12/04 17:13:39    176s] <CMD> panPage 0 -1
[12/04 17:13:39    176s] <CMD> panPage 0 -1
[12/04 17:13:39    176s] <CMD> panPage 0 -1
[12/04 17:13:40    176s] <CMD> zoomBox 744.30950 386.41500 1374.03450 616.02150
[12/04 17:13:40    176s] <CMD> fit
[12/04 17:13:45    177s] <CMD> deselectAll
[12/04 17:13:45    177s] <CMD> selectInst pad_gnd0
[12/04 17:13:46    177s] <CMD> zoomBox -1195.62950 309.27100 2567.41000 1681.32750
[12/04 17:13:47    177s] <CMD> zoomBox -982.64800 463.76550 2215.93550 1630.01350
[12/04 17:13:47    177s] <CMD> zoomBox -516.93850 801.58650 1447.39200 1517.80850
[12/04 17:13:48    177s] <CMD> zoomBox -405.18500 881.94500 1264.49600 1490.73400
[12/04 17:13:49    177s] <CMD> zoomBox -308.72600 950.00500 1110.50350 1467.47600
[12/04 17:13:49    177s] <CMD> zoomBox -226.73600 1007.85600 979.61000 1447.70650
[12/04 17:13:49    177s] <CMD> zoomBox -157.04450 1057.02950 868.35000 1430.90250
[12/04 17:13:50    177s] <CMD> zoomBox -48.01000 1136.58000 692.83750 1406.70350
[12/04 17:13:51    177s] <CMD> zoomBox -5.42800 1167.64800 624.29300 1397.25300
[12/04 17:13:51    177s] <CMD> zoomBox 30.95150 1194.05550 566.21500 1389.22000
[12/04 17:13:52    177s] <CMD> panPage 0 1
[12/04 17:13:52    177s] <CMD> panPage 0 1
[12/04 17:13:53    177s] <CMD> panPage 0 -1
[12/04 17:14:29    179s] <CMD> panPage 0 -1
[12/04 17:14:30    179s] <CMD> fit
[12/04 17:14:32    179s] <CMD> zoomBox -1328.58750 -42.02600 3098.51750 1572.15800
[12/04 17:14:32    179s] <CMD> zoomBox -978.05450 -4.37600 2784.98500 1367.68050
[12/04 17:14:32    179s] <CMD> zoomBox -211.57000 77.95000 2099.40750 920.56450
[12/04 17:14:33    179s] <CMD> zoomBox 126.94350 114.30900 1796.62550 723.09800
[12/04 17:14:33    179s] <CMD> zoomBox 467.03650 150.83700 1492.43100 524.71000
[12/04 17:14:34    179s] <CMD> zoomBox 677.83000 177.91100 1307.55100 407.51600
[12/04 17:14:34    179s] <CMD> zoomBox 728.15250 184.37450 1263.41500 379.53850
[12/04 17:14:35    179s] <CMD> zoomBox 806.84850 197.15150 1193.57550 338.15750
[12/04 17:14:35    179s] <CMD> zoomBox 860.97850 206.27800 1140.38900 308.15500
[12/04 17:14:36    179s] <CMD> zoomBox 925.21050 218.41900 1071.06550 271.60000
[12/04 17:14:41    180s] <CMD> zoomBox 863.43850 197.59200 1142.85300 299.47050
[12/04 17:14:42    180s] <CMD> zoomBox 814.44700 181.54100 1201.18050 322.54950
[12/04 17:14:56    181s] <CMD> zoomBox 688.76500 141.13000 1318.49850 370.73950
[12/04 17:14:57    181s] <CMD> zoomBox 396.21800 42.48650 1602.59050 482.34650
[12/04 17:14:58    181s] <CMD> zoomBox 11.65900 -87.18150 1976.03550 629.05750
[12/04 17:14:58    181s] <CMD> zoomBox -164.21000 -146.48200 2146.82150 696.15200
[12/04 17:14:59    181s] <CMD> zoomBox -371.11450 -216.24800 2347.74600 775.08650
[12/04 17:15:01    181s] <CMD> panPage 0 1
[12/04 17:15:02    181s] <CMD> fit
[12/04 17:15:11    182s] <CMD> zoomBox -1355.31650 59.54450 3071.78850 1673.72850
[12/04 17:15:11    182s] <CMD> zoomBox -1027.50300 183.52950 2735.53650 1555.58600
[12/04 17:15:11    182s] <CMD> zoomBox -748.86150 288.91650 2449.72200 1455.16450
[12/04 17:15:12    182s] <CMD> zoomBox 138.20650 619.39300 1557.43550 1136.86350
[12/04 17:15:13    182s] <CMD> zoomBox 413.90250 720.57100 1285.48650 1038.36250
[12/04 17:15:14    182s] <CMD> zoomBox 481.63550 750.73100 1222.48200 1020.85400
[12/04 17:15:15    182s] <CMD> zoomBox 628.62400 813.04750 1083.59700 978.93700
[12/04 17:15:16    182s] <CMD> zoomBox 693.53950 840.56900 1022.26000 960.42500
[12/04 17:15:16    182s] <CMD> zoomBox 740.62050 859.56200 978.12100 946.15800
[12/04 17:15:19    182s] <CMD> zoomBox 719.27550 850.95850 998.68750 952.83600
[12/04 17:15:19    182s] <CMD> zoomBox 694.16300 840.83650 1022.88350 960.69250
[12/04 17:15:19    182s] <CMD> zoomBox 664.56250 828.58800 1051.29350 969.59550
[12/04 17:15:20    182s] <CMD> zoomBox 588.76850 797.22500 1124.03750 992.39150
[12/04 17:15:21    182s] <CMD> zoomBox 342.02100 710.32550 1367.43000 1084.20400
[12/04 17:15:22    182s] <CMD> zoomBox 251.45450 678.84000 1457.81900 1118.69700
[12/04 17:15:22    183s] <CMD> zoomBox 144.90650 641.79800 1564.15900 1159.27700
[12/04 17:15:22    183s] <CMD> zoomBox 19.55550 598.21900 1689.26450 1207.01800
[12/04 17:15:23    183s] <CMD> zoomBox -127.91650 546.94950 1836.44800 1263.18400
[12/04 17:15:23    183s] <CMD> zoomBox -505.52500 415.67100 2213.31900 1406.99950
[12/04 17:15:25    183s] <CMD> zoomBox -1028.16750 233.97150 2734.94000 1606.05250
[12/04 17:15:25    183s] <CMD> zoomBox -1360.53100 118.42300 3066.65450 1732.63650
[12/04 17:15:26    183s] <CMD> zoomBox -1751.54750 -17.51600 3456.90650 1881.55850
[12/04 17:18:34    193s] <CMD> zoomBox -1280.34300 88.63850 3146.84300 1702.85200
[12/04 17:18:34    194s] <CMD> zoomBox -879.81900 178.87000 2883.28900 1550.95150
[12/04 17:18:35    194s] <CMD> zoomBox -254.93400 320.75900 2463.91200 1312.08800
[12/04 17:18:35    194s] <CMD> zoomBox 639.54300 526.26700 1845.91000 966.12500
[12/04 17:18:36    194s] <CMD> zoomBox 836.21450 571.75300 1707.81500 889.55050
[12/04 17:18:37    194s] <CMD> zoomBox 916.47350 589.13400 1657.33400 859.26200
[12/04 17:18:37    194s] <CMD> zoomBox 984.69300 603.90750 1614.42500 833.51650
[12/04 17:18:38    194s] <CMD> zoomBox 1042.49550 616.37300 1577.76750 811.54050
[12/04 17:18:39    194s] <CMD> zoomBox 1135.13200 635.82950 1521.86600 776.83800
[12/04 17:18:40    194s] <CMD> zoomBox 1200.06850 649.57150 1479.48450 751.45050
[12/04 17:18:40    194s] <CMD> zoomBox 1260.77500 663.16750 1432.37300 725.73450
[12/04 17:18:42    194s] <CMD> zoomBox 1275.62000 666.33750 1421.47850 719.51950
[12/04 17:18:42    194s] <CMD> zoomBox 1298.64650 671.30400 1404.03000 709.72850
[12/04 17:18:43    194s] <CMD> zoomBox 1307.63850 673.23550 1397.21550 705.89650
[12/04 17:18:44    194s] <CMD> zoomBox 1315.28250 674.87700 1391.42300 702.63900
[12/04 17:18:45    194s] <CMD> zoomBox 1327.30250 677.45850 1382.31450 697.51650
[12/04 17:18:45    194s] <CMD> zoomBox 1331.99700 678.46650 1378.75750 695.51600
[12/04 17:18:45    194s] <CMD> zoomBox 1335.98750 679.32350 1375.73400 693.81550
[12/04 17:18:48    194s] <CMD> zoomBox 1307.63650 673.23450 1397.21600 705.89650
[12/04 17:18:49    194s] <CMD> zoomBox 1298.64250 671.30300 1404.03050 709.72900
[12/04 17:18:49    194s] <CMD> zoomBox 1223.46950 655.15700 1460.99100 741.76050
[12/04 17:18:50    194s] <CMD> zoomBox 937.85000 593.64650 1678.76950 863.79600
[12/04 17:18:50    195s] <CMD> zoomBox 553.85900 510.74650 1973.22900 1028.26850
[12/04 17:18:51    195s] <CMD> zoomBox 49.09450 401.77300 2360.30250 1244.47150
[12/04 17:18:52    195s] <CMD> zoomBox -453.32600 293.30550 2745.57850 1459.67050
[12/04 17:18:53    195s] <CMD> zoomBox -1148.71750 143.17800 3278.83200 1757.52400
[12/04 17:18:54    195s] <CMD> zoomBox -1590.93800 47.70750 3617.94400 1946.93800
[12/04 17:18:56    195s] <CMD> zoomBox -2117.48700 -53.82850 4010.60950 2180.56050
[12/04 17:18:57    195s] <CMD> fit
[12/04 17:19:45    197s] <CMD> deselectAll
[12/04 17:19:45    197s] <CMD> selectInst pad_mem7
[12/04 17:21:00    201s] <CMD> saveDesign sixteenbitcpu_top_pads_checkstep
[12/04 17:21:00    201s] #% Begin save design ... (date=12/04 17:21:00, mem=1353.2M)
[12/04 17:21:00    201s] % Begin Save ccopt configuration ... (date=12/04 17:21:00, mem=1356.1M)
[12/04 17:21:00    201s] % End Save ccopt configuration ... (date=12/04 17:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.2M, current mem=1357.2M)
[12/04 17:21:00    201s] % Begin Save netlist data ... (date=12/04 17:21:00, mem=1357.6M)
[12/04 17:21:00    201s] Writing Binary DB to sixteenbitcpu_top_pads_checkstep.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 17:21:00    201s] % End Save netlist data ... (date=12/04 17:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.7M, current mem=1357.7M)
[12/04 17:21:00    201s] Saving symbol-table file ...
[12/04 17:21:00    201s] Saving congestion map file sixteenbitcpu_top_pads_checkstep.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:21:01    201s] % Begin Save AAE data ... (date=12/04 17:21:00, mem=1358.4M)
[12/04 17:21:01    201s] Saving AAE Data ...
[12/04 17:21:01    201s] AAE DB initialization (MEM=1451.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:21:01    201s] % End Save AAE data ... (date=12/04 17:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.8M, current mem=1360.8M)
[12/04 17:21:01    201s] Saving preference file sixteenbitcpu_top_pads_checkstep.dat/gui.pref.tcl ...
[12/04 17:21:01    201s] Saving mode setting ...
[12/04 17:21:01    201s] Saving global file ...
[12/04 17:21:01    201s] % Begin Save floorplan data ... (date=12/04 17:21:01, mem=1361.5M)
[12/04 17:21:01    201s] Saving floorplan file ...
[12/04 17:21:01    201s] % End Save floorplan data ... (date=12/04 17:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.6M, current mem=1361.6M)
[12/04 17:21:01    201s] Saving PG file sixteenbitcpu_top_pads_checkstep.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:21:01 2022)
[12/04 17:21:01    201s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1451.6M) ***
[12/04 17:21:01    201s] Saving Drc markers ...
[12/04 17:21:01    201s] ... 58 markers are saved ...
[12/04 17:21:01    201s] ... 0 geometry drc markers are saved ...
[12/04 17:21:01    201s] ... 0 antenna drc markers are saved ...
[12/04 17:21:01    201s] % Begin Save placement data ... (date=12/04 17:21:01, mem=1361.6M)
[12/04 17:21:01    201s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:21:01    201s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:21:01    201s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1454.6M) ***
[12/04 17:21:01    201s] % End Save placement data ... (date=12/04 17:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.7M, current mem=1361.7M)
[12/04 17:21:01    201s] % Begin Save routing data ... (date=12/04 17:21:01, mem=1361.7M)
[12/04 17:21:01    201s] Saving route file ...
[12/04 17:21:01    201s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1451.6M) ***
[12/04 17:21:01    201s] % End Save routing data ... (date=12/04 17:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.9M, current mem=1361.9M)
[12/04 17:21:01    201s] Saving property file sixteenbitcpu_top_pads_checkstep.dat/sixteenbitcpu_top_pads.prop
[12/04 17:21:01    201s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1454.6M) ***
[12/04 17:21:01    201s] #Saving pin access data to file sixteenbitcpu_top_pads_checkstep.dat/sixteenbitcpu_top_pads.apa ...
[12/04 17:21:01    201s] #
[12/04 17:21:01    201s] % Begin Save power constraints data ... (date=12/04 17:21:01, mem=1362.9M)
[12/04 17:21:01    201s] % End Save power constraints data ... (date=12/04 17:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.9M, current mem=1362.9M)
[12/04 17:21:02    201s] Generated self-contained design sixteenbitcpu_top_pads_checkstep.dat
[12/04 17:21:02    201s] #% End save design ... (date=12/04 17:21:02, total cpu=0:00:00.5, real=0:00:02.0, peak res=1366.1M, current mem=1366.1M)
[12/04 17:21:02    201s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:21:02    201s] 
[12/04 17:24:41    213s] couldn't read file "SCRIPTS/place_route.tcl": no such file or directory
[12/04 17:24:49    213s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/04 17:24:50    213s] Innovus terminated by user interrupt.
[12/04 17:24:50    213s] 
[12/04 17:24:50    213s] *** Memory Usage v#1 (Current mem = 1472.348M, initial mem = 290.164M) ***
[12/04 17:24:50    213s] 
[12/04 17:24:50    213s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:24:50    213s] Severity  ID               Count  Summary                                  
[12/04 17:24:50    213s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 17:24:50    213s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 17:24:50    213s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 17:24:50    213s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 17:24:50    213s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/04 17:24:50    213s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/04 17:24:50    213s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 17:24:50    213s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 17:24:50    213s] WARNING   IMPECO-560          26  The netlist is not unique, because the m...
[12/04 17:24:50    213s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:24:50    213s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 17:24:50    213s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/04 17:24:50    213s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/04 17:24:50    213s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/04 17:24:50    213s] WARNING   IMPOPT-3115          9  Netlist is not uniquified, optimization ...
[12/04 17:24:50    213s] WARNING   IMPOPT-3213         14  The netlist contains multi-instanciated ...
[12/04 17:24:50    213s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[12/04 17:24:50    213s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/04 17:24:50    213s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/04 17:24:50    213s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 17:24:50    213s] Innovus terminated by internal (SEGV) error/signal...
[12/04 17:24:50    213s] *** Stack trace:
[12/04 17:24:50    213s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 17:24:50    213s] *** Message Summary: 155 warning(s), 1 error(s)
[12/04 17:24:50    213s] 
[12/04 17:24:50    213s] --- Ending "Innovus" (totcpu=0:03:34, real=0:35:45, mem=1472.6M) ---
