# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1082 \
    name p_digitReseversedOutputBuff_M_real \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_real \
    op interface \
    ports { p_digitReseversedOutputBuff_M_real_address0 { O 2 vector } p_digitReseversedOutputBuff_M_real_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_real_we0 { O 1 bit } p_digitReseversedOutputBuff_M_real_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_real'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1083 \
    name p_digitReseversedOutputBuff_M_real7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_real7 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_real7_address0 { O 2 vector } p_digitReseversedOutputBuff_M_real7_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_real7_we0 { O 1 bit } p_digitReseversedOutputBuff_M_real7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_real7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1084 \
    name p_digitReseversedOutputBuff_M_real8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_real8 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_real8_address0 { O 2 vector } p_digitReseversedOutputBuff_M_real8_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_real8_we0 { O 1 bit } p_digitReseversedOutputBuff_M_real8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_real8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1085 \
    name p_digitReseversedOutputBuff_M_real9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_real9 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_real9_address0 { O 2 vector } p_digitReseversedOutputBuff_M_real9_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_real9_we0 { O 1 bit } p_digitReseversedOutputBuff_M_real9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_real9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1086 \
    name p_digitReseversedOutputBuff_M_imag \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_imag \
    op interface \
    ports { p_digitReseversedOutputBuff_M_imag_address0 { O 2 vector } p_digitReseversedOutputBuff_M_imag_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_imag_we0 { O 1 bit } p_digitReseversedOutputBuff_M_imag_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_imag'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1087 \
    name p_digitReseversedOutputBuff_M_imag10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_imag10 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_imag10_address0 { O 2 vector } p_digitReseversedOutputBuff_M_imag10_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_imag10_we0 { O 1 bit } p_digitReseversedOutputBuff_M_imag10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_imag10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1088 \
    name p_digitReseversedOutputBuff_M_imag11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_imag11 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_imag11_address0 { O 2 vector } p_digitReseversedOutputBuff_M_imag11_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_imag11_we0 { O 1 bit } p_digitReseversedOutputBuff_M_imag11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_imag11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1089 \
    name p_digitReseversedOutputBuff_M_imag12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_digitReseversedOutputBuff_M_imag12 \
    op interface \
    ports { p_digitReseversedOutputBuff_M_imag12_address0 { O 2 vector } p_digitReseversedOutputBuff_M_imag12_ce0 { O 1 bit } p_digitReseversedOutputBuff_M_imag12_we0 { O 1 bit } p_digitReseversedOutputBuff_M_imag12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_digitReseversedOutputBuff_M_imag12'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name p_inData_0_0_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_0_0_0_0 \
    op interface \
    ports { p_inData_0_0_0_0_0_dout { I 32 vector } p_inData_0_0_0_0_0_empty_n { I 1 bit } p_inData_0_0_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name p_inData_0_0_0_0_01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_0_0_0_01 \
    op interface \
    ports { p_inData_0_0_0_0_01_dout { I 32 vector } p_inData_0_0_0_0_01_empty_n { I 1 bit } p_inData_0_0_0_0_01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name p_inData_0_0_0_0_02 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_0_0_0_02 \
    op interface \
    ports { p_inData_0_0_0_0_02_dout { I 32 vector } p_inData_0_0_0_0_02_empty_n { I 1 bit } p_inData_0_0_0_0_02_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name p_inData_0_0_0_0_03 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_0_0_0_03 \
    op interface \
    ports { p_inData_0_0_0_0_03_dout { I 32 vector } p_inData_0_0_0_0_03_empty_n { I 1 bit } p_inData_0_0_0_0_03_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name p_inData_0_1_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_1_0_0_0 \
    op interface \
    ports { p_inData_0_1_0_0_0_dout { I 32 vector } p_inData_0_1_0_0_0_empty_n { I 1 bit } p_inData_0_1_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name p_inData_0_1_0_0_04 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_1_0_0_04 \
    op interface \
    ports { p_inData_0_1_0_0_04_dout { I 32 vector } p_inData_0_1_0_0_04_empty_n { I 1 bit } p_inData_0_1_0_0_04_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name p_inData_0_1_0_0_05 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_1_0_0_05 \
    op interface \
    ports { p_inData_0_1_0_0_05_dout { I 32 vector } p_inData_0_1_0_0_05_empty_n { I 1 bit } p_inData_0_1_0_0_05_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name p_inData_0_1_0_0_06 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inData_0_1_0_0_06 \
    op interface \
    ports { p_inData_0_1_0_0_06_dout { I 32 vector } p_inData_0_1_0_0_06_empty_n { I 1 bit } p_inData_0_1_0_0_06_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


