/**
 * \file IfxDmu_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_NVM_DMU/V0.2.2.1.2
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dmu_Registers_Cfg Dmu address
 * \ingroup IfxSfr_Dmu_Registers
 * 
 * \defgroup IfxSfr_Dmu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Dmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Dmu_Registers_Cfg_Dmu 2-DMU
 * \ingroup IfxSfr_Dmu_Registers_Cfg
 *
 *
 */
#ifndef IFXDMU_REG_H
#define IFXDMU_REG_H 1
/******************************************************************************/
#include "IfxDmu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dmu_Registers_Cfg_BaseAddress
 * \{  */

/** \brief DMU object */
#define MODULE_DMU /*lint --e(923, 9078)*/ ((*(Ifx_DMU*)0xF8040000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Dmu_Registers_Cfg_Dmu
 * \{  */
/** \brief 4, HOST status register */
#define DMU_HCI_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_STATUS*)0xF8040004u)

/** \brief 8, HOST boot control register */
#define DMU_HCI_BCONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_BCONTROL*)0xF8040008u)

/** \brief C, HOST operation control register */
#define DMU_HCI_OCONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_OCONTROL*)0xF804000Cu)

/** \brief 10, HOST command interface error register */
#define DMU_HCI_ERR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_ERR*)0xF8040010u)

/** \brief 14, HOST command interface clear error register */
#define DMU_HCI_CLRERR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_CLRERR*)0xF8040014u)

/** \brief 18, HOST command interface interrupt enable register */
#define DMU_HCI_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_INTEN*)0xF8040018u)

/** \brief 1C, HOST sleep register */
#define DMU_HCI_SLEEP /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_HCI_SLEEP*)0xF804001Cu)

/** \brief 84, CSRM status register */
#define DMU_CSCI_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_STATUS*)0xF8040084u)

/** \brief 88, CSRM boot control register */
#define DMU_CSCI_BCONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_BCONTROL*)0xF8040088u)

/** \brief 8C, CSRM operation control register */
#define DMU_CSCI_OCONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_OCONTROL*)0xF804008Cu)

/** \brief 90, CSRM command interface error register */
#define DMU_CSCI_ERR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_ERR*)0xF8040090u)

/** \brief 94, CSRM command interface clear error register */
#define DMU_CSCI_CLRERR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_CLRERR*)0xF8040094u)

/** \brief 98, CSRM command interface interrupt enable register */
#define DMU_CSCI_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_INTEN*)0xF8040098u)

/** \brief 9C, CSRM sleep register */
#define DMU_CSCI_SLEEP /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_CSCI_SLEEP*)0xF804009Cu)

/** \brief 100, HOST DFLASH wait cycle register */
#define DMU_GP_HOST_DFWAIT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFWAIT*)0xF8040100u)

/** \brief 104, HOST DFLASH margin control register */
#define DMU_GP_HOST_DFMARGIN /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFMARGIN*)0xF8040104u)

/** \brief 108, HOST DFLASH ECC read register */
#define DMU_GP_HOST_DFECCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFECCR*)0xF8040108u)

/** \brief 10C, HOST DFLASH ECC status register */
#define DMU_GP_HOST_DFECCS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFECCS*)0xF804010Cu)

/** \brief 110, HOST DFLASH ECC control register */
#define DMU_GP_HOST_DFECCC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFECCC*)0xF8040110u)

/** \brief 114, HOST DFLASH ECC write register */
#define DMU_GP_HOST_DFECCW /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFECCW*)0xF8040114u)

/** \brief 118, HOST DFLASH protection register */
#define DMU_GP_HOST_DFPROCON /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_DFPROCON*)0xF8040118u)

/** \brief 11C, HOST PFLASH wait cycle register */
#define DMU_GP_HOST_PFWAIT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PFWAIT*)0xF804011Cu)

/** \brief 120, HOST PFLASH error injection register */
#define DMU_GP_HOST_PFERRINJ /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PFERRINJ*)0xF8040120u)

/** \brief 124, HOST PFLASH ECC write register */
#define DMU_GP_HOST_PFECCW /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PFECCW*)0xF8040124u)

/** \brief 128, HOST PFLASH protection register */
#define DMU_GP_HOST_PFPROCON /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PFPROCON*)0xF8040128u)

/** \brief 12C, HOST PFLASH bank P0A write protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF804012Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP0A0 (DMU_GP_HOST_PF0_PFPROCONWPPA0)

/** \brief 130, HOST PFLASH bank P0A write protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF8040130u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP0A1 (DMU_GP_HOST_PF0_PFPROCONWPPA1)

/** \brief 134, HOST PFLASH bank P0A write protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF8040134u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP0A2 (DMU_GP_HOST_PF0_PFPROCONWPPA2)

/** \brief 138, HOST PFLASH bank P0A write protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF8040138u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP0A3 (DMU_GP_HOST_PF0_PFPROCONWPPA3)

/** \brief 13C, HOST PFLASH bank P0A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF804013Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP0A0 (DMU_GP_HOST_PF0_PFPROCONPWPPA0)

/** \brief 140, HOST PFLASH bank P0A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF8040140u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP0A1 (DMU_GP_HOST_PF0_PFPROCONPWPPA1)

/** \brief 144, HOST PFLASH bank P0A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF8040144u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP0A2 (DMU_GP_HOST_PF0_PFPROCONPWPPA2)

/** \brief 148, HOST PFLASH bank P0A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF8040148u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP0A3 (DMU_GP_HOST_PF0_PFPROCONPWPPA3)

/** \brief 14C, HOST PFLASH bank P0A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF804014Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP0A0 (DMU_GP_HOST_PF0_PFPROCONPWOPPA0)

/** \brief 150, HOST PFLASH bank P0A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF8040150u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP0A1 (DMU_GP_HOST_PF0_PFPROCONPWOPPA1)

/** \brief 154, HOST PFLASH bank P0A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF8040154u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP0A2 (DMU_GP_HOST_PF0_PFPROCONPWOPPA2)

/** \brief 158, HOST PFLASH bank P0A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF8040158u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP0A3 (DMU_GP_HOST_PF0_PFPROCONPWOPPA3)

/** \brief 15C, HOST PFLASH bank P0A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF0_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF804015Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO0A0 (DMU_GP_HOST_PF0_PFECPRIOPA0)

/** \brief 160, HOST PFLASH bank P0A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF0_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF8040160u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO0A1 (DMU_GP_HOST_PF0_PFECPRIOPA1)

/** \brief 164, HOST PFLASH bank P0A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF0_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF8040164u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO0A2 (DMU_GP_HOST_PF0_PFECPRIOPA2)

/** \brief 168, HOST PFLASH bank P0A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF0_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF8040168u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO0A3 (DMU_GP_HOST_PF0_PFECPRIOPA3)

/** \brief 16C, HOST PFLASH bank P0B write protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF804016Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP0B0 (DMU_GP_HOST_PF0_PFPROCONWPPB0)

/** \brief 170, HOST PFLASH bank P0B write protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF8040170u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP0B1 (DMU_GP_HOST_PF0_PFPROCONWPPB1)

/** \brief 174, HOST PFLASH bank P0B write protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF8040174u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP0B2 (DMU_GP_HOST_PF0_PFPROCONWPPB2)

/** \brief 178, HOST PFLASH bank P0B write protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF8040178u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP0B3 (DMU_GP_HOST_PF0_PFPROCONWPPB3)

/** \brief 17C, HOST PFLASH bank P0B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF804017Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP0B0 (DMU_GP_HOST_PF0_PFPROCONPWPPB0)

/** \brief 180, HOST PFLASH bank P0B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040180u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP0B1 (DMU_GP_HOST_PF0_PFPROCONPWPPB1)

/** \brief 184, HOST PFLASH bank P0B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040184u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP0B2 (DMU_GP_HOST_PF0_PFPROCONPWPPB2)

/** \brief 188, HOST PFLASH bank P0B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040188u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP0B3 (DMU_GP_HOST_PF0_PFPROCONPWPPB3)

/** \brief 18C, HOST PFLASH bank P0B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804018Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP0B0 (DMU_GP_HOST_PF0_PFPROCONPWOPPB0)

/** \brief 190, HOST PFLASH bank P0B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040190u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP0B1 (DMU_GP_HOST_PF0_PFPROCONPWOPPB1)

/** \brief 194, HOST PFLASH bank P0B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040194u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP0B2 (DMU_GP_HOST_PF0_PFPROCONPWOPPB2)

/** \brief 198, HOST PFLASH bank P0B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF0_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040198u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP0B3 (DMU_GP_HOST_PF0_PFPROCONPWOPPB3)

/** \brief 19C, HOST PFLASH bank P0B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF0_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804019Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO0B0 (DMU_GP_HOST_PF0_PFECPRIOPB0)

/** \brief 1A0, HOST PFLASH bank P0B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF0_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF80401A0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO0B1 (DMU_GP_HOST_PF0_PFECPRIOPB1)

/** \brief 1A4, HOST PFLASH bank P0B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF0_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF80401A4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO0B2 (DMU_GP_HOST_PF0_PFECPRIOPB2)

/** \brief 1A8, HOST PFLASH bank P0B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF0_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF80401A8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF0_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO0B3 (DMU_GP_HOST_PF0_PFECPRIOPB3)

/** \brief 1AC, HOST PFLASH bank P1A write protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF80401ACu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP1A0 (DMU_GP_HOST_PF1_PFPROCONWPPA0)

/** \brief 1B0, HOST PFLASH bank P1A write protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF80401B0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP1A1 (DMU_GP_HOST_PF1_PFPROCONWPPA1)

/** \brief 1B4, HOST PFLASH bank P1A write protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF80401B4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP1A2 (DMU_GP_HOST_PF1_PFPROCONWPPA2)

/** \brief 1B8, HOST PFLASH bank P1A write protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF80401B8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP1A3 (DMU_GP_HOST_PF1_PFPROCONWPPA3)

/** \brief 1BC, HOST PFLASH bank P1A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF80401BCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP1A0 (DMU_GP_HOST_PF1_PFPROCONPWPPA0)

/** \brief 1C0, HOST PFLASH bank P1A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF80401C0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP1A1 (DMU_GP_HOST_PF1_PFPROCONPWPPA1)

/** \brief 1C4, HOST PFLASH bank P1A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF80401C4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP1A2 (DMU_GP_HOST_PF1_PFPROCONPWPPA2)

/** \brief 1C8, HOST PFLASH bank P1A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF80401C8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP1A3 (DMU_GP_HOST_PF1_PFPROCONPWPPA3)

/** \brief 1CC, HOST PFLASH bank P1A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF80401CCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP1A0 (DMU_GP_HOST_PF1_PFPROCONPWOPPA0)

/** \brief 1D0, HOST PFLASH bank P1A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF80401D0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP1A1 (DMU_GP_HOST_PF1_PFPROCONPWOPPA1)

/** \brief 1D4, HOST PFLASH bank P1A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF80401D4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP1A2 (DMU_GP_HOST_PF1_PFPROCONPWOPPA2)

/** \brief 1D8, HOST PFLASH bank P1A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF80401D8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP1A3 (DMU_GP_HOST_PF1_PFPROCONPWOPPA3)

/** \brief 1DC, HOST PFLASH bank P1A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF1_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF80401DCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO1A0 (DMU_GP_HOST_PF1_PFECPRIOPA0)

/** \brief 1E0, HOST PFLASH bank P1A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF1_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF80401E0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO1A1 (DMU_GP_HOST_PF1_PFECPRIOPA1)

/** \brief 1E4, HOST PFLASH bank P1A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF1_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF80401E4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO1A2 (DMU_GP_HOST_PF1_PFECPRIOPA2)

/** \brief 1E8, HOST PFLASH bank P1A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF1_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF80401E8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO1A3 (DMU_GP_HOST_PF1_PFECPRIOPA3)

/** \brief 1EC, HOST PFLASH bank P1B write protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF80401ECu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP1B0 (DMU_GP_HOST_PF1_PFPROCONWPPB0)

/** \brief 1F0, HOST PFLASH bank P1B write protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF80401F0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP1B1 (DMU_GP_HOST_PF1_PFPROCONWPPB1)

/** \brief 1F4, HOST PFLASH bank P1B write protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF80401F4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP1B2 (DMU_GP_HOST_PF1_PFPROCONWPPB2)

/** \brief 1F8, HOST PFLASH bank P1B write protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF80401F8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP1B3 (DMU_GP_HOST_PF1_PFPROCONWPPB3)

/** \brief 1FC, HOST PFLASH bank P1B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF80401FCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP1B0 (DMU_GP_HOST_PF1_PFPROCONPWPPB0)

/** \brief 200, HOST PFLASH bank P1B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040200u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP1B1 (DMU_GP_HOST_PF1_PFPROCONPWPPB1)

/** \brief 204, HOST PFLASH bank P1B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040204u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP1B2 (DMU_GP_HOST_PF1_PFPROCONPWPPB2)

/** \brief 208, HOST PFLASH bank P1B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040208u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP1B3 (DMU_GP_HOST_PF1_PFPROCONPWPPB3)

/** \brief 20C, HOST PFLASH bank P1B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804020Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP1B0 (DMU_GP_HOST_PF1_PFPROCONPWOPPB0)

/** \brief 210, HOST PFLASH bank P1B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040210u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP1B1 (DMU_GP_HOST_PF1_PFPROCONPWOPPB1)

/** \brief 214, HOST PFLASH bank P1B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040214u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP1B2 (DMU_GP_HOST_PF1_PFPROCONPWOPPB2)

/** \brief 218, HOST PFLASH bank P1B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF1_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040218u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP1B3 (DMU_GP_HOST_PF1_PFPROCONPWOPPB3)

/** \brief 21C, HOST PFLASH bank P1B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF1_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804021Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO1B0 (DMU_GP_HOST_PF1_PFECPRIOPB0)

/** \brief 220, HOST PFLASH bank P1B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF1_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF8040220u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO1B1 (DMU_GP_HOST_PF1_PFECPRIOPB1)

/** \brief 224, HOST PFLASH bank P1B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF1_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF8040224u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO1B2 (DMU_GP_HOST_PF1_PFECPRIOPB2)

/** \brief 228, HOST PFLASH bank P1B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF1_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF8040228u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF1_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO1B3 (DMU_GP_HOST_PF1_PFECPRIOPB3)

/** \brief 22C, HOST PFLASH bank P2A write protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF804022Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP2A0 (DMU_GP_HOST_PF2_PFPROCONWPPA0)

/** \brief 230, HOST PFLASH bank P2A write protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF8040230u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP2A1 (DMU_GP_HOST_PF2_PFPROCONWPPA1)

/** \brief 234, HOST PFLASH bank P2A write protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF8040234u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP2A2 (DMU_GP_HOST_PF2_PFPROCONWPPA2)

/** \brief 238, HOST PFLASH bank P2A write protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF8040238u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP2A3 (DMU_GP_HOST_PF2_PFPROCONWPPA3)

/** \brief 23C, HOST PFLASH bank P2A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF804023Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP2A0 (DMU_GP_HOST_PF2_PFPROCONPWPPA0)

/** \brief 240, HOST PFLASH bank P2A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF8040240u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP2A1 (DMU_GP_HOST_PF2_PFPROCONPWPPA1)

/** \brief 244, HOST PFLASH bank P2A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF8040244u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP2A2 (DMU_GP_HOST_PF2_PFPROCONPWPPA2)

/** \brief 248, HOST PFLASH bank P2A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF8040248u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP2A3 (DMU_GP_HOST_PF2_PFPROCONPWPPA3)

/** \brief 24C, HOST PFLASH bank P2A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF804024Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP2A0 (DMU_GP_HOST_PF2_PFPROCONPWOPPA0)

/** \brief 250, HOST PFLASH bank P2A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF8040250u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP2A1 (DMU_GP_HOST_PF2_PFPROCONPWOPPA1)

/** \brief 254, HOST PFLASH bank P2A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF8040254u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP2A2 (DMU_GP_HOST_PF2_PFPROCONPWOPPA2)

/** \brief 258, HOST PFLASH bank P2A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF8040258u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP2A3 (DMU_GP_HOST_PF2_PFPROCONPWOPPA3)

/** \brief 25C, HOST PFLASH bank P2A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF2_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF804025Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO2A0 (DMU_GP_HOST_PF2_PFECPRIOPA0)

/** \brief 260, HOST PFLASH bank P2A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF2_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF8040260u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO2A1 (DMU_GP_HOST_PF2_PFECPRIOPA1)

/** \brief 264, HOST PFLASH bank P2A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF2_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF8040264u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO2A2 (DMU_GP_HOST_PF2_PFECPRIOPA2)

/** \brief 268, HOST PFLASH bank P2A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF2_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF8040268u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO2A3 (DMU_GP_HOST_PF2_PFECPRIOPA3)

/** \brief 26C, HOST PFLASH bank P2B write protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF804026Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP2B0 (DMU_GP_HOST_PF2_PFPROCONWPPB0)

/** \brief 270, HOST PFLASH bank P2B write protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF8040270u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP2B1 (DMU_GP_HOST_PF2_PFPROCONWPPB1)

/** \brief 274, HOST PFLASH bank P2B write protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF8040274u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP2B2 (DMU_GP_HOST_PF2_PFPROCONWPPB2)

/** \brief 278, HOST PFLASH bank P2B write protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF8040278u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP2B3 (DMU_GP_HOST_PF2_PFPROCONWPPB3)

/** \brief 27C, HOST PFLASH bank P2B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF804027Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP2B0 (DMU_GP_HOST_PF2_PFPROCONPWPPB0)

/** \brief 280, HOST PFLASH bank P2B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040280u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP2B1 (DMU_GP_HOST_PF2_PFPROCONPWPPB1)

/** \brief 284, HOST PFLASH bank P2B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040284u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP2B2 (DMU_GP_HOST_PF2_PFPROCONPWPPB2)

/** \brief 288, HOST PFLASH bank P2B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040288u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP2B3 (DMU_GP_HOST_PF2_PFPROCONPWPPB3)

/** \brief 28C, HOST PFLASH bank P2B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804028Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP2B0 (DMU_GP_HOST_PF2_PFPROCONPWOPPB0)

/** \brief 290, HOST PFLASH bank P2B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040290u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP2B1 (DMU_GP_HOST_PF2_PFPROCONPWOPPB1)

/** \brief 294, HOST PFLASH bank P2B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040294u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP2B2 (DMU_GP_HOST_PF2_PFPROCONPWOPPB2)

/** \brief 298, HOST PFLASH bank P2B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF2_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040298u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP2B3 (DMU_GP_HOST_PF2_PFPROCONPWOPPB3)

/** \brief 29C, HOST PFLASH bank P2B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF2_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804029Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO2B0 (DMU_GP_HOST_PF2_PFECPRIOPB0)

/** \brief 2A0, HOST PFLASH bank P2B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF2_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF80402A0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO2B1 (DMU_GP_HOST_PF2_PFECPRIOPB1)

/** \brief 2A4, HOST PFLASH bank P2B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF2_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF80402A4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO2B2 (DMU_GP_HOST_PF2_PFECPRIOPB2)

/** \brief 2A8, HOST PFLASH bank P2B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF2_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF80402A8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF2_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO2B3 (DMU_GP_HOST_PF2_PFECPRIOPB3)

/** \brief 2AC, HOST PFLASH bank P3A write protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF80402ACu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP3A0 (DMU_GP_HOST_PF3_PFPROCONWPPA0)

/** \brief 2B0, HOST PFLASH bank P3A write protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF80402B0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP3A1 (DMU_GP_HOST_PF3_PFPROCONWPPA1)

/** \brief 2B4, HOST PFLASH bank P3A write protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF80402B4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP3A2 (DMU_GP_HOST_PF3_PFPROCONWPPA2)

/** \brief 2B8, HOST PFLASH bank P3A write protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF80402B8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP3A3 (DMU_GP_HOST_PF3_PFPROCONWPPA3)

/** \brief 2BC, HOST PFLASH bank P3A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF80402BCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP3A0 (DMU_GP_HOST_PF3_PFPROCONPWPPA0)

/** \brief 2C0, HOST PFLASH bank P3A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF80402C0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP3A1 (DMU_GP_HOST_PF3_PFPROCONPWPPA1)

/** \brief 2C4, HOST PFLASH bank P3A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF80402C4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP3A2 (DMU_GP_HOST_PF3_PFPROCONPWPPA2)

/** \brief 2C8, HOST PFLASH bank P3A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF80402C8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP3A3 (DMU_GP_HOST_PF3_PFPROCONPWPPA3)

/** \brief 2CC, HOST PFLASH bank P3A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF80402CCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP3A0 (DMU_GP_HOST_PF3_PFPROCONPWOPPA0)

/** \brief 2D0, HOST PFLASH bank P3A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF80402D0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP3A1 (DMU_GP_HOST_PF3_PFPROCONPWOPPA1)

/** \brief 2D4, HOST PFLASH bank P3A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF80402D4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP3A2 (DMU_GP_HOST_PF3_PFPROCONPWOPPA2)

/** \brief 2D8, HOST PFLASH bank P3A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF80402D8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP3A3 (DMU_GP_HOST_PF3_PFPROCONPWOPPA3)

/** \brief 2DC, HOST PFLASH bank P3A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF3_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF80402DCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO3A0 (DMU_GP_HOST_PF3_PFECPRIOPA0)

/** \brief 2E0, HOST PFLASH bank P3A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF3_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF80402E0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO3A1 (DMU_GP_HOST_PF3_PFECPRIOPA1)

/** \brief 2E4, HOST PFLASH bank P3A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF3_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF80402E4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO3A2 (DMU_GP_HOST_PF3_PFECPRIOPA2)

/** \brief 2E8, HOST PFLASH bank P3A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF3_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF80402E8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO3A3 (DMU_GP_HOST_PF3_PFECPRIOPA3)

/** \brief 2EC, HOST PFLASH bank P3B write protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF80402ECu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP3B0 (DMU_GP_HOST_PF3_PFPROCONWPPB0)

/** \brief 2F0, HOST PFLASH bank P3B write protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF80402F0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP3B1 (DMU_GP_HOST_PF3_PFPROCONWPPB1)

/** \brief 2F4, HOST PFLASH bank P3B write protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF80402F4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP3B2 (DMU_GP_HOST_PF3_PFPROCONWPPB2)

/** \brief 2F8, HOST PFLASH bank P3B write protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF80402F8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP3B3 (DMU_GP_HOST_PF3_PFPROCONWPPB3)

/** \brief 2FC, HOST PFLASH bank P3B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF80402FCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP3B0 (DMU_GP_HOST_PF3_PFPROCONPWPPB0)

/** \brief 300, HOST PFLASH bank P3B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040300u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP3B1 (DMU_GP_HOST_PF3_PFPROCONPWPPB1)

/** \brief 304, HOST PFLASH bank P3B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040304u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP3B2 (DMU_GP_HOST_PF3_PFPROCONPWPPB2)

/** \brief 308, HOST PFLASH bank P3B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040308u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP3B3 (DMU_GP_HOST_PF3_PFPROCONPWPPB3)

/** \brief 30C, HOST PFLASH bank P3B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804030Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP3B0 (DMU_GP_HOST_PF3_PFPROCONPWOPPB0)

/** \brief 310, HOST PFLASH bank P3B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040310u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP3B1 (DMU_GP_HOST_PF3_PFPROCONPWOPPB1)

/** \brief 314, HOST PFLASH bank P3B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040314u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP3B2 (DMU_GP_HOST_PF3_PFPROCONPWOPPB2)

/** \brief 318, HOST PFLASH bank P3B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF3_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040318u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP3B3 (DMU_GP_HOST_PF3_PFPROCONPWOPPB3)

/** \brief 31C, HOST PFLASH bank P3B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF3_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804031Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO3B0 (DMU_GP_HOST_PF3_PFECPRIOPB0)

/** \brief 320, HOST PFLASH bank P3B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF3_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF8040320u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO3B1 (DMU_GP_HOST_PF3_PFECPRIOPB1)

/** \brief 324, HOST PFLASH bank P3B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF3_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF8040324u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO3B2 (DMU_GP_HOST_PF3_PFECPRIOPB2)

/** \brief 328, HOST PFLASH bank P3B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF3_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF8040328u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF3_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO3B3 (DMU_GP_HOST_PF3_PFECPRIOPB3)

/** \brief 32C, HOST PFLASH bank P4A write protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF804032Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP4A0 (DMU_GP_HOST_PF4_PFPROCONWPPA0)

/** \brief 330, HOST PFLASH bank P4A write protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF8040330u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP4A1 (DMU_GP_HOST_PF4_PFPROCONWPPA1)

/** \brief 334, HOST PFLASH bank P4A write protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF8040334u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP4A2 (DMU_GP_HOST_PF4_PFPROCONWPPA2)

/** \brief 338, HOST PFLASH bank P4A write protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF8040338u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP4A3 (DMU_GP_HOST_PF4_PFPROCONWPPA3)

/** \brief 33C, HOST PFLASH bank P4A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF804033Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP4A0 (DMU_GP_HOST_PF4_PFPROCONPWPPA0)

/** \brief 340, HOST PFLASH bank P4A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF8040340u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP4A1 (DMU_GP_HOST_PF4_PFPROCONPWPPA1)

/** \brief 344, HOST PFLASH bank P4A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF8040344u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP4A2 (DMU_GP_HOST_PF4_PFPROCONPWPPA2)

/** \brief 348, HOST PFLASH bank P4A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF8040348u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP4A3 (DMU_GP_HOST_PF4_PFPROCONPWPPA3)

/** \brief 34C, HOST PFLASH bank P4A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF804034Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP4A0 (DMU_GP_HOST_PF4_PFPROCONPWOPPA0)

/** \brief 350, HOST PFLASH bank P4A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF8040350u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP4A1 (DMU_GP_HOST_PF4_PFPROCONPWOPPA1)

/** \brief 354, HOST PFLASH bank P4A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF8040354u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP4A2 (DMU_GP_HOST_PF4_PFPROCONPWOPPA2)

/** \brief 358, HOST PFLASH bank P4A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF8040358u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP4A3 (DMU_GP_HOST_PF4_PFPROCONPWOPPA3)

/** \brief 35C, HOST PFLASH bank P4A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF4_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF804035Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO4A0 (DMU_GP_HOST_PF4_PFECPRIOPA0)

/** \brief 360, HOST PFLASH bank P4A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF4_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF8040360u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO4A1 (DMU_GP_HOST_PF4_PFECPRIOPA1)

/** \brief 364, HOST PFLASH bank P4A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF4_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF8040364u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO4A2 (DMU_GP_HOST_PF4_PFECPRIOPA2)

/** \brief 368, HOST PFLASH bank P4A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF4_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF8040368u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO4A3 (DMU_GP_HOST_PF4_PFECPRIOPA3)

/** \brief 36C, HOST PFLASH bank P4B write protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF804036Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP4B0 (DMU_GP_HOST_PF4_PFPROCONWPPB0)

/** \brief 370, HOST PFLASH bank P4B write protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF8040370u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP4B1 (DMU_GP_HOST_PF4_PFPROCONWPPB1)

/** \brief 374, HOST PFLASH bank P4B write protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF8040374u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP4B2 (DMU_GP_HOST_PF4_PFPROCONWPPB2)

/** \brief 378, HOST PFLASH bank P4B write protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF8040378u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP4B3 (DMU_GP_HOST_PF4_PFPROCONWPPB3)

/** \brief 37C, HOST PFLASH bank P4B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF804037Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP4B0 (DMU_GP_HOST_PF4_PFPROCONPWPPB0)

/** \brief 380, HOST PFLASH bank P4B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040380u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP4B1 (DMU_GP_HOST_PF4_PFPROCONPWPPB1)

/** \brief 384, HOST PFLASH bank P4B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040384u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP4B2 (DMU_GP_HOST_PF4_PFPROCONPWPPB2)

/** \brief 388, HOST PFLASH bank P4B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040388u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP4B3 (DMU_GP_HOST_PF4_PFPROCONPWPPB3)

/** \brief 38C, HOST PFLASH bank P4B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804038Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP4B0 (DMU_GP_HOST_PF4_PFPROCONPWOPPB0)

/** \brief 390, HOST PFLASH bank P4B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040390u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP4B1 (DMU_GP_HOST_PF4_PFPROCONPWOPPB1)

/** \brief 394, HOST PFLASH bank P4B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040394u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP4B2 (DMU_GP_HOST_PF4_PFPROCONPWOPPB2)

/** \brief 398, HOST PFLASH bank P4B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF4_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040398u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP4B3 (DMU_GP_HOST_PF4_PFPROCONPWOPPB3)

/** \brief 39C, HOST PFLASH bank P4B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF4_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804039Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO4B0 (DMU_GP_HOST_PF4_PFECPRIOPB0)

/** \brief 3A0, HOST PFLASH bank P4B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF4_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF80403A0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO4B1 (DMU_GP_HOST_PF4_PFECPRIOPB1)

/** \brief 3A4, HOST PFLASH bank P4B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF4_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF80403A4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO4B2 (DMU_GP_HOST_PF4_PFECPRIOPB2)

/** \brief 3A8, HOST PFLASH bank P4B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF4_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF80403A8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF4_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO4B3 (DMU_GP_HOST_PF4_PFECPRIOPB3)

/** \brief 3AC, HOST PFLASH bank P5A write protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0*)0xF80403ACu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPA0 */
#define DMU_GP_HOST_PFPROCONWP5A0 (DMU_GP_HOST_PF5_PFPROCONWPPA0)

/** \brief 3B0, HOST PFLASH bank P5A write protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1*)0xF80403B0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPA1 */
#define DMU_GP_HOST_PFPROCONWP5A1 (DMU_GP_HOST_PF5_PFPROCONWPPA1)

/** \brief 3B4, HOST PFLASH bank P5A write protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2*)0xF80403B4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPA2 */
#define DMU_GP_HOST_PFPROCONWP5A2 (DMU_GP_HOST_PF5_PFPROCONWPPA2)

/** \brief 3B8, HOST PFLASH bank P5A write protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3*)0xF80403B8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPA3 */
#define DMU_GP_HOST_PFPROCONWP5A3 (DMU_GP_HOST_PF5_PFPROCONWPPA3)

/** \brief 3BC, HOST PFLASH bank P5A permanent write protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0*)0xF80403BCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPA0 */
#define DMU_GP_HOST_PFPROCONPWP5A0 (DMU_GP_HOST_PF5_PFPROCONPWPPA0)

/** \brief 3C0, HOST PFLASH bank P5A permanent write protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1*)0xF80403C0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPA1 */
#define DMU_GP_HOST_PFPROCONPWP5A1 (DMU_GP_HOST_PF5_PFPROCONPWPPA1)

/** \brief 3C4, HOST PFLASH bank P5A permanent write protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2*)0xF80403C4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPA2 */
#define DMU_GP_HOST_PFPROCONPWP5A2 (DMU_GP_HOST_PF5_PFPROCONPWPPA2)

/** \brief 3C8, HOST PFLASH bank P5A permanent write protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3*)0xF80403C8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPA3 */
#define DMU_GP_HOST_PFPROCONPWP5A3 (DMU_GP_HOST_PF5_PFPROCONPWPPA3)

/** \brief 3CC, HOST PFLASH bank P5A permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0*)0xF80403CCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPA0 */
#define DMU_GP_HOST_PFPROCONPWOP5A0 (DMU_GP_HOST_PF5_PFPROCONPWOPPA0)

/** \brief 3D0, HOST PFLASH bank P5A permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1*)0xF80403D0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPA1 */
#define DMU_GP_HOST_PFPROCONPWOP5A1 (DMU_GP_HOST_PF5_PFPROCONPWOPPA1)

/** \brief 3D4, HOST PFLASH bank P5A permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2*)0xF80403D4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPA2 */
#define DMU_GP_HOST_PFPROCONPWOP5A2 (DMU_GP_HOST_PF5_PFPROCONPWOPPA2)

/** \brief 3D8, HOST PFLASH bank P5A permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3*)0xF80403D8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPA3 */
#define DMU_GP_HOST_PFPROCONPWOP5A3 (DMU_GP_HOST_PF5_PFPROCONPWOPPA3)

/** \brief 3DC, HOST PFLASH bank P5A erase counter priority configuration 0 */
#define DMU_GP_HOST_PF5_PFECPRIOPA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA0*)0xF80403DCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPA0 */
#define DMU_GP_HOST_PFECPRIO5A0 (DMU_GP_HOST_PF5_PFECPRIOPA0)

/** \brief 3E0, HOST PFLASH bank P5A erase counter priority configuration 1 */
#define DMU_GP_HOST_PF5_PFECPRIOPA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA1*)0xF80403E0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPA1 */
#define DMU_GP_HOST_PFECPRIO5A1 (DMU_GP_HOST_PF5_PFECPRIOPA1)

/** \brief 3E4, HOST PFLASH bank P5A erase counter priority configuration 2 */
#define DMU_GP_HOST_PF5_PFECPRIOPA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA2*)0xF80403E4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPA2 */
#define DMU_GP_HOST_PFECPRIO5A2 (DMU_GP_HOST_PF5_PFECPRIOPA2)

/** \brief 3E8, HOST PFLASH bank P5A erase counter priority configuration 3 */
#define DMU_GP_HOST_PF5_PFECPRIOPA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPA3*)0xF80403E8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPA3 */
#define DMU_GP_HOST_PFECPRIO5A3 (DMU_GP_HOST_PF5_PFECPRIOPA3)

/** \brief 3EC, HOST PFLASH bank P5B write protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0*)0xF80403ECu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPB0 */
#define DMU_GP_HOST_PFPROCONWP5B0 (DMU_GP_HOST_PF5_PFPROCONWPPB0)

/** \brief 3F0, HOST PFLASH bank P5B write protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1*)0xF80403F0u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPB1 */
#define DMU_GP_HOST_PFPROCONWP5B1 (DMU_GP_HOST_PF5_PFPROCONWPPB1)

/** \brief 3F4, HOST PFLASH bank P5B write protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2*)0xF80403F4u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPB2 */
#define DMU_GP_HOST_PFPROCONWP5B2 (DMU_GP_HOST_PF5_PFPROCONWPPB2)

/** \brief 3F8, HOST PFLASH bank P5B write protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3*)0xF80403F8u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONWPPB3 */
#define DMU_GP_HOST_PFPROCONWP5B3 (DMU_GP_HOST_PF5_PFPROCONWPPB3)

/** \brief 3FC, HOST PFLASH bank P5B permanent write protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0*)0xF80403FCu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPB0 */
#define DMU_GP_HOST_PFPROCONPWP5B0 (DMU_GP_HOST_PF5_PFPROCONPWPPB0)

/** \brief 400, HOST PFLASH bank P5B permanent write protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1*)0xF8040400u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPB1 */
#define DMU_GP_HOST_PFPROCONPWP5B1 (DMU_GP_HOST_PF5_PFPROCONPWPPB1)

/** \brief 404, HOST PFLASH bank P5B permanent write protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2*)0xF8040404u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPB2 */
#define DMU_GP_HOST_PFPROCONPWP5B2 (DMU_GP_HOST_PF5_PFPROCONPWPPB2)

/** \brief 408, HOST PFLASH bank P5B permanent write protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONPWPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3*)0xF8040408u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWPPB3 */
#define DMU_GP_HOST_PFPROCONPWP5B3 (DMU_GP_HOST_PF5_PFPROCONPWPPB3)

/** \brief 40C, HOST PFLASH bank P5B permanent write once protection configuration 0 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0*)0xF804040Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPB0 */
#define DMU_GP_HOST_PFPROCONPWOP5B0 (DMU_GP_HOST_PF5_PFPROCONPWOPPB0)

/** \brief 410, HOST PFLASH bank P5B permanent write once protection configuration 1 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1*)0xF8040410u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPB1 */
#define DMU_GP_HOST_PFPROCONPWOP5B1 (DMU_GP_HOST_PF5_PFPROCONPWOPPB1)

/** \brief 414, HOST PFLASH bank P5B permanent write once protection configuration 2 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2*)0xF8040414u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPB2 */
#define DMU_GP_HOST_PFPROCONPWOP5B2 (DMU_GP_HOST_PF5_PFPROCONPWOPPB2)

/** \brief 418, HOST PFLASH bank P5B permanent write once protection configuration 3 */
#define DMU_GP_HOST_PF5_PFPROCONPWOPPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3*)0xF8040418u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFPROCONPWOPPB3 */
#define DMU_GP_HOST_PFPROCONPWOP5B3 (DMU_GP_HOST_PF5_PFPROCONPWOPPB3)

/** \brief 41C, HOST PFLASH bank P5B erase counter priority configuration 0 */
#define DMU_GP_HOST_PF5_PFECPRIOPB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB0*)0xF804041Cu)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPB0 */
#define DMU_GP_HOST_PFECPRIO5B0 (DMU_GP_HOST_PF5_PFECPRIOPB0)

/** \brief 420, HOST PFLASH bank P5B erase counter priority configuration 1 */
#define DMU_GP_HOST_PF5_PFECPRIOPB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB1*)0xF8040420u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPB1 */
#define DMU_GP_HOST_PFECPRIO5B1 (DMU_GP_HOST_PF5_PFECPRIOPB1)

/** \brief 424, HOST PFLASH bank P5B erase counter priority configuration 2 */
#define DMU_GP_HOST_PF5_PFECPRIOPB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB2*)0xF8040424u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPB2 */
#define DMU_GP_HOST_PFECPRIO5B2 (DMU_GP_HOST_PF5_PFECPRIOPB2)

/** \brief 428, HOST PFLASH bank P5B erase counter priority configuration 3 */
#define DMU_GP_HOST_PF5_PFECPRIOPB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PF_PFECPRIOPB3*)0xF8040428u)
/** Alias (User Manual Name) for DMU_GP_HOST_PF5_PFECPRIOPB3 */
#define DMU_GP_HOST_PFECPRIO5B3 (DMU_GP_HOST_PF5_PFECPRIOPB3)

/** \brief 52C, HOST UCB password protection register */
#define DMU_GP_HOST_PROTECT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_PROTECT*)0xF804052Cu)

/** \brief 530, HOST UCB confirmation codes register A */
#define DMU_GP_HOST_CONFIRMA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_CONFIRMA*)0xF8040530u)

/** \brief 534, HOST UCB confirmation codes register B */
#define DMU_GP_HOST_CONFIRMB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_CONFIRMB*)0xF8040534u)

/** \brief 538, HOST UCB confirmation codes register C */
#define DMU_GP_HOST_CONFIRMC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_HOST_CONFIRMC*)0xF8040538u)

/** \brief 900, CSRM DFLASH wait cycle register */
#define DMU_GP_CSRM_DFWAIT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFWAIT*)0xF8040900u)

/** \brief 904, CSRM DFLASH margin control register */
#define DMU_GP_CSRM_DFMARGIN /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFMARGIN*)0xF8040904u)

/** \brief 908, CSRM DFLASH ECC read register */
#define DMU_GP_CSRM_DFECCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFECCR*)0xF8040908u)

/** \brief 90C, CSRM DFLASH ECC status register */
#define DMU_GP_CSRM_DFECCS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFECCS*)0xF804090Cu)

/** \brief 910, CSRM DFLASH ECC control register */
#define DMU_GP_CSRM_DFECCC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFECCC*)0xF8040910u)

/** \brief 914, CSRM DFLASH ECC write register */
#define DMU_GP_CSRM_DFECCW /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFECCW*)0xF8040914u)

/** \brief 918, CSRM DFLASH protection register */
#define DMU_GP_CSRM_DFPROCON /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DFPROCON*)0xF8040918u)

/** \brief 920, CSRM PFLASH wait cycle register */
#define DMU_GP_CSRM_PFWAIT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFWAIT*)0xF8040920u)

/** \brief 924, CSRM PFLASH error injection register */
#define DMU_GP_CSRM_PFERRINJ /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFERRINJ*)0xF8040924u)

/** \brief 928, CSRM PFLASH ECC write register */
#define DMU_GP_CSRM_PFECCW /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFECCW*)0xF8040928u)

/** \brief 92C, CSRM PFLASH bank write protection configuration 0 */
#define DMU_GP_CSRM_PFPROCONWP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONWP0*)0xF804092Cu)

/** \brief 930, CSRM PFLASH bank write protection configuration 1 */
#define DMU_GP_CSRM_PFPROCONWP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONWP1*)0xF8040930u)

/** \brief 934, CSRM PFLASH bank write protection configuration 2 */
#define DMU_GP_CSRM_PFPROCONWP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONWP2*)0xF8040934u)

/** \brief 938, CSRM PFLASH bank write protection configuration 3 */
#define DMU_GP_CSRM_PFPROCONWP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONWP3*)0xF8040938u)

/** \brief 93C, CSRM PFLASH bank permanent write protection configuration 0 */
#define DMU_GP_CSRM_PFPROCONPWP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWP0*)0xF804093Cu)

/** \brief 940, CSRM PFLASH bank permanent write protection configuration 1 */
#define DMU_GP_CSRM_PFPROCONPWP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWP1*)0xF8040940u)

/** \brief 944, CSRM PFLASH bank permanent write protection configuration 2 */
#define DMU_GP_CSRM_PFPROCONPWP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWP2*)0xF8040944u)

/** \brief 948, CSRM PFLASH bank permanent write protection configuration 3 */
#define DMU_GP_CSRM_PFPROCONPWP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWP3*)0xF8040948u)

/** \brief 94C, CSRM PFLASH bank permanent write once protection configuration 0 */
#define DMU_GP_CSRM_PFPROCONPWOP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWOP0*)0xF804094Cu)

/** \brief 950, CSRM PFLASH bank permanent write once protection configuration 1 */
#define DMU_GP_CSRM_PFPROCONPWOP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWOP1*)0xF8040950u)

/** \brief 954, CSRM PFLASH bank permanent write once protection configuration 2 */
#define DMU_GP_CSRM_PFPROCONPWOP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWOP2*)0xF8040954u)

/** \brief 958, CSRM PFLASH bank permanent write once protection configuration 3 */
#define DMU_GP_CSRM_PFPROCONPWOP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFPROCONPWOP3*)0xF8040958u)

/** \brief 95C, CSRM PFLASH bank erase counter priority configuration 0 */
#define DMU_GP_CSRM_PFECPRIO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFECPRIO0*)0xF804095Cu)

/** \brief 960, CSRM PFLASH bank erase counter priority configuration 1 */
#define DMU_GP_CSRM_PFECPRIO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFECPRIO1*)0xF8040960u)

/** \brief 964, CSRM PFLASH bank erase counter priority configuration 2 */
#define DMU_GP_CSRM_PFECPRIO2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFECPRIO2*)0xF8040964u)

/** \brief 968, CSRM PFLASH bank erase counter priority configuration 3 */
#define DMU_GP_CSRM_PFECPRIO3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PFECPRIO3*)0xF8040968u)

/** \brief 96C, CSRM UCB password protection register */
#define DMU_GP_CSRM_PROTECT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_PROTECT*)0xF804096Cu)

/** \brief 970, CSRM UCB confirmation codes register A */
#define DMU_GP_CSRM_CONFIRMA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_CONFIRMA*)0xF8040970u)

/** \brief 974, CSRM UCB confirmation codes register B */
#define DMU_GP_CSRM_CONFIRMB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_CONFIRMB*)0xF8040974u)

/** \brief 978, CSRM UCB confirmation codes register C */
#define DMU_GP_CSRM_CONFIRMC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_CONFIRMC*)0xF8040978u)

/** \brief 97C, CSRM debug configuration */
#define DMU_GP_CSRM_DBGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DBGCFG*)0xF804097Cu)

/** \brief 980, CSRM debug mode */
#define DMU_GP_CSRM_DBGMODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_CSRM_DBGMODE*)0xF8040980u)

/** \brief A00, Bank allocation register */
#define DMU_GP_BKALLOC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_BKALLOC*)0xF8040A00u)

/** \brief A14, Power control register */
#define DMU_GP_PCONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_GP_PCONTROL*)0xF8040A14u)

/** \brief B00, PROT register for HOST command interface and HCI registers */
#define DMU_PROT_PROTHCI /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040B00u)

/** \brief B08, HOST command interface and HCI registers, write access enable register A */
#define DMU_PROT_ACCENHCI_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040B08u)

/** \brief B0C, HOST command interface and HCI registers, write access enable register B */
#define DMU_PROT_ACCENHCI_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040B0Cu)

/** \brief B10, HOST command interface and HCI registers, read access enable register A */
#define DMU_PROT_ACCENHCI_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040B10u)

/** \brief B14, HOST command interface and HCI registers, read access enable register B */
#define DMU_PROT_ACCENHCI_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040B14u)

/** \brief B18, HOST command interface and HCI registers, VM access enable register */
#define DMU_PROT_ACCENHCI_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040B18u)

/** \brief B1C, HOST command interface and HCI registers, PRS access enable register */
#define DMU_PROT_ACCENHCI_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040B1Cu)

/** \brief B28, PROT register for CSRM command interface and CSCI registers */
#define DMU_PROT_PROTCSCI /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040B28u)

/** \brief B30, CSRM command interface and CSCI registers, write access enable register A */
#define DMU_PROT_ACCENCSCI_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040B30u)

/** \brief B34, CSRM command interface and CSCI registers, write access enable register B */
#define DMU_PROT_ACCENCSCI_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040B34u)

/** \brief B38, CSRM command interface and CSCI registers, read access enable register A */
#define DMU_PROT_ACCENCSCI_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040B38u)

/** \brief B3C, CSRM command interface and CSCI registers, read access enable register B */
#define DMU_PROT_ACCENCSCI_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040B3Cu)

/** \brief B40, CSRM command interface and CSCI registers, VM access enable register */
#define DMU_PROT_ACCENCSCI_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040B40u)

/** \brief B44, CSRM command interface and CSCI registers, PRS access enable register */
#define DMU_PROT_ACCENCSCI_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040B44u)

/** \brief B50, PROT register for HOST read configurations registers */
#define DMU_PROT_PROTHRDC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040B50u)

/** \brief B58, HOST read configurations registers, write access enable register A */
#define DMU_PROT_ACCENHRDC_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040B58u)

/** \brief B5C, HOST read configurations registers, write access enable register B */
#define DMU_PROT_ACCENHRDC_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040B5Cu)

/** \brief B60, HOST read configurations registers, read access enable register A */
#define DMU_PROT_ACCENHRDC_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040B60u)

/** \brief B64, HOST read configurations registers, read access enable register B */
#define DMU_PROT_ACCENHRDC_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040B64u)

/** \brief B68, HOST read configurations registers, VM access enable register */
#define DMU_PROT_ACCENHRDC_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040B68u)

/** \brief B6C, HOST read configurations registers, PRS access enable register */
#define DMU_PROT_ACCENHRDC_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040B6Cu)

/** \brief B78, PROT register for CSRM read configurations registers */
#define DMU_PROT_PROTCSRDC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040B78u)

/** \brief B80, CSRM read configurations registers, write access enable register A */
#define DMU_PROT_ACCENCSRDC_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040B80u)

/** \brief B84, CSRM read configurations registers, write access enable register B */
#define DMU_PROT_ACCENCSRDC_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040B84u)

/** \brief B88, CSRM read configurations registers, read access enable register A */
#define DMU_PROT_ACCENCSRDC_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040B88u)

/** \brief B8C, CSRM read configurations registers, read access enable register B */
#define DMU_PROT_ACCENCSRDC_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040B8Cu)

/** \brief B90, CSRM read configurations registers, VM access enable register */
#define DMU_PROT_ACCENCSRDC_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040B90u)

/** \brief B94, CSRM read configurations registers, PRS access enable register */
#define DMU_PROT_ACCENCSRDC_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040B94u)

/** \brief BA0, PROT register for HOST PFLASH memory */
#define DMU_PROT_PROTHPF /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040BA0u)

/** \brief BA8, HOST PFLASH memory P0, write access enable register A */
#define DMU_PROT_ACCENHPF0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040BA8u)

/** \brief BAC, HOST PFLASH memory P0, write access enable register B */
#define DMU_PROT_ACCENHPF0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040BACu)

/** \brief BB8, HOST PFLASH memory P0, VM access enable register */
#define DMU_PROT_ACCENHPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040BB8u)

/** \brief BBC, HOST PFLASH memory P0, PRS access enable register */
#define DMU_PROT_ACCENHPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040BBCu)

/** \brief BC0, HOST PFLASH memory P0, region lower address register */
#define DMU_PROT_ACCENHPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040BC0u)

/** \brief BC4, HOST PFLASH memory P0, region upper address register */
#define DMU_PROT_ACCENHPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040BC4u)

/** \brief BC8, HOST PFLASH memory P1, write access enable register A */
#define DMU_PROT_ACCENHPF1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040BC8u)

/** \brief BCC, HOST PFLASH memory P1, write access enable register B */
#define DMU_PROT_ACCENHPF1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040BCCu)

/** \brief BD8, HOST PFLASH memory P1, VM access enable register */
#define DMU_PROT_ACCENHPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040BD8u)

/** \brief BDC, HOST PFLASH memory P1, PRS access enable register */
#define DMU_PROT_ACCENHPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040BDCu)

/** \brief BE0, HOST PFLASH memory P1, region lower address register */
#define DMU_PROT_ACCENHPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040BE0u)

/** \brief BE4, HOST PFLASH memory P1, region upper address register */
#define DMU_PROT_ACCENHPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040BE4u)

/** \brief BE8, HOST PFLASH memory P2, write access enable register A */
#define DMU_PROT_ACCENHPF2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040BE8u)

/** \brief BEC, HOST PFLASH memory P2, write access enable register B */
#define DMU_PROT_ACCENHPF2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040BECu)

/** \brief BF8, HOST PFLASH memory P2, VM access enable register */
#define DMU_PROT_ACCENHPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040BF8u)

/** \brief BFC, HOST PFLASH memory P2, PRS access enable register */
#define DMU_PROT_ACCENHPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040BFCu)

/** \brief C00, HOST PFLASH memory P2, region lower address register */
#define DMU_PROT_ACCENHPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040C00u)

/** \brief C04, HOST PFLASH memory P2, region upper address register */
#define DMU_PROT_ACCENHPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040C04u)

/** \brief C08, HOST PFLASH memory P3, write access enable register A */
#define DMU_PROT_ACCENHPF3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040C08u)

/** \brief C0C, HOST PFLASH memory P3, write access enable register B */
#define DMU_PROT_ACCENHPF3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040C0Cu)

/** \brief C18, HOST PFLASH memory P3, VM access enable register */
#define DMU_PROT_ACCENHPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040C18u)

/** \brief C1C, HOST PFLASH memory P3, PRS access enable register */
#define DMU_PROT_ACCENHPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040C1Cu)

/** \brief C20, HOST PFLASH memory P3, region lower address register */
#define DMU_PROT_ACCENHPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040C20u)

/** \brief C24, HOST PFLASH memory P3, region upper address register */
#define DMU_PROT_ACCENHPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040C24u)

/** \brief C28, HOST PFLASH memory P4, write access enable register A */
#define DMU_PROT_ACCENHPF4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040C28u)

/** \brief C2C, HOST PFLASH memory P4, write access enable register B */
#define DMU_PROT_ACCENHPF4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040C2Cu)

/** \brief C38, HOST PFLASH memory P4, VM access enable register */
#define DMU_PROT_ACCENHPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040C38u)

/** \brief C3C, HOST PFLASH memory P4, PRS access enable register */
#define DMU_PROT_ACCENHPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040C3Cu)

/** \brief C40, HOST PFLASH memory P4, region lower address register */
#define DMU_PROT_ACCENHPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040C40u)

/** \brief C44, HOST PFLASH memory P4, region upper address register */
#define DMU_PROT_ACCENHPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040C44u)

/** \brief C48, HOST PFLASH memory P5, write access enable register A */
#define DMU_PROT_ACCENHPF5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040C48u)

/** \brief C4C, HOST PFLASH memory P5, write access enable register B */
#define DMU_PROT_ACCENHPF5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040C4Cu)

/** \brief C58, HOST PFLASH memory P5, VM access enable register */
#define DMU_PROT_ACCENHPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040C58u)

/** \brief C5C, HOST PFLASH memory P5, PRS access enable register */
#define DMU_PROT_ACCENHPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040C5Cu)

/** \brief C60, HOST PFLASH memory P5, region lower address register */
#define DMU_PROT_ACCENHPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040C60u)

/** \brief C64, HOST PFLASH memory P5, region upper address register */
#define DMU_PROT_ACCENHPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040C64u)

/** \brief C68, HOST PFLASH memory P6, write access enable register A */
#define DMU_PROT_ACCENHPF6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040C68u)

/** \brief C6C, HOST PFLASH memory P6, write access enable register B */
#define DMU_PROT_ACCENHPF6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040C6Cu)

/** \brief C78, HOST PFLASH memory P6, VM access enable register */
#define DMU_PROT_ACCENHPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040C78u)

/** \brief C7C, HOST PFLASH memory P6, PRS access enable register */
#define DMU_PROT_ACCENHPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040C7Cu)

/** \brief C80, HOST PFLASH memory P6, region lower address register */
#define DMU_PROT_ACCENHPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040C80u)

/** \brief C84, HOST PFLASH memory P6, region upper address register */
#define DMU_PROT_ACCENHPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040C84u)

/** \brief C88, HOST PFLASH memory P7, write access enable register A */
#define DMU_PROT_ACCENHPF7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040C88u)

/** \brief C8C, HOST PFLASH memory P7, write access enable register B */
#define DMU_PROT_ACCENHPF7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040C8Cu)

/** \brief C98, HOST PFLASH memory P7, VM access enable register */
#define DMU_PROT_ACCENHPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040C98u)

/** \brief C9C, HOST PFLASH memory P7, PRS access enable register */
#define DMU_PROT_ACCENHPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040C9Cu)

/** \brief CA0, HOST PFLASH memory P7, region lower address register */
#define DMU_PROT_ACCENHPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040CA0u)

/** \brief CA4, HOST PFLASH memory P7, region upper address register */
#define DMU_PROT_ACCENHPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040CA4u)

/** \brief CA8, HOST PFLASH memory P8, write access enable register A */
#define DMU_PROT_ACCENHPF8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040CA8u)

/** \brief CAC, HOST PFLASH memory P8, write access enable register B */
#define DMU_PROT_ACCENHPF8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040CACu)

/** \brief CB8, HOST PFLASH memory P8, VM access enable register */
#define DMU_PROT_ACCENHPF8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040CB8u)

/** \brief CBC, HOST PFLASH memory P8, PRS access enable register */
#define DMU_PROT_ACCENHPF8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040CBCu)

/** \brief CC0, HOST PFLASH memory P8, region lower address register */
#define DMU_PROT_ACCENHPF8_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040CC0u)

/** \brief CC4, HOST PFLASH memory P8, region upper address register */
#define DMU_PROT_ACCENHPF8_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040CC4u)

/** \brief CC8, HOST PFLASH memory P9, write access enable register A */
#define DMU_PROT_ACCENHPF9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040CC8u)

/** \brief CCC, HOST PFLASH memory P9, write access enable register B */
#define DMU_PROT_ACCENHPF9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040CCCu)

/** \brief CD8, HOST PFLASH memory P9, VM access enable register */
#define DMU_PROT_ACCENHPF9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040CD8u)

/** \brief CDC, HOST PFLASH memory P9, PRS access enable register */
#define DMU_PROT_ACCENHPF9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040CDCu)

/** \brief CE0, HOST PFLASH memory P9, region lower address register */
#define DMU_PROT_ACCENHPF9_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040CE0u)

/** \brief CE4, HOST PFLASH memory P9, region upper address register */
#define DMU_PROT_ACCENHPF9_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040CE4u)

/** \brief CE8, HOST PFLASH memory P10, write access enable register A */
#define DMU_PROT_ACCENHPF10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040CE8u)

/** \brief CEC, HOST PFLASH memory P10, write access enable register B */
#define DMU_PROT_ACCENHPF10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040CECu)

/** \brief CF8, HOST PFLASH memory P10, VM access enable register */
#define DMU_PROT_ACCENHPF10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040CF8u)

/** \brief CFC, HOST PFLASH memory P10, PRS access enable register */
#define DMU_PROT_ACCENHPF10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040CFCu)

/** \brief D00, HOST PFLASH memory P10, region lower address register */
#define DMU_PROT_ACCENHPF10_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040D00u)

/** \brief D04, HOST PFLASH memory P10, region upper address register */
#define DMU_PROT_ACCENHPF10_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040D04u)

/** \brief D08, HOST PFLASH memory P11, write access enable register A */
#define DMU_PROT_ACCENHPF11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040D08u)

/** \brief D0C, HOST PFLASH memory P11, write access enable register B */
#define DMU_PROT_ACCENHPF11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040D0Cu)

/** \brief D18, HOST PFLASH memory P11, VM access enable register */
#define DMU_PROT_ACCENHPF11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040D18u)

/** \brief D1C, HOST PFLASH memory P11, PRS access enable register */
#define DMU_PROT_ACCENHPF11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040D1Cu)

/** \brief D20, HOST PFLASH memory P11, region lower address register */
#define DMU_PROT_ACCENHPF11_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040D20u)

/** \brief D24, HOST PFLASH memory P11, region upper address register */
#define DMU_PROT_ACCENHPF11_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040D24u)

/** \brief DA8, PROT register for HOST DFLASH (EEPROM) and HOST UCB memory */
#define DMU_PROT_PROTHDF /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040DA8u)

/** \brief DB0, HOST DFLASH (EEPROM) memory D0, write access enable register A */
#define DMU_PROT_ACCENHDF0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040DB0u)

/** \brief DB4, HOST DFLASH (EEPROM) memory D0, write access enable register B */
#define DMU_PROT_ACCENHDF0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040DB4u)

/** \brief DB8, HOST DFLASH (EEPROM) memory D0, read access enable register A */
#define DMU_PROT_ACCENHDF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040DB8u)

/** \brief DBC, HOST DFLASH (EEPROM) memory D0, read access enable register B */
#define DMU_PROT_ACCENHDF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040DBCu)

/** \brief DC0, HOST DFLASH (EEPROM) memory D0, VM access enable register */
#define DMU_PROT_ACCENHDF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040DC0u)

/** \brief DC4, HOST DFLASH (EEPROM) memory D0, PRS access enable register */
#define DMU_PROT_ACCENHDF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040DC4u)

/** \brief DC8, HOST DFLASH (EEPROM) memory D0, region lower address register */
#define DMU_PROT_ACCENHDF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040DC8u)

/** \brief DCC, HOST DFLASH (EEPROM) memory D0, region upper address register */
#define DMU_PROT_ACCENHDF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040DCCu)

/** \brief DD0, HOST DFLASH (EEPROM) memory D1, write access enable register A */
#define DMU_PROT_ACCENHDF1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040DD0u)

/** \brief DD4, HOST DFLASH (EEPROM) memory D1, write access enable register B */
#define DMU_PROT_ACCENHDF1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040DD4u)

/** \brief DD8, HOST DFLASH (EEPROM) memory D1, read access enable register A */
#define DMU_PROT_ACCENHDF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040DD8u)

/** \brief DDC, HOST DFLASH (EEPROM) memory D1, read access enable register B */
#define DMU_PROT_ACCENHDF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040DDCu)

/** \brief DE0, HOST DFLASH (EEPROM) memory D1, VM access enable register */
#define DMU_PROT_ACCENHDF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040DE0u)

/** \brief DE4, HOST DFLASH (EEPROM) memory D1, PRS access enable register */
#define DMU_PROT_ACCENHDF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040DE4u)

/** \brief DE8, HOST DFLASH (EEPROM) memory D1, region lower address register */
#define DMU_PROT_ACCENHDF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040DE8u)

/** \brief DEC, HOST DFLASH (EEPROM) memory D1, region upper address register */
#define DMU_PROT_ACCENHDF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040DECu)

/** \brief DF0, HOST DFLASH (EEPROM) memory D2, write access enable register A */
#define DMU_PROT_ACCENHDF2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040DF0u)

/** \brief DF4, HOST DFLASH (EEPROM) memory D2, write access enable register B */
#define DMU_PROT_ACCENHDF2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040DF4u)

/** \brief DF8, HOST DFLASH (EEPROM) memory D2, read access enable register A */
#define DMU_PROT_ACCENHDF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040DF8u)

/** \brief DFC, HOST DFLASH (EEPROM) memory D2, read access enable register B */
#define DMU_PROT_ACCENHDF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040DFCu)

/** \brief E00, HOST DFLASH (EEPROM) memory D2, VM access enable register */
#define DMU_PROT_ACCENHDF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040E00u)

/** \brief E04, HOST DFLASH (EEPROM) memory D2, PRS access enable register */
#define DMU_PROT_ACCENHDF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040E04u)

/** \brief E08, HOST DFLASH (EEPROM) memory D2, region lower address register */
#define DMU_PROT_ACCENHDF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040E08u)

/** \brief E0C, HOST DFLASH (EEPROM) memory D2, region upper address register */
#define DMU_PROT_ACCENHDF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040E0Cu)

/** \brief E10, HOST DFLASH (EEPROM) memory D3, write access enable register A */
#define DMU_PROT_ACCENHDF3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040E10u)

/** \brief E14, HOST DFLASH (EEPROM) memory D3, write access enable register B */
#define DMU_PROT_ACCENHDF3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040E14u)

/** \brief E18, HOST DFLASH (EEPROM) memory D3, read access enable register A */
#define DMU_PROT_ACCENHDF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040E18u)

/** \brief E1C, HOST DFLASH (EEPROM) memory D3, read access enable register B */
#define DMU_PROT_ACCENHDF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040E1Cu)

/** \brief E20, HOST DFLASH (EEPROM) memory D3, VM access enable register */
#define DMU_PROT_ACCENHDF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040E20u)

/** \brief E24, HOST DFLASH (EEPROM) memory D3, PRS access enable register */
#define DMU_PROT_ACCENHDF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040E24u)

/** \brief E28, HOST DFLASH (EEPROM) memory D3, region lower address register */
#define DMU_PROT_ACCENHDF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040E28u)

/** \brief E2C, HOST DFLASH (EEPROM) memory D3, region upper address register */
#define DMU_PROT_ACCENHDF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040E2Cu)

/** \brief E30, HOST DFLASH (EEPROM) memory D4, write access enable register A */
#define DMU_PROT_ACCENHDF4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040E30u)

/** \brief E34, HOST DFLASH (EEPROM) memory D4, write access enable register B */
#define DMU_PROT_ACCENHDF4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040E34u)

/** \brief E38, HOST DFLASH (EEPROM) memory D4, read access enable register A */
#define DMU_PROT_ACCENHDF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040E38u)

/** \brief E3C, HOST DFLASH (EEPROM) memory D4, read access enable register B */
#define DMU_PROT_ACCENHDF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040E3Cu)

/** \brief E40, HOST DFLASH (EEPROM) memory D4, VM access enable register */
#define DMU_PROT_ACCENHDF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040E40u)

/** \brief E44, HOST DFLASH (EEPROM) memory D4, PRS access enable register */
#define DMU_PROT_ACCENHDF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040E44u)

/** \brief E48, HOST DFLASH (EEPROM) memory D4, region lower address register */
#define DMU_PROT_ACCENHDF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040E48u)

/** \brief E4C, HOST DFLASH (EEPROM) memory D4, region upper address register */
#define DMU_PROT_ACCENHDF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040E4Cu)

/** \brief E50, HOST DFLASH (EEPROM) memory D5, write access enable register A */
#define DMU_PROT_ACCENHDF5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040E50u)

/** \brief E54, HOST DFLASH (EEPROM) memory D5, write access enable register B */
#define DMU_PROT_ACCENHDF5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040E54u)

/** \brief E58, HOST DFLASH (EEPROM) memory D5, read access enable register A */
#define DMU_PROT_ACCENHDF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040E58u)

/** \brief E5C, HOST DFLASH (EEPROM) memory D5, read access enable register B */
#define DMU_PROT_ACCENHDF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040E5Cu)

/** \brief E60, HOST DFLASH (EEPROM) memory D5, VM access enable register */
#define DMU_PROT_ACCENHDF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040E60u)

/** \brief E64, HOST DFLASH (EEPROM) memory D5, PRS access enable register */
#define DMU_PROT_ACCENHDF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040E64u)

/** \brief E68, HOST DFLASH (EEPROM) memory D5, region lower address register */
#define DMU_PROT_ACCENHDF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040E68u)

/** \brief E6C, HOST DFLASH (EEPROM) memory D5, region upper address register */
#define DMU_PROT_ACCENHDF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040E6Cu)

/** \brief E70, HOST DFLASH (EEPROM) memory D6, write access enable register A */
#define DMU_PROT_ACCENHDF6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040E70u)

/** \brief E74, HOST DFLASH (EEPROM) memory D6, write access enable register B */
#define DMU_PROT_ACCENHDF6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040E74u)

/** \brief E78, HOST DFLASH (EEPROM) memory D6, read access enable register A */
#define DMU_PROT_ACCENHDF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040E78u)

/** \brief E7C, HOST DFLASH (EEPROM) memory D6, read access enable register B */
#define DMU_PROT_ACCENHDF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040E7Cu)

/** \brief E80, HOST DFLASH (EEPROM) memory D6, VM access enable register */
#define DMU_PROT_ACCENHDF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040E80u)

/** \brief E84, HOST DFLASH (EEPROM) memory D6, PRS access enable register */
#define DMU_PROT_ACCENHDF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040E84u)

/** \brief E88, HOST DFLASH (EEPROM) memory D6, region lower address register */
#define DMU_PROT_ACCENHDF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040E88u)

/** \brief E8C, HOST DFLASH (EEPROM) memory D6, region upper address register */
#define DMU_PROT_ACCENHDF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040E8Cu)

/** \brief E90, HOST DFLASH (EEPROM) memory D7, write access enable register A */
#define DMU_PROT_ACCENHDF7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040E90u)

/** \brief E94, HOST DFLASH (EEPROM) memory D7, write access enable register B */
#define DMU_PROT_ACCENHDF7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040E94u)

/** \brief E98, HOST DFLASH (EEPROM) memory D7, read access enable register A */
#define DMU_PROT_ACCENHDF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040E98u)

/** \brief E9C, HOST DFLASH (EEPROM) memory D7, read access enable register B */
#define DMU_PROT_ACCENHDF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040E9Cu)

/** \brief EA0, HOST DFLASH (EEPROM) memory D7, VM access enable register */
#define DMU_PROT_ACCENHDF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040EA0u)

/** \brief EA4, HOST DFLASH (EEPROM) memory D7, PRS access enable register */
#define DMU_PROT_ACCENHDF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040EA4u)

/** \brief EA8, HOST DFLASH (EEPROM) memory D7, region lower address register */
#define DMU_PROT_ACCENHDF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040EA8u)

/** \brief EAC, HOST DFLASH (EEPROM) memory D7, region upper address register */
#define DMU_PROT_ACCENHDF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040EACu)

/** \brief EB0, HOST UCB memory, write access enable register A */
#define DMU_PROT_ACCENHDFUCB_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040EB0u)

/** \brief EB4, HOST UCB memory, write access enable register B */
#define DMU_PROT_ACCENHDFUCB_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040EB4u)

/** \brief EB8, HOST UCB memory, read access enable register A */
#define DMU_PROT_ACCENHDFUCB_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040EB8u)

/** \brief EBC, HOST UCB memory, read access enable register B */
#define DMU_PROT_ACCENHDFUCB_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040EBCu)

/** \brief EC0, HOST UCB memory, VM access enable register */
#define DMU_PROT_ACCENHDFUCB_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040EC0u)

/** \brief EC4, HOST UCB memory, PRS access enable register */
#define DMU_PROT_ACCENHDFUCB_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040EC4u)

/** \brief ED0, PROT register for CSRM PFLASH memory */
#define DMU_PROT_PROTCSPF /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040ED0u)

/** \brief ED8, CSRM PFLASH memory P0, write access enable register A */
#define DMU_PROT_ACCENCSPF0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040ED8u)

/** \brief EDC, CSRM PFLASH memory P0, write access enable register B */
#define DMU_PROT_ACCENCSPF0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040EDCu)

/** \brief EE8, CSRM PFLASH memory P0, VM access enable register */
#define DMU_PROT_ACCENCSPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040EE8u)

/** \brief EEC, CSRM PFLASH memory P0, PRS access enable register */
#define DMU_PROT_ACCENCSPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040EECu)

/** \brief EF0, CSRM PFLASH memory P0, region lower address register */
#define DMU_PROT_ACCENCSPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040EF0u)

/** \brief EF4, CSRM PFLASH memory P0, region upper address register */
#define DMU_PROT_ACCENCSPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040EF4u)

/** \brief EF8, CSRM PFLASH memory P1, write access enable register A */
#define DMU_PROT_ACCENCSPF1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040EF8u)

/** \brief EFC, CSRM PFLASH memory P1, write access enable register B */
#define DMU_PROT_ACCENCSPF1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040EFCu)

/** \brief F08, CSRM PFLASH memory P1, VM access enable register */
#define DMU_PROT_ACCENCSPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040F08u)

/** \brief F0C, CSRM PFLASH memory P1, PRS access enable register */
#define DMU_PROT_ACCENCSPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040F0Cu)

/** \brief F10, CSRM PFLASH memory P1, region lower address register */
#define DMU_PROT_ACCENCSPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040F10u)

/** \brief F14, CSRM PFLASH memory P1, region upper address register */
#define DMU_PROT_ACCENCSPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040F14u)

/** \brief F18, CSRM PFLASH memory P2, write access enable register A */
#define DMU_PROT_ACCENCSPF2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040F18u)

/** \brief F1C, CSRM PFLASH memory P2, write access enable register B */
#define DMU_PROT_ACCENCSPF2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040F1Cu)

/** \brief F28, CSRM PFLASH memory P2, VM access enable register */
#define DMU_PROT_ACCENCSPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040F28u)

/** \brief F2C, CSRM PFLASH memory P2, PRS access enable register */
#define DMU_PROT_ACCENCSPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040F2Cu)

/** \brief F30, CSRM PFLASH memory P2, region lower address register */
#define DMU_PROT_ACCENCSPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040F30u)

/** \brief F34, CSRM PFLASH memory P2, region upper address register */
#define DMU_PROT_ACCENCSPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040F34u)

/** \brief F38, CSRM PFLASH memory P3, write access enable register A */
#define DMU_PROT_ACCENCSPF3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040F38u)

/** \brief F3C, CSRM PFLASH memory P3, write access enable register B */
#define DMU_PROT_ACCENCSPF3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040F3Cu)

/** \brief F48, CSRM PFLASH memory P3, VM access enable register */
#define DMU_PROT_ACCENCSPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040F48u)

/** \brief F4C, CSRM PFLASH memory P3, PRS access enable register */
#define DMU_PROT_ACCENCSPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040F4Cu)

/** \brief F50, CSRM PFLASH memory P3, region lower address register */
#define DMU_PROT_ACCENCSPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNLA*)0xF8040F50u)

/** \brief F54, CSRM PFLASH memory P3, region upper address register */
#define DMU_PROT_ACCENCSPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PF_RGNUA*)0xF8040F54u)

/** \brief F58, PROT register for CSRM DFLASH (EEPROM) and CSRM UCB memory */
#define DMU_PROT_PROTCSDF /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROTREG*)0xF8040F58u)

/** \brief F60, CSRM DFLASH (EEPROM) memory D0, write access enable register A */
#define DMU_PROT_ACCENCSDF0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040F60u)

/** \brief F64, CSRM DFLASH (EEPROM) memory D0, write access enable register B */
#define DMU_PROT_ACCENCSDF0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040F64u)

/** \brief F68, CSRM DFLASH (EEPROM) memory D0, read access enable register A */
#define DMU_PROT_ACCENCSDF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040F68u)

/** \brief F6C, CSRM DFLASH (EEPROM) memory D0, read access enable register B */
#define DMU_PROT_ACCENCSDF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040F6Cu)

/** \brief F70, CSRM DFLASH (EEPROM) memory D0, VM access enable register */
#define DMU_PROT_ACCENCSDF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040F70u)

/** \brief F74, CSRM DFLASH (EEPROM) memory D0, PRS access enable register */
#define DMU_PROT_ACCENCSDF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040F74u)

/** \brief F78, CSRM DFLASH (EEPROM) memory D0, region lower address register */
#define DMU_PROT_ACCENCSDF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040F78u)

/** \brief F7C, CSRM DFLASH (EEPROM) memory D0, region upper address register */
#define DMU_PROT_ACCENCSDF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040F7Cu)

/** \brief F80, CSRM DFLASH (EEPROM) memory D1, write access enable register A */
#define DMU_PROT_ACCENCSDF1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040F80u)

/** \brief F84, CSRM DFLASH (EEPROM) memory D1, write access enable register B */
#define DMU_PROT_ACCENCSDF1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040F84u)

/** \brief F88, CSRM DFLASH (EEPROM) memory D1, read access enable register A */
#define DMU_PROT_ACCENCSDF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040F88u)

/** \brief F8C, CSRM DFLASH (EEPROM) memory D1, read access enable register B */
#define DMU_PROT_ACCENCSDF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040F8Cu)

/** \brief F90, CSRM DFLASH (EEPROM) memory D1, VM access enable register */
#define DMU_PROT_ACCENCSDF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040F90u)

/** \brief F94, CSRM DFLASH (EEPROM) memory D1, PRS access enable register */
#define DMU_PROT_ACCENCSDF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040F94u)

/** \brief F98, CSRM DFLASH (EEPROM) memory D1, region lower address register */
#define DMU_PROT_ACCENCSDF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040F98u)

/** \brief F9C, CSRM DFLASH (EEPROM) memory D1, region upper address register */
#define DMU_PROT_ACCENCSDF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040F9Cu)

/** \brief FA0, CSRM DFLASH (EEPROM) memory D2, write access enable register A */
#define DMU_PROT_ACCENCSDF2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040FA0u)

/** \brief FA4, CSRM DFLASH (EEPROM) memory D2, write access enable register B */
#define DMU_PROT_ACCENCSDF2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040FA4u)

/** \brief FA8, CSRM DFLASH (EEPROM) memory D2, read access enable register A */
#define DMU_PROT_ACCENCSDF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040FA8u)

/** \brief FAC, CSRM DFLASH (EEPROM) memory D2, read access enable register B */
#define DMU_PROT_ACCENCSDF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040FACu)

/** \brief FB0, CSRM DFLASH (EEPROM) memory D2, VM access enable register */
#define DMU_PROT_ACCENCSDF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040FB0u)

/** \brief FB4, CSRM DFLASH (EEPROM) memory D2, PRS access enable register */
#define DMU_PROT_ACCENCSDF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040FB4u)

/** \brief FB8, CSRM DFLASH (EEPROM) memory D2, region lower address register */
#define DMU_PROT_ACCENCSDF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040FB8u)

/** \brief FBC, CSRM DFLASH (EEPROM) memory D2, region upper address register */
#define DMU_PROT_ACCENCSDF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040FBCu)

/** \brief FC0, CSRM DFLASH (EEPROM) memory D3, write access enable register A */
#define DMU_PROT_ACCENCSDF3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040FC0u)

/** \brief FC4, CSRM DFLASH (EEPROM) memory D3, write access enable register B */
#define DMU_PROT_ACCENCSDF3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040FC4u)

/** \brief FC8, CSRM DFLASH (EEPROM) memory D3, read access enable register A */
#define DMU_PROT_ACCENCSDF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040FC8u)

/** \brief FCC, CSRM DFLASH (EEPROM) memory D3, read access enable register B */
#define DMU_PROT_ACCENCSDF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040FCCu)

/** \brief FD0, CSRM DFLASH (EEPROM) memory D3, VM access enable register */
#define DMU_PROT_ACCENCSDF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040FD0u)

/** \brief FD4, CSRM DFLASH (EEPROM) memory D3, PRS access enable register */
#define DMU_PROT_ACCENCSDF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040FD4u)

/** \brief FD8, CSRM DFLASH (EEPROM) memory D3, region lower address register */
#define DMU_PROT_ACCENCSDF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNLA*)0xF8040FD8u)

/** \brief FDC, CSRM DFLASH (EEPROM) memory D3, region upper address register */
#define DMU_PROT_ACCENCSDF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_DF_RGNUA*)0xF8040FDCu)

/** \brief FE0, CSRM UCB memory, write access enable register A */
#define DMU_PROT_ACCENCSDFUCB_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRA*)0xF8040FE0u)

/** \brief FE4, CSRM UCB memory, write access enable register B */
#define DMU_PROT_ACCENCSDFUCB_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_WRB_SRI*)0xF8040FE4u)

/** \brief FE8, CSRM UCB memory, read access enable register A */
#define DMU_PROT_ACCENCSDFUCB_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDA*)0xF8040FE8u)

/** \brief FEC, CSRM UCB memory, read access enable register B */
#define DMU_PROT_ACCENCSDFUCB_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_RDB_SRI*)0xF8040FECu)

/** \brief FF0, CSRM UCB memory, VM access enable register */
#define DMU_PROT_ACCENCSDFUCB_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_VM*)0xF8040FF0u)

/** \brief FF4, CSRM UCB memory, PRS access enable register */
#define DMU_PROT_ACCENCSDFUCB_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_ACCEN_PRS*)0xF8040FF4u)

/** \brief 1000, APU bypass */
#define DMU_PROT_APUBYPASS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMU_PROT_APUBYPASS*)0xF8041000u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDMU_REG_H */
