// Seed: 253982164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_33;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = id_5;
  wire id_23;
  wire id_24;
  assign id_10 = 1;
  tri1 id_25, id_26, id_27, id_28;
  id_29(
      .id_0(id_4),
      .id_1((1)),
      .id_2(""),
      .id_3(1),
      .id_4(1 && id_22 != id_28),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_23),
      .id_9(id_5),
      .id_10(1),
      .id_11(id_28 + id_13),
      .id_12(1'b0 ==? 1),
      .id_13(1'b0),
      .id_14(""),
      .id_15(id_6),
      .id_16(id_20),
      .id_17(id_28 == id_15)
  ); module_0(
      id_1,
      id_5,
      id_27,
      id_28,
      id_15,
      id_24,
      id_3,
      id_6,
      id_23,
      id_26,
      id_1,
      id_12,
      id_2,
      id_5,
      id_6,
      id_4,
      id_11,
      id_4,
      id_24,
      id_2,
      id_23,
      id_18,
      id_24,
      id_15,
      id_16,
      id_24,
      id_12,
      id_6,
      id_22,
      id_2,
      id_7,
      id_26
  );
  wire id_30, id_31, id_32;
endmodule
