<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4774" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4774{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4774{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4774{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4774{left:189px;bottom:998px;}
#t5_4774{left:523px;bottom:998px;letter-spacing:-0.12px;}
#t6_4774{left:523px;bottom:981px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7_4774{left:523px;bottom:959px;letter-spacing:-0.12px;}
#t8_4774{left:523px;bottom:943px;letter-spacing:-0.12px;}
#t9_4774{left:523px;bottom:926px;letter-spacing:-0.1px;}
#ta_4774{left:189px;bottom:901px;}
#tb_4774{left:523px;bottom:901px;letter-spacing:-0.12px;}
#tc_4774{left:523px;bottom:880px;letter-spacing:-0.12px;}
#td_4774{left:523px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#te_4774{left:523px;bottom:846px;letter-spacing:-0.11px;}
#tf_4774{left:189px;bottom:822px;}
#tg_4774{left:523px;bottom:822px;letter-spacing:-0.14px;}
#th_4774{left:189px;bottom:797px;}
#ti_4774{left:523px;bottom:797px;letter-spacing:-0.11px;}
#tj_4774{left:523px;bottom:776px;letter-spacing:-0.12px;}
#tk_4774{left:523px;bottom:759px;letter-spacing:-0.11px;}
#tl_4774{left:523px;bottom:742px;letter-spacing:-0.11px;}
#tm_4774{left:523px;bottom:726px;letter-spacing:-0.12px;}
#tn_4774{left:189px;bottom:701px;}
#to_4774{left:523px;bottom:701px;letter-spacing:-0.14px;}
#tp_4774{left:189px;bottom:677px;letter-spacing:-0.16px;}
#tq_4774{left:523px;bottom:677px;letter-spacing:-0.11px;}
#tr_4774{left:523px;bottom:655px;letter-spacing:-0.12px;}
#ts_4774{left:523px;bottom:639px;letter-spacing:-0.12px;}
#tt_4774{left:189px;bottom:614px;letter-spacing:-0.14px;}
#tu_4774{left:523px;bottom:614px;letter-spacing:-0.14px;}
#tv_4774{left:189px;bottom:590px;letter-spacing:-0.13px;}
#tw_4774{left:523px;bottom:590px;letter-spacing:-0.12px;}
#tx_4774{left:523px;bottom:568px;letter-spacing:-0.12px;}
#ty_4774{left:523px;bottom:551px;letter-spacing:-0.12px;}
#tz_4774{left:189px;bottom:527px;letter-spacing:-0.13px;}
#t10_4774{left:523px;bottom:527px;letter-spacing:-0.12px;}
#t11_4774{left:523px;bottom:506px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#t12_4774{left:523px;bottom:489px;letter-spacing:-0.12px;}
#t13_4774{left:189px;bottom:464px;letter-spacing:-0.13px;}
#t14_4774{left:523px;bottom:464px;letter-spacing:-0.11px;}
#t15_4774{left:523px;bottom:443px;letter-spacing:-0.12px;}
#t16_4774{left:523px;bottom:426px;letter-spacing:-0.12px;}
#t17_4774{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t18_4774{left:523px;bottom:402px;letter-spacing:-0.13px;}
#t19_4774{left:523px;bottom:380px;letter-spacing:-0.12px;}
#t1a_4774{left:523px;bottom:364px;letter-spacing:-0.11px;}
#t1b_4774{left:523px;bottom:342px;letter-spacing:-0.11px;}
#t1c_4774{left:523px;bottom:325px;letter-spacing:-0.1px;}
#t1d_4774{left:189px;bottom:301px;letter-spacing:-0.18px;}
#t1e_4774{left:523px;bottom:301px;letter-spacing:-0.12px;}
#t1f_4774{left:523px;bottom:279px;letter-spacing:-0.11px;}
#t1g_4774{left:523px;bottom:263px;letter-spacing:-0.11px;}
#t1h_4774{left:523px;bottom:241px;letter-spacing:-0.11px;}
#t1i_4774{left:523px;bottom:224px;letter-spacing:-0.1px;}
#t1j_4774{left:189px;bottom:200px;letter-spacing:-0.13px;}
#t1k_4774{left:523px;bottom:200px;letter-spacing:-0.13px;}
#t1l_4774{left:523px;bottom:179px;letter-spacing:-0.11px;}
#t1m_4774{left:523px;bottom:162px;letter-spacing:-0.11px;}
#t1n_4774{left:523px;bottom:140px;letter-spacing:-0.11px;}
#t1o_4774{left:523px;bottom:124px;letter-spacing:-0.1px;}
#t1p_4774{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1q_4774{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1r_4774{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1s_4774{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1t_4774{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_4774{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t1v_4774{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_4774{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1x_4774{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4774{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4774{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4774{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4774{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4774{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4774" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4774Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4774" style="-webkit-user-select: none;"><object width="935" height="1210" data="4774/4774.svg" type="image/svg+xml" id="pdf4774" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4774" class="t s1_4774">2-252 </span><span id="t2_4774" class="t s1_4774">Vol. 4 </span>
<span id="t3_4774" class="t s2_4774">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4774" class="t s3_4774">5 </span><span id="t5_4774" class="t s3_4774">Autonomous Utilization-Based Frequency Control </span>
<span id="t6_4774" class="t s3_4774">Status (R0) </span>
<span id="t7_4774" class="t s3_4774">When set, frequency is reduced below the operating </span>
<span id="t8_4774" class="t s3_4774">system request because the processor has detected </span>
<span id="t9_4774" class="t s3_4774">that utilization is low. </span>
<span id="ta_4774" class="t s3_4774">6 </span><span id="tb_4774" class="t s3_4774">VR Therm Alert Status (R0) </span>
<span id="tc_4774" class="t s3_4774">When set, frequency is reduced below the operating </span>
<span id="td_4774" class="t s3_4774">system request due to a thermal alert from the Voltage </span>
<span id="te_4774" class="t s3_4774">Regulator. </span>
<span id="tf_4774" class="t s3_4774">7 </span><span id="tg_4774" class="t s3_4774">Reserved </span>
<span id="th_4774" class="t s3_4774">8 </span><span id="ti_4774" class="t s3_4774">Electrical Design Point Status (R0) </span>
<span id="tj_4774" class="t s3_4774">When set, frequency is reduced below the operating </span>
<span id="tk_4774" class="t s3_4774">system request due to electrical design point </span>
<span id="tl_4774" class="t s3_4774">constraints (e.g., maximum electrical current </span>
<span id="tm_4774" class="t s3_4774">consumption). </span>
<span id="tn_4774" class="t s3_4774">9 </span><span id="to_4774" class="t s3_4774">Reserved </span>
<span id="tp_4774" class="t s3_4774">10 </span><span id="tq_4774" class="t s3_4774">Multi-Core Turbo Status (R0) </span>
<span id="tr_4774" class="t s3_4774">When set, frequency is reduced below the operating </span>
<span id="ts_4774" class="t s3_4774">system request due to Multi-Core Turbo limits. </span>
<span id="tt_4774" class="t s3_4774">12:11 </span><span id="tu_4774" class="t s3_4774">Reserved </span>
<span id="tv_4774" class="t s3_4774">13 </span><span id="tw_4774" class="t s3_4774">Core Frequency P1 Status (R0) </span>
<span id="tx_4774" class="t s3_4774">When set, frequency is reduced below max non-turbo </span>
<span id="ty_4774" class="t s3_4774">P1. </span>
<span id="tz_4774" class="t s3_4774">14 </span><span id="t10_4774" class="t s3_4774">Core Max N-Core Turbo Frequency Limiting Status (R0) </span>
<span id="t11_4774" class="t s3_4774">When set, frequency is reduced below max n-core turbo </span>
<span id="t12_4774" class="t s3_4774">frequency. </span>
<span id="t13_4774" class="t s3_4774">15 </span><span id="t14_4774" class="t s3_4774">Core Frequency Limiting Status (R0) </span>
<span id="t15_4774" class="t s3_4774">When set, frequency is reduced below the operating </span>
<span id="t16_4774" class="t s3_4774">system request. </span>
<span id="t17_4774" class="t s3_4774">16 </span><span id="t18_4774" class="t s3_4774">PROCHOT Log </span>
<span id="t19_4774" class="t s3_4774">When set, indicates that the PROCHOT Status bit has </span>
<span id="t1a_4774" class="t s3_4774">asserted since the log bit was last cleared. </span>
<span id="t1b_4774" class="t s3_4774">This log bit will remain set until cleared by software </span>
<span id="t1c_4774" class="t s3_4774">writing 0. </span>
<span id="t1d_4774" class="t s3_4774">17 </span><span id="t1e_4774" class="t s3_4774">Thermal Log </span>
<span id="t1f_4774" class="t s3_4774">When set, indicates that the Thermal Status bit has </span>
<span id="t1g_4774" class="t s3_4774">asserted since the log bit was last cleared. </span>
<span id="t1h_4774" class="t s3_4774">This log bit will remain set until cleared by software </span>
<span id="t1i_4774" class="t s3_4774">writing 0. </span>
<span id="t1j_4774" class="t s3_4774">18 </span><span id="t1k_4774" class="t s3_4774">Power Budget Management Log </span>
<span id="t1l_4774" class="t s3_4774">When set, indicates that the PBM Status bit has </span>
<span id="t1m_4774" class="t s3_4774">asserted since the log bit was last cleared. </span>
<span id="t1n_4774" class="t s3_4774">This log bit will remain set until cleared by software </span>
<span id="t1o_4774" class="t s3_4774">writing 0. </span>
<span id="t1p_4774" class="t s4_4774">Table 2-32. </span><span id="t1q_4774" class="t s4_4774">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t1r_4774" class="t s5_4774">Register </span>
<span id="t1s_4774" class="t s5_4774">Address </span><span id="t1t_4774" class="t s5_4774">Register Name / Bit Fields </span><span id="t1u_4774" class="t s5_4774">Scope </span><span id="t1v_4774" class="t s5_4774">Bit Description </span>
<span id="t1w_4774" class="t s5_4774">Hex </span><span id="t1x_4774" class="t s5_4774">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
