#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 11 13:32:48 2023
# Process ID: 4872
# Current directory: D:/vivadoprogram/multicycleCPU/multicycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15348 D:\vivadoprogram\multicycleCPU\multicycleCPU\multicycleCPU.xpr
# Log file: D:/vivadoprogram/multicycleCPU/multicycleCPU/vivado.log
# Journal file: D:/vivadoprogram/multicycleCPU/multicycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivadoprogram/multicycleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/muxb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/muxpc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxpc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c027676e3d904798ab4ef115059448ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c027676e3d904798ab4ef115059448ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/maindec.sv" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/aludec.sv" Line 1. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/muxpc.sv" Line 1. Module muxpc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/regfile.sv" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopr2.sv" Line 1. Module flopr2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/signext.sv" Line 1. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/sl2.sv" Line 1. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/muxb.sv" Line 1. Module muxb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sources_1/new/mem.sv" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.muxpc
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopr2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.muxb
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation succeeded
$stop called at time : 635 ns : File "D:/vivadoprogram/multicycleCPU/multicycleCPU/multicycleCPU.srcs/sim_1/new/testbench.sv" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 817.766 ; gain = 60.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 13:34:25 2023...
