# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TIME_TAG.srcs/sim_1/new/MEM_TB.vhd" \

# Do not sort compile order
nosort
