

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Feb  3 15:44:25 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F877A Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0094                     SSPSTAT         equ	148	;# 
   102     0098                     TXSTA           equ	152	;# 
   103     0099                     SPBRG           equ	153	;# 
   104     009C                     CMCON           equ	156	;# 
   105     009D                     CVRCON          equ	157	;# 
   106     009E                     ADRESL          equ	158	;# 
   107     009F                     ADCON1          equ	159	;# 
   108     010C                     EEDATA          equ	268	;# 
   109     010D                     EEADR           equ	269	;# 
   110     010E                     EEDATH          equ	270	;# 
   111     010F                     EEADRH          equ	271	;# 
   112     018C                     EECON1          equ	396	;# 
   113     018D                     EECON2          equ	397	;# 
   114     0000                     INDF            equ	0	;# 
   115     0001                     TMR0            equ	1	;# 
   116     0002                     PCL             equ	2	;# 
   117     0003                     STATUS          equ	3	;# 
   118     0004                     FSR             equ	4	;# 
   119     0005                     PORTA           equ	5	;# 
   120     0006                     PORTB           equ	6	;# 
   121     0007                     PORTC           equ	7	;# 
   122     0008                     PORTD           equ	8	;# 
   123     0009                     PORTE           equ	9	;# 
   124     000A                     PCLATH          equ	10	;# 
   125     000B                     INTCON          equ	11	;# 
   126     000C                     PIR1            equ	12	;# 
   127     000D                     PIR2            equ	13	;# 
   128     000E                     TMR1            equ	14	;# 
   129     000E                     TMR1L           equ	14	;# 
   130     000F                     TMR1H           equ	15	;# 
   131     0010                     T1CON           equ	16	;# 
   132     0011                     TMR2            equ	17	;# 
   133     0012                     T2CON           equ	18	;# 
   134     0013                     SSPBUF          equ	19	;# 
   135     0014                     SSPCON          equ	20	;# 
   136     0015                     CCPR1           equ	21	;# 
   137     0015                     CCPR1L          equ	21	;# 
   138     0016                     CCPR1H          equ	22	;# 
   139     0017                     CCP1CON         equ	23	;# 
   140     0018                     RCSTA           equ	24	;# 
   141     0019                     TXREG           equ	25	;# 
   142     001A                     RCREG           equ	26	;# 
   143     001B                     CCPR2           equ	27	;# 
   144     001B                     CCPR2L          equ	27	;# 
   145     001C                     CCPR2H          equ	28	;# 
   146     001D                     CCP2CON         equ	29	;# 
   147     001E                     ADRESH          equ	30	;# 
   148     001F                     ADCON0          equ	31	;# 
   149     0081                     OPTION_REG      equ	129	;# 
   150     0085                     TRISA           equ	133	;# 
   151     0086                     TRISB           equ	134	;# 
   152     0087                     TRISC           equ	135	;# 
   153     0088                     TRISD           equ	136	;# 
   154     0089                     TRISE           equ	137	;# 
   155     008C                     PIE1            equ	140	;# 
   156     008D                     PIE2            equ	141	;# 
   157     008E                     PCON            equ	142	;# 
   158     0091                     SSPCON2         equ	145	;# 
   159     0092                     PR2             equ	146	;# 
   160     0093                     SSPADD          equ	147	;# 
   161     0094                     SSPSTAT         equ	148	;# 
   162     0098                     TXSTA           equ	152	;# 
   163     0099                     SPBRG           equ	153	;# 
   164     009C                     CMCON           equ	156	;# 
   165     009D                     CVRCON          equ	157	;# 
   166     009E                     ADRESL          equ	158	;# 
   167     009F                     ADCON1          equ	159	;# 
   168     010C                     EEDATA          equ	268	;# 
   169     010D                     EEADR           equ	269	;# 
   170     010E                     EEDATH          equ	270	;# 
   171     010F                     EEADRH          equ	271	;# 
   172     018C                     EECON1          equ	396	;# 
   173     018D                     EECON2          equ	397	;# 
   174     001A                     _RCREG          set	26
   175     0018                     _RCSTA          set	24
   176     0030                     _RB0            set	48
   177     0065                     _RCIF           set	101
   178     0098                     _TXSTA          set	152
   179     0099                     _SPBRG          set	153
   180     0430                     _TRISB0         set	1072
   181     043F                     _TRISC7         set	1087
   182     043E                     _TRISC6         set	1086
   183                           
   184                           	psect	cinit
   185     07FC                     start_initialization:	
   186                           ; #config settings
   187                           
   188     07FC                     __initialization:
   189     07FC                     end_of_initialization:	
   190                           ;End of C runtime variable initialization code
   191                           
   192     07FC                     __end_of__initialization:
   193     07FC  0183               	clrf	3
   194     07FD  120A  118A  2FCE   	ljmp	_main	;jump to C main() function
   195                           
   196                           	psect	cstackCOMMON
   197     0070                     __pcstackCOMMON:
   198     0070                     ?_UART_Init:
   199     0070                     ?_UART_Read:	
   200                           ; 1 bytes @ 0x0
   201                           
   202     0070                     ?_main:	
   203                           ; 1 bytes @ 0x0
   204                           
   205     0070                     ??_UART_Init:	
   206                           ; 1 bytes @ 0x0
   207                           
   208     0070                     ??_UART_Read:	
   209                           ; 1 bytes @ 0x0
   210                           
   211     0070                     ??_main:	
   212                           ; 1 bytes @ 0x0
   213                           
   214                           
   215                           ; 1 bytes @ 0x0
   216     0070                     	ds	3
   217     0073                     main@data:
   218                           
   219                           ; 1 bytes @ 0x3
   220     0073                     	ds	1
   221                           
   222                           	psect	maintext
   223     07CE                     __pmaintext:	
   224 ;;
   225 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   226 ;;
   227 ;; *************** function _main *****************
   228 ;; Defined at:
   229 ;;		line 30 in file "slave_pic.c"
   230 ;; Parameters:    Size  Location     Type
   231 ;;		None
   232 ;; Auto vars:     Size  Location     Type
   233 ;;  data            1    3[COMMON] unsigned char 
   234 ;; Return value:  Size  Location     Type
   235 ;;                  1    wreg      void 
   236 ;; Registers used:
   237 ;;		wreg, status,2, status,0, pclath, cstack
   238 ;; Tracked objects:
   239 ;;		On entry : B00/0
   240 ;;		On exit  : 0/0
   241 ;;		Unchanged: 0/0
   242 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   243 ;;      Params:         0       0       0       0       0
   244 ;;      Locals:         1       0       0       0       0
   245 ;;      Temps:          3       0       0       0       0
   246 ;;      Totals:         4       0       0       0       0
   247 ;;Total ram usage:        4 bytes
   248 ;; Hardware stack levels required when called: 1
   249 ;; This function calls:
   250 ;;		_UART_Init
   251 ;;		_UART_Read
   252 ;; This function is called by:
   253 ;;		Startup code after reset
   254 ;; This function uses a non-reentrant model
   255 ;;
   256                           
   257     07CE                     _main:	
   258                           ;psect for function _main
   259                           
   260     07CE                     l590:	
   261                           ;incstack = 0
   262                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   263                           
   264     07CE  1683               	bsf	3,5	;RP0=1, select bank1
   265     07CF  1303               	bcf	3,6	;RP1=0, select bank1
   266     07D0  1006               	bcf	6,0	;volatile
   267     07D1  1283               	bcf	3,5	;RP0=0, select bank0
   268     07D2  1303               	bcf	3,6	;RP1=0, select bank0
   269     07D3  1006               	bcf	6,0	;volatile
   270     07D4                     l592:
   271     07D4  120A  118A  27C1  120A  118A  	fcall	_UART_Init
   272     07D9                     l594:
   273     07D9  120A  118A  27B9  120A  118A  	fcall	_UART_Read
   274     07DE  00F3               	movwf	main@data
   275     07DF  3041               	movlw	65
   276     07E0  0673               	xorwf	main@data,w
   277     07E1  1D03               	btfss	3,2
   278     07E2  2FE4               	goto	u21
   279     07E3  2FE5               	goto	u20
   280     07E4                     u21:
   281     07E4  2FD9               	goto	l594
   282     07E5                     u20:
   283     07E5                     l596:
   284     07E5  1283               	bcf	3,5	;RP0=0, select bank0
   285     07E6  1303               	bcf	3,6	;RP1=0, select bank0
   286     07E7  1406               	bsf	6,0	;volatile
   287     07E8                     l598:
   288     07E8  3008               	movlw	8
   289     07E9  00F2               	movwf	??_main+2
   290     07EA  309D               	movlw	157
   291     07EB  00F1               	movwf	??_main+1
   292     07EC  3005               	movlw	5
   293     07ED  00F0               	movwf	??_main
   294     07EE                     u37:
   295     07EE  0BF0               	decfsz	??_main,f
   296     07EF  2FEE               	goto	u37
   297     07F0  0BF1               	decfsz	??_main+1,f
   298     07F1  2FEE               	goto	u37
   299     07F2  0BF2               	decfsz	??_main+2,f
   300     07F3  2FEE               	goto	u37
   301     07F4  2FF5               	nop2
   302     07F5                     l600:
   303     07F5  1283               	bcf	3,5	;RP0=0, select bank0
   304     07F6  1303               	bcf	3,6	;RP1=0, select bank0
   305     07F7  1006               	bcf	6,0	;volatile
   306     07F8  2FD9               	goto	l594
   307     07F9  120A  118A  2800   	ljmp	start
   308     07FC                     __end_of_main:
   309                           
   310                           	psect	text1
   311     07B9                     __ptext1:	
   312 ;; *************** function _UART_Read *****************
   313 ;; Defined at:
   314 ;;		line 25 in file "slave_pic.c"
   315 ;; Parameters:    Size  Location     Type
   316 ;;		None
   317 ;; Auto vars:     Size  Location     Type
   318 ;;		None
   319 ;; Return value:  Size  Location     Type
   320 ;;                  1    wreg      unsigned char 
   321 ;; Registers used:
   322 ;;		wreg
   323 ;; Tracked objects:
   324 ;;		On entry : 0/0
   325 ;;		On exit  : 0/0
   326 ;;		Unchanged: 0/0
   327 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   328 ;;      Params:         0       0       0       0       0
   329 ;;      Locals:         0       0       0       0       0
   330 ;;      Temps:          0       0       0       0       0
   331 ;;      Totals:         0       0       0       0       0
   332 ;;Total ram usage:        0 bytes
   333 ;; Hardware stack levels used: 1
   334 ;; This function calls:
   335 ;;		Nothing
   336 ;; This function is called by:
   337 ;;		_main
   338 ;; This function uses a non-reentrant model
   339 ;;
   340                           
   341     07B9                     _UART_Read:	
   342                           ;psect for function _UART_Read
   343                           
   344     07B9                     l584:	
   345                           ;incstack = 0
   346                           ; Regs used in _UART_Read: [wreg]
   347                           
   348     07B9                     l26:	
   349                           ;slave_pic.c: 26:     }
   350                           
   351     07B9  1283               	bcf	3,5	;RP0=0, select bank0
   352     07BA  1303               	bcf	3,6	;RP1=0, select bank0
   353     07BB  1E8C               	btfss	12,5	;volatile
   354     07BC  2FBE               	goto	u11
   355     07BD  2FBF               	goto	u10
   356     07BE                     u11:
   357     07BE  2FB9               	goto	l26
   358     07BF                     u10:
   359     07BF                     l586:
   360                           
   361                           ;slave_pic.c: 27: }
   362     07BF  081A               	movf	26,w	;volatile
   363     07C0                     l29:
   364     07C0  0008               	return
   365     07C1                     __end_of_UART_Read:
   366                           
   367                           	psect	text2
   368     07C1                     __ptext2:	
   369 ;; *************** function _UART_Init *****************
   370 ;; Defined at:
   371 ;;		line 17 in file "slave_pic.c"
   372 ;; Parameters:    Size  Location     Type
   373 ;;		None
   374 ;; Auto vars:     Size  Location     Type
   375 ;;		None
   376 ;; Return value:  Size  Location     Type
   377 ;;                  1    wreg      void 
   378 ;; Registers used:
   379 ;;		None
   380 ;; Tracked objects:
   381 ;;		On entry : 0/0
   382 ;;		On exit  : 0/0
   383 ;;		Unchanged: 0/0
   384 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   385 ;;      Params:         0       0       0       0       0
   386 ;;      Locals:         0       0       0       0       0
   387 ;;      Temps:          0       0       0       0       0
   388 ;;      Totals:         0       0       0       0       0
   389 ;;Total ram usage:        0 bytes
   390 ;; Hardware stack levels used: 1
   391 ;; This function calls:
   392 ;;		Nothing
   393 ;; This function is called by:
   394 ;;		_main
   395 ;; This function uses a non-reentrant model
   396 ;;
   397                           
   398     07C1                     _UART_Init:	
   399                           ;psect for function _UART_Init
   400                           
   401     07C1                     l582:	
   402                           ;incstack = 0
   403                           ; Regs used in _UART_Init: []
   404                           
   405                           
   406                           ;slave_pic.c: 18: 
   407     07C1  1683               	bsf	3,5	;RP0=1, select bank1
   408     07C2  1303               	bcf	3,6	;RP1=0, select bank1
   409     07C3  1307               	bcf	7,6	;volatile
   410                           
   411                           ;slave_pic.c: 19:     while (1) {
   412     07C4  1787               	bsf	7,7	;volatile
   413                           
   414                           ;slave_pic.c: 20:         char data = UART_Read();
   415     07C5  3081               	movlw	129
   416     07C6  0099               	movwf	25	;volatile
   417                           
   418                           ;slave_pic.c: 21:         if (data == 'A') {
   419     07C7  3024               	movlw	36
   420     07C8  0098               	movwf	24	;volatile
   421                           
   422                           ;slave_pic.c: 22:             RB0 = 1;
   423     07C9  3090               	movlw	144
   424     07CA  1283               	bcf	3,5	;RP0=0, select bank0
   425     07CB  1303               	bcf	3,6	;RP1=0, select bank0
   426     07CC  0098               	movwf	24	;volatile
   427     07CD                     l23:
   428     07CD  0008               	return
   429     07CE                     __end_of_UART_Init:
   430     0002                     ___latbits      equ	2
   431     007E                     btemp           set	126	;btemp
   432     007E                     btemp0          set	126
   433     007F                     btemp1          set	127
   434     007E                     wtemp0          set	126
   435     007F                     wtemp0a         set	127
   436     007F                     ttemp0a         set	127
   437     0080                     ltemp0a         set	128
   438                           
   439                           	psect	config
   440                           
   441                           ;Config register CONFIG @ 0x2007
   442                           ;	Oscillator Selection bits
   443                           ;	FOSC = HS, HS oscillator
   444                           ;	Watchdog Timer Enable bit
   445                           ;	WDTE = OFF, WDT disabled
   446                           ;	Power-up Timer Enable bit
   447                           ;	PWRTE = OFF, PWRT disabled
   448                           ;	Brown-out Reset Enable bit
   449                           ;	BOREN = OFF, BOR disabled
   450                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   451                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   452                           ;	Data EEPROM Memory Code Protection bit
   453                           ;	CPD = OFF, Data EEPROM code protection off
   454                           ;	Flash Program Memory Write Enable bits
   455                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   456                           ;	In-Circuit Debugger Mode bit
   457                           ;	DEBUG = 0x1, unprogrammed default
   458                           ;	Flash Program Memory Code Protection bit
   459                           ;	CP = OFF, Code protection off
   460     2007                     	org	8199
   461     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      15
                                              0 COMMON     4     4      0
                          _UART_Init
                          _UART_Read
 ---------------------------------------------------------------------------------
 (1) _UART_Read                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _UART_Init                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _UART_Init
   _UART_Read

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      4       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Feb  3 15:44:25 2026

                     l23 07CD                       l26 07B9                       l29 07C0  
                     u10 07BF                       u11 07BE                       u20 07E5  
                     u21 07E4                       u37 07EE                      l600 07F5  
                    l582 07C1                      l590 07CE                      l584 07B9  
                    l592 07D4                      l586 07BF                      l594 07D9  
                    l596 07E5                      l598 07E8                      _RB0 0030  
                   _RCIF 0065                     _main 07CE                     btemp 007E  
                   start 0000                    ?_main 0070                    _RCREG 001A  
                  _RCSTA 0018                    _SPBRG 0099                    _TXSTA 0098  
                  btemp0 007E                    btemp1 007F                    status 0003  
                  wtemp0 007E          __initialization 07FC             __end_of_main 07FC  
                 ??_main 0070                   _TRISB0 0430                   _TRISC6 043E  
                 _TRISC7 043F        __end_of_UART_Init 07CE        __end_of_UART_Read 07C1  
                 ltemp0a 0080                   ttemp0a 007F                   wtemp0a 007F  
__end_of__initialization 07FC           __pcstackCOMMON 0070               __pmaintext 07CE  
                __ptext1 07B9                  __ptext2 07C1     end_of_initialization 07FC  
              _UART_Init 07C1                _UART_Read 07B9               ?_UART_Init 0070  
             ?_UART_Read 0070      start_initialization 07FC                ___latbits 0002  
            ??_UART_Init 0070              ??_UART_Read 0070                 main@data 0073  
