
*** Running vivado
    with args -log fir8_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 566.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 687.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 687.508 ; gain = 387.234
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 707.492 ; gain = 19.984

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 165eb7223

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1230.004 ; gain = 522.512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 165eb7223

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 165eb7223

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.591 . Memory (MB): peak = 1414.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1079a4f8c

Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1420.180 ; gain = 5.887
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1079a4f8c

Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1420.180 ; gain = 5.887
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1420.180 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1420.180 ; gain = 5.887

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-33.968 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1557.539 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.539 ; gain = 137.359

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1557.539 ; gain = 870.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.539 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1079a4f8c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fir8_test ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 242 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-33.968 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1557.539 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 10 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 54 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1557.539 ; gain = 0.000
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1557.539 ; gain = 0.000

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1557.539 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fir8_test ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 0 Total: 165
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Number of Flops added for Enable Generation: 1

Flops dropped: 0/0 RAMS dropped: 0/4 Clusters dropped: 0/4 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12bc001a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12bc001a9
Power optimization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8f47a565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 2 BUFG optimization | Checksum: 8f47a565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 8f47a565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 8f47a565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8f47a565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1557.539 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.539 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 8f47a565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_pwropt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 09265f5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e245bc55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16be37a62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16be37a62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16be37a62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13932035b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 5 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[3][3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.539 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              2  |                     3  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1206e4d0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 203d1f5cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 2 Global Placement | Checksum: 203d1f5cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc4351c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138946ce4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a48b5e75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f0f77eda

Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11fbeed40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d7ea0465

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d7ea0465

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16d786207

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e1eb5cb3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e1eb5cb3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 208c846aa

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 208c846aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.421. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 110274d95

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 110274d95

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 110274d95

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 110274d95

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 9172b1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9172b1a3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000
Ending Placer Task | Checksum: 643cdf66

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:19 . Memory (MB): peak = 1557.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1557.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1557.539 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5b168007 ConstDB: 0 ShapeSum: 9265f5f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 191de5661

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1557.539 ; gain = 0.000
Post Restoration Checksum: NetGraph: afac348a NumContArr: e23221d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 191de5661

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1564.996 ; gain = 7.457

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 191de5661

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1571.023 ; gain = 13.484

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 191de5661

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1571.023 ; gain = 13.484
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b636b044

Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1576.281 ; gain = 18.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.393 | TNS=-35.029| WHS=-1.541 | THS=-143.527|

Phase 2 Router Initialization | Checksum: 20f4bfc0d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1577.848 ; gain = 20.309

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 578
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 578
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16e8fdd14

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1579.016 ; gain = 21.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.504 | TNS=-36.805| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13a0afe43

Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.519 | TNS=-37.045| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b2ccefbf

Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480
Phase 4 Rip-up And Reroute | Checksum: 1b2ccefbf

Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17f130d1c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.425 | TNS=-35.541| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 173718e91

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 173718e91

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480
Phase 5 Delay and Skew Optimization | Checksum: 173718e91

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec8ec23a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.414 | TNS=-35.365| WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ec8ec23a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480
Phase 6 Post Hold Fix | Checksum: ec8ec23a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197162 %
  Global Horizontal Routing Utilization  = 0.131052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 25%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11331da0f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1579.020 ; gain = 21.480

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11331da0f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1581.027 ; gain = 23.488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c4af2efc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1581.027 ; gain = 23.488

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.414 | TNS=-35.365| WHS=0.118  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c4af2efc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1581.027 ; gain = 23.488
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1581.027 ; gain = 23.488

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1581.027 ; gain = 23.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.027 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1590.973 ; gain = 9.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.078 ; gain = 24.105
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_88/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
151 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 13:29:04 2020...
