





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-9251.html">
    <link rel="next" href="x86-11621.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-9251.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-11621.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">ADD             Add                                  Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            * - - - * * * * *</span><br /><span class="line"><span class="ngb">ADD</span> destination,source</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   destination ← destination + source</span><br /><span class="line"></span><br /><span class="line">    ADD replaces the destination operand with the sum of the source</span><br /><span class="line">    and destination operands. It sets the carry flag if there is an</span><br /><span class="line">    overflow.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    00 /r       ADD  r/m8,r8</span><br /><span class="line">    01 /r       ADD  r/m16,r16</span><br /><span class="line">    01 /r       ADD  r/m32,r32</span><br /><span class="line">    02 /r       ADD  r8,r/m8</span><br /><span class="line">    03 /r       ADD  r16,r/m16</span><br /><span class="line">    03 /r       ADD  r32,r/m32</span><br /><span class="line">    04 ib       ADD  AL,imm8</span><br /><span class="line">    05 iw       ADD  AX,imm16</span><br /><span class="line">    05 id       ADD  EAX,imm32</span><br /><span class="line">    80 /0 ib    ADD  r/m8,imm8</span><br /><span class="line">    81 /0 iw    ADD  r/m16,imm16</span><br /><span class="line">    81 /0 id    ADD  r/m32,imm32</span><br /><span class="line">    83 /0 ib    ADD  r/m16,imm8</span><br /><span class="line">    83 /0 ib    ADD  r/m32,imm8</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    reg, reg     2       3       3       2       2       1       1   UV</span><br /><span class="line">    mem, reg  2+d(0,2)  24+EA   10       7       7       3       3   UV</span><br /><span class="line">    reg, mem  2+d(0,2)  13+EA   10       7       6       2       2   UV</span><br /><span class="line">    reg, imm  2+i(1,2)   4       4       3       2       1       1   UV</span><br /><span class="line">    mem, imm  2+d(0,2)  23+EA   16       7       7       3       3   UV*</span><br /><span class="line">               +i(1,2)</span><br /><span class="line">    acc, imm  1+i(1,2)   4       4       3       2       1       1   UV</span><br /><span class="line"></span><br /><span class="line">        * = not pairable if there is a displacement and immediate</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-9251.html">ADC</a></li>
        
          <li><a href="x86-57138.html">INC</a></li>
        
          <li><a href="x86-179453.html">Flags</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

