============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  09:54:33 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                           0             0 R 
  estado_atual_reg[0]/QN        HS65_LS_DFPRQNX18       1  10.0   32  +167     167 F 
  fopt306/A                                                             +0     167   
  fopt306/Z                     HS65_LS_IVX27           2  20.6   32   +33     200 R 
  g201/B                                                                +0     201   
  g201/Z                        HS65_LS_NAND2X43        1  27.4   32   +36     237 F 
  g200/A                                                                +0     237   
  g200/Z                        HS65_LS_CNIVX82        12  69.7   28   +31     268 R 
U_crtl/inp_source 
g4709/A                                                                 +0     268   
g4709/Z                         HS65_LS_BFX213          2  85.5   20   +47     315 R 
g4685/A                                                                 +0     316   
g4685/Z                         HS65_LS_BFX213          5 108.2   22   +44     360 R 
g4681/A                                                                 +0     360   
g4681/Z                         HS65_LS_IVX53           5  72.9   34   +34     394 F 
g4678/A                                                                 +0     394   
g4678/Z                         HS65_LS_IVX106         16 113.3   39   +40     434 R 
g4674/A                                                                 +0     434   
g4674/Z                         HS65_LS_BFX53          16  62.9   41   +67     501 R 
g3999/A                                                                 +0     501   
g3999/Z                         HS65_LS_AND2X18         5  16.9   38   +77     578 R 
U_inter/linha[6][9] 
  addinc_PUs[26].U_F2_U_1_U_S0_add_18_16/A[11] 
    g338/A                                                              +0     578   
    g338/Z                      HS65_LS_NOR2AX13        3  14.0   64   +89     667 R 
    g314/A                                                              +0     667   
    g314/Z                      HS65_LS_OA12X18         2  16.3   38   +92     760 R 
    g306/B                                                              +0     760   
    g306/Z                      HS65_LS_OA12X18         1   7.8   27   +64     824 R 
    g2/A                                                                +0     824   
    g2/Z                        HS65_LS_AND2X35         7  41.9   43   +74     898 R 
  addinc_PUs[26].U_F2_U_1_U_S0_add_18_16/Z[11] 
  g1376/A                                                               +0     898   
  g1376/Z                       HS65_LS_IVX35           5  25.4   25   +35     933 F 
  addinc_PUs[26].U_F2_U_1_U_S1_add_18_16/B[11] 
    g401/B                                                              +0     933   
    g401/Z                      HS65_LS_NOR2X19         3  20.7   58   +47     980 R 
    g379/B                                                              +0     980   
    g379/Z                      HS65_LS_OAI12X12        1   9.1   39   +49    1030 F 
    g368/C                                                              +0    1030   
    g368/Z                      HS65_LS_AOI12X17        2  12.4   51   +57    1086 R 
    g421/B                                                              +0    1086   
    g421/Z                      HS65_LS_OR2X27          1   9.8   23   +59    1146 R 
    g339/C                                                              +0    1146   
    g339/Z                      HS65_LS_NAND3X19        1  11.6   44   +40    1186 F 
    g336/B                                                              +0    1186   
    g336/Z                      HS65_LS_XOR2X35         2  20.3   31   +85    1271 F 
  addinc_PUs[26].U_F2_U_1_U_S1_add_18_16/Z[13] 
  csa_tree_PUs_27__U_F2_U_S21_add_18_10_groupi/in_0[13] 
    g504/A                                                              +0    1271   
    g504/Z                      HS65_LS_CNIVX27         1  12.7   20   +24    1294 R 
    g493/CI                                                             +0    1295   
    g493/S0                     HS65_LS_FA1X27          2  17.4   36  +130    1425 F 
    g450/A                                                              +0    1425   
    g450/Z                      HS65_LS_NOR2X25         3  21.9   52   +51    1476 R 
    g422/B                                                              +0    1476   
    g422/Z                      HS65_LS_OAI12X18        2  13.5   40   +45    1521 F 
    g410/B                                                              +0    1521   
    g410/Z                      HS65_LS_AOI12X12        1   7.3   61   +44    1565 R 
    g408/C                                                              +0    1565   
    g408/Z                      HS65_LS_OAI12X12        1   9.0   40   +61    1626 F 
    g387/A                                                              +0    1626   
    g387/Z                      HS65_LS_NOR2X19         1  12.4   43   +47    1673 R 
    g386/B                                                              +0    1673   
    g386/Z                      HS65_LSS_XNOR2X18       1  15.2   54   +74    1747 F 
  csa_tree_PUs_27__U_F2_U_S21_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[83][9] 
clipping[83].U_clip_gte_446_34/A[9] 
  g177/A                                                                +0    1748   
  g177/Z                        HS65_LS_NOR2X38         1  11.8   34   +43    1790 R 
  g174/C                                                                +0    1790   
  g174/Z                        HS65_LS_OAI12X24        1  15.0   34   +45    1836 F 
clipping[83].U_clip_gte_446_34/Z 
fopt5111/A                                                              +0    1836   
fopt5111/Z                      HS65_LS_CNIVX41         8  31.3   27   +31    1866 R 
g2116/B                                                                 +0    1866   
g2116/Z                         HS65_LS_NAND2AX7        1   3.8   32   +34    1900 F 
reg_out_clip_reg[83][1]/D  <<<  HS65_LS_DFPRQX4                         +0    1900   
reg_out_clip_reg[83][1]/CP      setup                              0  +110    2010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2110 R 
                                adjustments                           -100    2010   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[83][1]/D
