v 20000220
L 300 1100 700 1100 3
L 300 500 700 500 3
L 300 500 300 1100 3
A 700 800 300 -90 180 3
L 300 1100 300 1600 3
L 300 500 300 0 3
V 1050 800 50 6
P 1100 800 1300 800 1
{
T 1000 800 5 8 0 0 0 167151824
pin1=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 167151824
pin2=IN0
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 167151824
pin3=IN1
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 167151824
pin4=IN2
}
P 300 700 0 700 1
{
T 300 700 5 8 0 0 0 167151824
pin5=IN3
}
P 300 900 0 900 1
{
T 300 900 5 8 0 0 0 167151824
pin6=IN4
}
P 300 1100 0 1100 1
{
T 300 1100 5 8 0 0 0 167151824
pin7=IN5
}
P 300 1300 0 1300 1
{
T 300 1300 5 8 0 0 0 167151824
pin8=IN6
}
P 300 1500 0 1500 1
{
T 300 1500 5 8 0 0 0 167151824
pin9=IN7
}
T 400 0 5 8 0 0 0 167151824
device=nand
T 400 100 5 8 0 0 0 167151824
VERILOG_PORTS=POSITIONAL
