// Seed: 1580693261
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2,
    input wand  id_3,
    input wor   id_4
);
  id_6(
      -1
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  tri   id_2,
    input  logic id_3
);
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  always begin : LABEL_0
    id_0 <= 1;
    begin : LABEL_0
      id_0 <= -1 | -1;
    end
    @(1 or posedge $display(-1, "")) id_1 <= id_3;
    id_1 <= ~1;
  end
  wire id_6;
endmodule
