{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611574567340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611574567340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 12:36:07 2021 " "Processing started: Mon Jan 25 12:36:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611574567340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574567340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IC_S4 -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off IC_S4 -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574567340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611574567712 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1611574567712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uat " "Found entity 1: uat" {  } { { "src/uart_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/uart_e.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/uart_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uat-ar1 " "Found design unit 1: uat-ar1" {  } { { "src/uart_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/uart_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/transmitfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/transmitfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_fsm " "Found entity 1: transmit_fsm" {  } { { "src/transmitfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/transmitfsm_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/transmitfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/transmitfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmit_fsm-ar1 " "Found design unit 1: transmit_fsm-ar1" {  } { { "src/transmitfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/transmitfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/top_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_e.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/top_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-ar1 " "Found design unit 1: top-ar1" {  } { { "src/top_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toggl_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/toggl_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 toggl " "Found entity 1: toggl" {  } { { "src/toggl_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/toggl_e.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toggl_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/toggl_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toggl-ar1 " "Found design unit 1: toggl-ar1" {  } { { "src/toggl_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/toggl_a.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/senderfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/senderfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sender_fsm " "Found entity 1: sender_fsm" {  } { { "src/senderfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/senderfsm_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/senderfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/senderfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender_fsm-ar1 " "Found design unit 1: sender_fsm-ar1" {  } { { "src/senderfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/senderfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operatorfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/operatorfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 operator_fsm " "Found entity 1: operator_fsm" {  } { { "src/operatorfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/operatorfsm_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operatorfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/operatorfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operator_fsm-ar1 " "Found design unit 1: operator_fsm-ar1" {  } { { "src/operatorfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/operatorfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/loggerfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/loggerfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logger_fsm " "Found entity 1: logger_fsm" {  } { { "src/loggerfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/loggerfsm_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/loggerfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/loggerfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logger_fsm-ar1 " "Found design unit 1: logger_fsm-ar1" {  } { { "src/loggerfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/loggerfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keeperfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/keeperfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 keeper_fsm " "Found entity 1: keeper_fsm" {  } { { "src/keeperfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/keeperfsm_e.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keeperfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/keeperfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keeper_fsm-ar1 " "Found design unit 1: keeper_fsm-ar1" {  } { { "src/keeperfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/keeperfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interface_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/interface_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "src/interface_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/interface_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interface_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/interface_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-ar1 " "Found design unit 1: interface-ar1" {  } { { "src/interface_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/interface_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/evtlog_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/evtlog_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 event_logger " "Found entity 1: event_logger" {  } { { "src/evtlog_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/evtlog_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/evtlog_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/evtlog_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 event_logger-ar1 " "Found design unit 1: event_logger-ar1" {  } { { "src/evtlog_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/evtlog_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debuc_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/debuc_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debnc " "Found entity 1: debnc" {  } { { "src/debuc_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/debuc_e.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debuc_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/debuc_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debnc-ar1 " "Found design unit 1: debnc-ar1" {  } { { "src/debuc_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/debuc_a.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cu1_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/cu1_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cu1 " "Found entity 1: cu1" {  } { { "src/cu1_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/cu1_e.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cu1_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/cu1_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu1-ar1 " "Found design unit 1: cu1-ar1" {  } { { "src/cu1_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/cu1_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlfsm_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/controlfsm_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "src/controlfsm_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/controlfsm_e.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlfsm_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/controlfsm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-ar1 " "Found design unit 1: control_fsm-ar1" {  } { { "src/controlfsm_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/controlfsm_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comp_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/comp_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_pack " "Found design unit 1: comp_pack" {  } { { "src/comp_pack.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/comp_pack.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdv_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file src/clkdv_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clkdv_e.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/clkdv_e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdv_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/clkdv_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-ar1 " "Found design unit 1: clock_divider-ar1" {  } { { "src/clkdv_a.vhd" "" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/clkdv_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611574575542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574575542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611574575586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debnc debnc:db1 " "Elaborating entity \"debnc\" for hierarchy \"debnc:db1\"" {  } { { "src/top_a.vhd" "db1" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:top_clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:top_clock_divider\"" {  } { { "src/top_a.vhd" "top_clock_divider" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu1 cu1:counting_unit " "Elaborating entity \"cu1\" for hierarchy \"cu1:counting_unit\"" {  } { { "src/top_a.vhd" "counting_unit" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "event_logger event_logger:top_event_logger " "Elaborating entity \"event_logger\" for hierarchy \"event_logger:top_event_logger\"" {  } { { "src/top_a.vhd" "top_event_logger" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logger_fsm event_logger:top_event_logger\|logger_fsm:EL1 " "Elaborating entity \"logger_fsm\" for hierarchy \"event_logger:top_event_logger\|logger_fsm:EL1\"" {  } { { "src/evtlog_a.vhd" "EL1" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/evtlog_a.vhd" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keeper_fsm event_logger:top_event_logger\|keeper_fsm:EL2 " "Elaborating entity \"keeper_fsm\" for hierarchy \"event_logger:top_event_logger\|keeper_fsm:EL2\"" {  } { { "src/evtlog_a.vhd" "EL2" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/evtlog_a.vhd" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uat uat:uart " "Elaborating entity \"uat\" for hierarchy \"uat:uart\"" {  } { { "src/top_a.vhd" "uart" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm uat:uart\|control_fsm:ufsm1 " "Elaborating entity \"control_fsm\" for hierarchy \"uat:uart\|control_fsm:ufsm1\"" {  } { { "src/uart_a.vhd" "ufsm1" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/uart_a.vhd" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_fsm uat:uart\|transmit_fsm:ufsm2 " "Elaborating entity \"transmit_fsm\" for hierarchy \"uat:uart\|transmit_fsm:ufsm2\"" {  } { { "src/uart_a.vhd" "ufsm2" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/uart_a.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:int " "Elaborating entity \"interface\" for hierarchy \"interface:int\"" {  } { { "src/top_a.vhd" "int" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operator_fsm interface:int\|operator_fsm:If1 " "Elaborating entity \"operator_fsm\" for hierarchy \"interface:int\|operator_fsm:If1\"" {  } { { "src/interface_a.vhd" "If1" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/interface_a.vhd" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender_fsm interface:int\|sender_fsm:If2 " "Elaborating entity \"sender_fsm\" for hierarchy \"interface:int\|sender_fsm:If2\"" {  } { { "src/interface_a.vhd" "If2" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/interface_a.vhd" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggl toggl:tgl " "Elaborating entity \"toggl\" for hierarchy \"toggl:tgl\"" {  } { { "src/top_a.vhd" "tgl" { Text "C:/Users/sebas/Documents/Digital_Desing/VHDL/src/top_a.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574575724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611574576283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611574576790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611574576790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611574576939 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611574576939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611574576939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611574576939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611574576975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 12:36:16 2021 " "Processing ended: Mon Jan 25 12:36:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611574576975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611574576975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611574576975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611574576975 ""}
