$date
	Sat Dec 04 12:44:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " count $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$scope module uut $end
$var wire 1 " count $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
0!
1"
1$
#30
