Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,818
design__inferred_latch__count,0
design__instance__count,65970
design__instance__area,522210
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,341
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1182
design__max_cap_violation__count__corner:nom_tt_025C_1v80,113
power__internal__total,0.030502647161483765
power__switching__total,0.016657177358865738
power__leakage__total,5.969525318505475E-7
power__total,0.047160420566797256
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.6876298614030842
clock__skew__worst_setup__corner:nom_tt_025C_1v80,6.207129208536417
timing__hold__ws__corner:nom_tt_025C_1v80,0.3890008425482772
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.389001
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2811
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1182
design__max_cap_violation__count__corner:nom_ss_100C_1v60,127
clock__skew__worst_hold__corner:nom_ss_100C_1v60,6.992841170712449
clock__skew__worst_setup__corner:nom_ss_100C_1v60,11.22105373712738
timing__hold__ws__corner:nom_ss_100C_1v60,0.28708991552201746
timing__setup__ws__corner:nom_ss_100C_1v60,-9.447635829962234
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2331.0693199961497
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-9.447635829962234
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.985620
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1730
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-9.447636
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1713
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,80
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1182
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,109
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,2.3550575489672205
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.188569609708856
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15587576115504942
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.155876
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3709
design__max_fanout_violation__count,1182
design__max_cap_violation__count,185
clock__skew__worst_hold,7.373367014540258
clock__skew__worst_setup,3.898166788587662
timing__hold__ws,0.13570434049475313
timing__setup__ws,-9.711478118780322
timing__hold__tns,0.0
timing__setup__tns,-2859.499626465453
timing__hold__wns,0
timing__setup__wns,-9.711478118780322
timing__hold_vio__count,0
timing__hold_r2r__ws,0.154742
timing__hold_r2r_vio__count,0
timing__setup_vio__count,5042
timing__setup_r2r__ws,-9.711478
timing__setup_r2r_vio__count,4989
design__die__bbox,0.0 0.0 1378.16 511.36
design__core__bbox,2.76 2.72 1375.4 508.64
design__io,45
design__die__area,704736
design__core__area,694446
design__instance__count__stdcell,65970
design__instance__area__stdcell,522210
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.75198
design__instance__utilization__stdcell,0.75198
design__instance__count__class:buffer,486
design__instance__count__class:inverter,1060
design__instance__count__class:clock_gate_cell,39
design__instance__count__class:sequential_cell,7661
design__instance__count__class:multi_input_combinational_cell,28003
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,33162
design__instance__count__class:tap_cell,9964
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.60864E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,8707
design__instance__count__class:clock_buffer,565
design__instance__count__class:clock_inverter,256
design__instance__count__setup_buffer,206
design__instance__count__hold_buffer,4937
design__instance__count__class:timing_repair_inverter,1
antenna__violating__nets,50
antenna__violating__pins,53
route__antenna_violation__count,50
design__instance__count__class:antenna_cell,9228
antenna_diodes_count,212
route__net,46491
route__net__special,2
route__drc_errors__iter:1,47683
route__wirelength__iter:1,1971951
route__drc_errors__iter:2,29394
route__wirelength__iter:2,1954045
route__drc_errors__iter:3,27518
route__wirelength__iter:3,1949630
route__drc_errors__iter:4,8449
route__wirelength__iter:4,1948172
route__drc_errors__iter:5,2479
route__wirelength__iter:5,1947963
route__drc_errors__iter:6,1187
route__wirelength__iter:6,1948003
route__drc_errors__iter:7,698
route__wirelength__iter:7,1947896
route__drc_errors__iter:8,436
route__wirelength__iter:8,1947909
route__drc_errors__iter:9,244
route__wirelength__iter:9,1947801
route__drc_errors__iter:10,181
route__wirelength__iter:10,1947815
route__drc_errors__iter:11,23
route__wirelength__iter:11,1947865
route__drc_errors__iter:12,21
route__wirelength__iter:12,1947870
route__drc_errors__iter:13,21
route__wirelength__iter:13,1947870
route__drc_errors__iter:14,19
route__wirelength__iter:14,1947878
route__drc_errors__iter:15,16
route__wirelength__iter:15,1947881
route__drc_errors__iter:16,16
route__wirelength__iter:16,1947882
route__drc_errors__iter:17,15
route__wirelength__iter:17,1947895
route__drc_errors__iter:18,15
route__wirelength__iter:18,1947895
route__drc_errors__iter:19,1
route__wirelength__iter:19,1947940
route__drc_errors__iter:20,0
route__wirelength__iter:20,1947939
route__drc_errors,0
route__wirelength,1947939
route__vias,395568
route__vias__singlecut,395568
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,2069.31
timing__unannotated_net__count__corner:nom_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,209
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1182
design__max_cap_violation__count__corner:min_tt_025C_1v80,85
clock__skew__worst_hold__corner:min_tt_025C_1v80,3.4350716576818163
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.773194974375497
timing__hold__ws__corner:min_tt_025C_1v80,0.38457371709007426
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.384574
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1916
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1182
design__max_cap_violation__count__corner:min_ss_100C_1v60,93
clock__skew__worst_hold__corner:min_ss_100C_1v60,6.513589851850726
clock__skew__worst_setup__corner:min_ss_100C_1v60,10.445435034798276
timing__hold__ws__corner:min_ss_100C_1v60,0.47979843678373263
timing__setup__ws__corner:min_ss_100C_1v60,-8.898761090989552
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1813.9408497580657
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-8.898761090989552
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.979769
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1455
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-8.898761
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1438
timing__unannotated_net__count__corner:min_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,38
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1182
design__max_cap_violation__count__corner:min_ff_n40C_1v95,83
clock__skew__worst_hold__corner:min_ff_n40C_1v95,2.1886457710104996
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.898166788587662
timing__hold__ws__corner:min_ff_n40C_1v95,0.1547424454594597
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.154742
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,478
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1182
design__max_cap_violation__count__corner:max_tt_025C_1v80,160
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.9024127256431216
clock__skew__worst_setup__corner:max_tt_025C_1v80,6.584751152938888
timing__hold__ws__corner:max_tt_025C_1v80,0.391864995988209
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.391865
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3709
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1182
design__max_cap_violation__count__corner:max_ss_100C_1v60,185
clock__skew__worst_hold__corner:max_ss_100C_1v60,7.373367014540258
clock__skew__worst_setup__corner:max_ss_100C_1v60,11.873991015408897
timing__hold__ws__corner:max_ss_100C_1v60,0.13570434049475313
timing__setup__ws__corner:max_ss_100C_1v60,-9.711478118780322
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2859.499626465453
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-9.711478118780322
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.993003
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1857
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-9.711478
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1838
timing__unannotated_net__count__corner:max_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,94
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1182
design__max_cap_violation__count__corner:max_ff_n40C_1v95,154
clock__skew__worst_hold__corner:max_ff_n40C_1v95,2.499585498222033
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.5247398220023785
timing__hold__ws__corner:max_ff_n40C_1v95,0.15568036189718912
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.155680
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,324
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79976
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000236265
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000264634
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000191805
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000264634
design_powergrid__voltage__worst,0.000264634
design_powergrid__voltage__worst__net:VPWR,1.79976
design_powergrid__drop__worst,0.000264634
design_powergrid__drop__worst__net:VPWR,0.000236265
design_powergrid__voltage__worst__net:VGND,0.000264634
design_powergrid__drop__worst__net:VGND,0.000264634
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001940000000000000060442102711721901187047478742897510528564453125
ir__drop__worst,0.000235999999999999990167587338163457388873212039470672607421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
