#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020bc2e90db0 .scope module, "RegisterFileTB" "RegisterFileTB" 2 1;
 .timescale 0 0;
v0000020bc2e94570_0 .var "Clk", 0 0;
v0000020bc2e94610_0 .net "ReadData1", 31 0, v0000020bc2e62b20_0;  1 drivers
v0000020bc2e946b0_0 .net "ReadData2", 31 0, v0000020bc2e9da00_0;  1 drivers
v0000020bc2e94750_0 .var "ReadRegister1", 4 0;
v0000020bc2efa230_0 .var "ReadRegister2", 4 0;
v0000020bc2efa190_0 .var "RegWrite1", 0 0;
v0000020bc2efa410_0 .var "RegWrite2", 0 0;
v0000020bc2efac30 .array "Testvectors", 99 0, 13 0;
v0000020bc2efacd0_0 .var "WriteData1", 31 0;
v0000020bc2efa370_0 .var "WriteData2", 31 0;
v0000020bc2efad70_0 .var "WriteRegister1", 4 0;
v0000020bc2efa2d0_0 .var "WriteRegister2", 4 0;
v0000020bc2efa730_0 .var "vectornum", 7 0;
S_0000020bc2e9d870 .scope module, "CUT" "RegisterFile" 2 13, 3 1 0, S_0000020bc2e90db0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister1";
    .port_info 3 /INPUT 5 "WriteRegister2";
    .port_info 4 /INPUT 32 "WriteData1";
    .port_info 5 /INPUT 32 "WriteData2";
    .port_info 6 /INPUT 1 "RegWrite1";
    .port_info 7 /INPUT 1 "RegWrite2";
    .port_info 8 /INPUT 1 "Clk";
    .port_info 9 /OUTPUT 32 "ReadData1";
    .port_info 10 /OUTPUT 32 "ReadData2";
v0000020bc2e90f40_0 .net "Clk", 0 0, v0000020bc2e94570_0;  1 drivers
v0000020bc2e62b20_0 .var "ReadData1", 31 0;
v0000020bc2e9da00_0 .var "ReadData2", 31 0;
v0000020bc2e9daa0_0 .net "ReadRegister1", 4 0, v0000020bc2e94750_0;  1 drivers
v0000020bc2e9db40_0 .net "ReadRegister2", 4 0, v0000020bc2efa230_0;  1 drivers
v0000020bc2e9dbe0_0 .net "RegWrite1", 0 0, v0000020bc2efa190_0;  1 drivers
v0000020bc2e9dc80_0 .net "RegWrite2", 0 0, v0000020bc2efa410_0;  1 drivers
v0000020bc2e94250 .array "Registers", 31 0, 31 0;
v0000020bc2e942f0_0 .net "WriteData1", 31 0, v0000020bc2efacd0_0;  1 drivers
v0000020bc2e94390_0 .net "WriteData2", 31 0, v0000020bc2efa370_0;  1 drivers
v0000020bc2e94430_0 .net "WriteRegister1", 4 0, v0000020bc2efad70_0;  1 drivers
v0000020bc2e944d0_0 .net "WriteRegister2", 4 0, v0000020bc2efa2d0_0;  1 drivers
E_0000020bc2e8c820 .event posedge, v0000020bc2e90f40_0;
    .scope S_0000020bc2e9d870;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000020bc2e9d870;
T_1 ;
    %wait E_0000020bc2e8c820;
    %load/vec4 v0000020bc2e9dbe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020bc2e9dc80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020bc2e942f0_0;
    %load/vec4 v0000020bc2e94430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020bc2e9dbe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020bc2e9dc80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020bc2e94390_0;
    %load/vec4 v0000020bc2e944d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020bc2e9dbe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020bc2e9dc80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000020bc2e94430_0;
    %load/vec4 v0000020bc2e944d0_0;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000020bc2e942f0_0;
    %load/vec4 v0000020bc2e94430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000020bc2e942f0_0;
    %load/vec4 v0000020bc2e94430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
    %load/vec4 v0000020bc2e94390_0;
    %load/vec4 v0000020bc2e944d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020bc2e94250, 0, 4;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000020bc2e9dbe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020bc2e9dc80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000020bc2e9daa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020bc2e94250, 4;
    %assign/vec4 v0000020bc2e62b20_0, 0;
    %load/vec4 v0000020bc2e9db40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020bc2e94250, 4;
    %assign/vec4 v0000020bc2e9da00_0, 0;
T_1.8 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020bc2e90db0;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "The_output.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2e94610_0 {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2e946b0_0 {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efacd0_0 {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efa370_0 {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efa190_0 {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efa410_0 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2e94750_0 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efa230_0 {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efad70_0 {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2efa2d0_0 {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020bc2e94570_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020bc2efa730_0, 0, 8;
    %vpi_call 2 34 "$readmemb", "memory_binary.txt", v0000020bc2efac30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020bc2e90db0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bc2e94570_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000020bc2e94570_0;
    %inv;
    %store/vec4 v0000020bc2e94570_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000020bc2e90db0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bc2efa190_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000020bc2efa190_0;
    %inv;
    %store/vec4 v0000020bc2efa190_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0000020bc2e90db0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bc2efa410_0, 0, 1;
    %pushi/vec4 25, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 4, 0;
    %load/vec4 v0000020bc2efa410_0;
    %inv;
    %store/vec4 v0000020bc2efa410_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0000020bc2e90db0;
T_6 ;
    %wait E_0000020bc2e8c820;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020bc2e94750_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020bc2efa230_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000020bc2efad70_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000020bc2efa2d0_0, 0, 5;
    %load/vec4 v0000020bc2efad70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efacd0_0, 0, 32;
    %load/vec4 v0000020bc2efa2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efa370_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000020bc2e94750_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000020bc2efa230_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020bc2efad70_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020bc2efa2d0_0, 0, 5;
    %load/vec4 v0000020bc2efad70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efacd0_0, 0, 32;
    %load/vec4 v0000020bc2efa2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efa370_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020bc2e94750_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020bc2efa230_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020bc2efad70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020bc2efa2d0_0, 0, 5;
    %load/vec4 v0000020bc2efad70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efacd0_0, 0, 32;
    %load/vec4 v0000020bc2efa2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efa370_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000020bc2e94750_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000020bc2efa230_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020bc2efad70_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020bc2efa2d0_0, 0, 5;
    %load/vec4 v0000020bc2efad70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efacd0_0, 0, 32;
    %load/vec4 v0000020bc2efa2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020bc2efac30, 4;
    %pad/u 32;
    %store/vec4 v0000020bc2efa370_0, 0, 32;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\\RegisterFileTB.v";
    ".\\RegisterFile.v";
