$date
    2026-01-12
$end
$version
    VCD counter step 2
$end
$timescale 1ns $end

$scope module logic $end
$var wire 1 ! clk $end
$var wire 1 " A   $end
$var wire 1 # B   $end
$var wire 1 $ y   $end
$var wire 8 % cnt $end
$upscope $end
$enddefinitions $end

#0
0!
0"
0#
0$
b00000000 %

#5
1!

#10
0!

#15
1!
1"
1#
1$
b00000010 %

#20
0!

#25
1!
0"
1#
0$
b00000100 %

#30
0!

#35
1!
1"
0#
0$
b00000110 %

#40
0!

#45
1!
0"
0#
0$
b00001000 %

#50
0!

#55
1!
1"
1#
1$
b00001010 %

#60
0!

#65
1!
0"
1#
0$
b00001100 %

#70
0!

#75
1!
1"
0#
0$
b00001110 %

#80
0!

#85
1!
0"
0#
0$
b00010000 %

#90
0!

#95
1!
1"
1#
1$
b00010010 %

#100
0!

#105
1!
0"
1#
0$
b00010100 %

#110
0!

#115
1!
1"
0#
0$
b00010110 %

#120
0!

#125
1!
0"
0#
0$
b00011000 %

#130
0!

#135
1!
1"
1#
1$
b00011010 %

#140
0!

#145
1!
0"
1#
0$
b00011100 %

#150
0!

#155
1!
1"
0#
0$
b00011110 %

#160
0!

#165
1!
0"
0#
0$
b00100000 %

#170
0!

#175
1!
1"
1#
1$
b00100010 %

#180
0!

#185
1!
0"
1#
0$
b00100100 %

#190
0!

#195
1!
1"
0#
0$
b00100110 %

#200
0!

#205
1!
0"
0#
0$
b00101000 %

#210
0!

#215
1!
1"
1#
1$
b00101010 %

#220
0!
