
*** Running vivado
    with args -log uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1023.520 ; gain = 0.000
Command: synth_design -top uart_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_top.vhd:48]
INFO: [Synth 8-3491] module 'rx_top' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/rx_top.vhd:11' bound to instance 'rx' of component 'rx_top' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'rx_top' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/rx_top.vhd:22]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_rx.vhd:5' bound to instance 'uart_rx_0' of component 'uart_rx' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/rx_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_rx.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_rx.vhd:14]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:10' bound to instance 'display_0' of component 'Display' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/rx_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:24]
INFO: [Synth 8-3491] module 'font_rom' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/font_rom.vhd:12' bound to instance 'font_rom_0' of component 'font_rom' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:43]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/font_rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (2#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/font_rom.vhd:20]
WARNING: [Synth 8-614] signal 'v_count' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:51]
WARNING: [Synth 8-614] signal 'chars' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:51]
WARNING: [Synth 8-614] signal 'h_count' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:51]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'rx_top' (4#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/rx_top.vhd:22]
INFO: [Synth 8-3491] module 'tx_top' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:25' bound to instance 'tx' of component 'tx_top' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'tx_top' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:33]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:26' bound to instance 'ps2_keyboard_to_ascii_0' of component 'ps2_keyboard_to_ascii' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:39]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:70]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (5#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (6#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (7#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:39]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_tx.vhd:6' bound to instance 'uart_tx_0' of component 'uart_tx' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_tx.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (8#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_tx.vhd:15]
WARNING: [Synth 8-614] signal 'uart_clk' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:92]
WARNING: [Synth 8-614] signal 'prev_ascii_new' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:92]
WARNING: [Synth 8-614] signal 'ascii_new' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:92]
WARNING: [Synth 8-614] signal 'ascii_code' is read in the process but is not in the sensitivity list [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'tx_top' (9#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (10#1) [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/uart_top.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2092.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2092.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.505 . Memory (MB): peak = 2092.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'data_new_reg' [C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/sources_1/new/tx_top.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:05 ; elapsed = 00:05:28 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2402  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	  34 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4863  
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:16 ; elapsed = 00:08:53 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|Display     | font_rom_0/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:42 ; elapsed = 00:09:19 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:52 ; elapsed = 00:13:35 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance rx/display_0/font_rom_0/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:28 ; elapsed = 00:14:13 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:03 ; elapsed = 00:14:49 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:03 ; elapsed = 00:14:49 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:16 ; elapsed = 00:15:04 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:17 ; elapsed = 00:15:04 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:21 ; elapsed = 00:15:09 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:22 ; elapsed = 00:15:10 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    23|
|3     |LUT1     |    55|
|4     |LUT2     |   105|
|5     |LUT3     |   301|
|6     |LUT4     |   583|
|7     |LUT5     |   732|
|8     |LUT6     |  6365|
|9     |MUXF7    |  2370|
|10    |MUXF8    |   268|
|11    |RAMB18E1 |     1|
|12    |FDCE     |     2|
|13    |FDRE     | 17104|
|14    |FDSE     |    53|
|15    |LD       |     8|
|16    |IBUF     |     5|
|17    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:22 ; elapsed = 00:15:10 . Memory (MB): peak = 2092.055 ; gain = 1068.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:28 ; elapsed = 00:14:46 . Memory (MB): peak = 2092.055 ; gain = 1068.535
Synthesis Optimization Complete : Time (s): cpu = 00:14:22 ; elapsed = 00:15:10 . Memory (MB): peak = 2092.055 ; gain = 1068.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2092.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2670 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2092.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:09 ; elapsed = 00:16:09 . Memory (MB): peak = 2092.055 ; gain = 1068.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.runs/synth_1/uart_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2092.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 27 02:22:44 2024...
