<stg><name>SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1</name>


<trans_list>

<trans id="515" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %oy = alloca i32 1

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ox = alloca i32 1

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %inp_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %inp_j = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %mul36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul36

]]></Node>
<StgValue><ssdm name="mul36_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:11 %inputBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln118 = store i32 0, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln117 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln118 = store i32 0, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln117 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln117 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln117 = store i32 0, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln123 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_10 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %inp_i_3 = load i32 %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %inp_5 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %inp_j_2 = load i32 %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln123 = icmp_eq  i32 %i_10, i32 %mul36_read

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %i_11 = add i32 %i_10, i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %if.end142.loopexit358.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:30 %icmp_ln126 = icmp_ult  i32 %inp_5, i32 144

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:31 %br_ln126 = br i1 %icmp_ln126, void %if.end87, void %if.then39

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then39:0 %specmemcore_ln128 = specmemcore void @_ssdm_op_SpecMemCore, i8 %inElem, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln128"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:1 %icmp_ln129 = icmp_ugt  i32 %inp_i_3, i32 11

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:2 %icmp_ln129_1 = icmp_ugt  i32 %inp_j_2, i32 11

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then39:3 %or_ln129 = or i1 %icmp_ln129, i1 %icmp_ln129_1

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then39:4 %br_ln129 = br i1 %or_ln129, void %for.inc60, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_140_4:105 %inp_6 = add i32 %inp_5, i32 1

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_140_4:106 %inp_j_3 = add i32 %inp_j_2, i32 1

]]></Node>
<StgValue><ssdm name="inp_j_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_140_4:107 %icmp_ln145 = icmp_eq  i32 %inp_j_3, i32 12

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:108 %br_ln145 = br i1 %icmp_ln145, void %VITIS_LOOP_140_4.if.end87_crit_edge, void %if.then81

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_140_4.if.end87_crit_edge:0 %store_ln118 = store i32 %inp_j_3, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_140_4.if.end87_crit_edge:1 %br_ln145 = br void %if.end87

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then81:0 %inp_i_4 = add i32 %inp_i_3, i32 1

]]></Node>
<StgValue><ssdm name="inp_i_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:3 %store_ln118 = store i32 0, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
if.then81:5 %br_ln151 = br void %if.end87

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:2 %store_ln123 = store i32 %i_11, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %oy_load = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %ox_load = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:2 %ky_load = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:3 %kx_load = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:5 %inElem_addr_1 = getelementptr i8 %inElem, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:24 %trunc_ln123 = trunc i32 %kx_load

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:25 %trunc_ln123_1 = trunc i32 %ox_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32">
<![CDATA[
for.body.split:26 %trunc_ln123_2 = trunc i32 %ky_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32">
<![CDATA[
for.body.split:27 %trunc_ln123_3 = trunc i32 %oy_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:0 %inElem_tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:1 %trunc_ln137 = trunc i32 %inElem_tmp

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:2 %store_ln137 = store i8 %trunc_ln137, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:0 %store_ln131 = store i8 0, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc:19 %br_ln133 = br void %VITIS_LOOP_140_4

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_140_4:2 %empty = trunc i32 %inp_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then81:1 %icmp_ln148 = icmp_eq  i32 %inp_i_4, i32 12

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then81:2 %inp_i_5 = select i1 %icmp_ln148, i32 0, i32 %inp_i_4

]]></Node>
<StgValue><ssdm name="inp_i_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:4 %store_ln118 = store i32 %inp_i_5, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end87:0 %inp_1 = phi i32 %inp_6, void %if.then81, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_140_4.if.end87_crit_edge

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end87:1 %icmp_ln153 = icmp_ugt  i32 %inp_1, i32 72

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end87:2 %br_ln153 = br i1 %icmp_ln153, void %for.inc126, void %VITIS_LOOP_158_5

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_158_5:0 %kx_load_1 = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_158_5:1 %tmp = add i10 %trunc_ln123_3, i10 %trunc_ln123_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="10">
<![CDATA[
VITIS_LOOP_158_5:2 %empty_186 = trunc i10 %tmp

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_158_5:3 %p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty_186, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_158_5:4 %p_shl6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_158_5:5 %tmp17 = sub i12 %p_shl5, i12 %p_shl6

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_158_5:6 %tmp1 = add i12 %trunc_ln123, i12 %tmp17

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_158_5:7 %thr_add38 = add i12 %tmp1, i12 %trunc_ln123_1

]]></Node>
<StgValue><ssdm name="thr_add38"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_158_5:8 %empty_187 = trunc i12 %thr_add38

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_158_5:131 %kx_1 = add i32 %kx_load_1, i32 1

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_158_5:132 %icmp_ln163 = icmp_eq  i32 %kx_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_158_5:133 %br_ln163 = br i1 %icmp_ln163, void %VITIS_LOOP_158_5.for.inc126_crit_edge, void %if.then111

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_158_5.for.inc126_crit_edge:0 %store_ln117 = store i32 %kx_1, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_158_5.for.inc126_crit_edge:1 %br_ln163 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then111:0 %ky_load_1 = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then111:1 %ky_1 = add i32 %ky_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then111:2 %icmp_ln166 = icmp_eq  i32 %ky_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then111:3 %br_ln166 = br i1 %icmp_ln166, void %if.then111.for.inc126_crit_edge, void %if.then114

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:0 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:1 %store_ln117 = store i32 %ky_1, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:2 %br_ln166 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then114:0 %ox_load_1 = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then114:1 %ox_1 = add i32 %ox_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ox_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then114:2 %icmp_ln169 = icmp_eq  i32 %ox_1, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114:3 %store_ln117 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then114:4 %br_ln169 = br i1 %icmp_ln169, void %if.then114.for.inc126_crit_edge, void %if.then117

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:0 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:1 %store_ln117 = store i32 %ox_1, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:2 %br_ln169 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then117:0 %oy_load_1 = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then117:1 %oy_1 = add i32 %oy_load_1, i32 1

]]></Node>
<StgValue><ssdm name="oy_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:6 %store_ln117 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:6 %inElem_addr_2 = getelementptr i8 %inElem, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:3 %inElem_tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:4 %trunc_ln137_1 = trunc i32 %inElem_tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:5 %store_ln137 = store i8 %trunc_ln137_1, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %store_ln131 = store i8 0, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:7 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
VITIS_LOOP_158_5:9 %p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_187, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_158_5:10 %p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %thr_add38, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:11 %thr_mul39 = add i14 %p_shl3, i14 %p_shl4

]]></Node>
<StgValue><ssdm name="thr_mul39"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then117:2 %icmp_ln172 = icmp_eq  i32 %oy_1, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then117:3 %inp_7 = select i1 %icmp_ln172, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="inp_7"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then117:4 %oy_2 = select i1 %icmp_ln172, i32 0, i32 %oy_1

]]></Node>
<StgValue><ssdm name="oy_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:5 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:7 %store_ln117 = store i32 %oy_2, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
if.then117:8 %br_ln176 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %inElem_addr_3 = getelementptr i8 %inElem, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:6 %inElem_tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:7 %trunc_ln137_2 = trunc i32 %inElem_tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln137_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:8 %store_ln137 = store i8 %trunc_ln137_2, i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %store_ln131 = store i8 0, i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_140_4:3 %p_shl_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_140_4:4 %p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_140_4:5 %p_shl2_cast_cast = zext i10 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="p_shl2_cast_cast"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:6 %mul71 = add i12 %p_shl_cast, i12 %p_shl2_cast_cast

]]></Node>
<StgValue><ssdm name="mul71"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:7 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:8 %zext_ln141 = zext i12 %mul71

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:9 %inputBuf_addr = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:10 %store_ln141 = store i8 %inElem_load, i14 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:11 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc126:0 %inp_4 = phi i32 %inp_7, void %if.then117, i32 %inp_1, void %if.end87, i32 %inp_1, void %VITIS_LOOP_158_5.for.inc126_crit_edge, i32 %inp_1, void %if.then111.for.inc126_crit_edge, i32 %inp_1, void %if.then114.for.inc126_crit_edge

]]></Node>
<StgValue><ssdm name="inp_4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:1 %store_ln117 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
for.inc126:3 %br_ln123 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %inElem_addr_4 = getelementptr i8 %inElem, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inElem_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:9 %inElem_tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:10 %trunc_ln137_3 = trunc i32 %inElem_tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln137_3"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:11 %store_ln137 = store i8 %trunc_ln137_3, i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:3 %store_ln131 = store i8 0, i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:11 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:12 %or_ln141 = or i12 %mul71, i12 1

]]></Node>
<StgValue><ssdm name="or_ln141"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:13 %zext_ln141_1 = zext i12 %or_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:14 %inputBuf_addr_1 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:15 %store_ln141 = store i8 %inElem_load_1, i14 %inputBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:16 %inElem_load_2 = load i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="inElem_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %inElem_addr_5 = getelementptr i8 %inElem, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inElem_addr_5"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:12 %inElem_tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:13 %trunc_ln137_4 = trunc i32 %inElem_tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln137_4"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:14 %store_ln137 = store i8 %trunc_ln137_4, i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:4 %store_ln131 = store i8 0, i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:16 %inElem_load_2 = load i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="inElem_load_2"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:17 %or_ln141_1 = or i12 %mul71, i12 2

]]></Node>
<StgValue><ssdm name="or_ln141_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:18 %zext_ln141_2 = zext i12 %or_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:19 %inputBuf_addr_2 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_2"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:20 %store_ln141 = store i8 %inElem_load_2, i14 %inputBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:21 %inElem_load_3 = load i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="inElem_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:10 %inElem_addr_6 = getelementptr i8 %inElem, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inElem_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:15 %inElem_tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_5"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:16 %trunc_ln137_5 = trunc i32 %inElem_tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln137_5"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:17 %store_ln137 = store i8 %trunc_ln137_5, i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:5 %store_ln131 = store i8 0, i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:21 %inElem_load_3 = load i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="inElem_load_3"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:22 %or_ln141_2 = or i12 %mul71, i12 3

]]></Node>
<StgValue><ssdm name="or_ln141_2"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:23 %zext_ln141_3 = zext i12 %or_ln141_2

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:24 %inputBuf_addr_3 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_3

]]></Node>
<StgValue><ssdm name="inputBuf_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:25 %store_ln141 = store i8 %inElem_load_3, i14 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:26 %inElem_load_4 = load i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="inElem_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %inElem_addr_7 = getelementptr i8 %inElem, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inElem_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:18 %inElem_tmp_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_6"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:19 %trunc_ln137_6 = trunc i32 %inElem_tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln137_6"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:20 %store_ln137 = store i8 %trunc_ln137_6, i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:6 %store_ln131 = store i8 0, i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:26 %inElem_load_4 = load i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="inElem_load_4"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:27 %add_ln141 = add i12 %mul71, i12 4

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:28 %zext_ln141_4 = zext i12 %add_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:29 %inputBuf_addr_4 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_4

]]></Node>
<StgValue><ssdm name="inputBuf_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:30 %store_ln141 = store i8 %inElem_load_4, i14 %inputBuf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:31 %inElem_load_5 = load i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="inElem_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %inElem_addr_8 = getelementptr i8 %inElem, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inElem_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:21 %inElem_tmp_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_7"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:22 %trunc_ln137_7 = trunc i32 %inElem_tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln137_7"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:23 %store_ln137 = store i8 %trunc_ln137_7, i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:7 %store_ln131 = store i8 0, i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:31 %inElem_load_5 = load i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="inElem_load_5"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:32 %add_ln141_1 = add i12 %mul71, i12 5

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:33 %zext_ln141_5 = zext i12 %add_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:34 %inputBuf_addr_5 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_5

]]></Node>
<StgValue><ssdm name="inputBuf_addr_5"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:35 %store_ln141 = store i8 %inElem_load_5, i14 %inputBuf_addr_5

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:36 %inElem_load_6 = load i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="inElem_load_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:13 %inElem_addr_9 = getelementptr i8 %inElem, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inElem_addr_9"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:24 %inElem_tmp_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_8"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:25 %trunc_ln137_8 = trunc i32 %inElem_tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln137_8"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:26 %store_ln137 = store i8 %trunc_ln137_8, i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:8 %store_ln131 = store i8 0, i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:36 %inElem_load_6 = load i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="inElem_load_6"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:37 %add_ln141_2 = add i12 %mul71, i12 6

]]></Node>
<StgValue><ssdm name="add_ln141_2"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:38 %zext_ln141_6 = zext i12 %add_ln141_2

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:39 %inputBuf_addr_6 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_6

]]></Node>
<StgValue><ssdm name="inputBuf_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:40 %store_ln141 = store i8 %inElem_load_6, i14 %inputBuf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:41 %inElem_load_7 = load i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="inElem_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %inElem_addr_10 = getelementptr i8 %inElem, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inElem_addr_10"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:27 %inElem_tmp_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:28 %trunc_ln137_9 = trunc i32 %inElem_tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln137_9"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:29 %store_ln137 = store i8 %trunc_ln137_9, i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:9 %store_ln131 = store i8 0, i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:41 %inElem_load_7 = load i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="inElem_load_7"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:42 %add_ln141_3 = add i12 %mul71, i12 7

]]></Node>
<StgValue><ssdm name="add_ln141_3"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:43 %zext_ln141_7 = zext i12 %add_ln141_3

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:44 %inputBuf_addr_7 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_7

]]></Node>
<StgValue><ssdm name="inputBuf_addr_7"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:45 %store_ln141 = store i8 %inElem_load_7, i14 %inputBuf_addr_7

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:46 %inElem_load_8 = load i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="inElem_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %inElem_addr_11 = getelementptr i8 %inElem, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inElem_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:30 %inElem_tmp_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_10"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:31 %trunc_ln137_10 = trunc i32 %inElem_tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln137_10"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:32 %store_ln137 = store i8 %trunc_ln137_10, i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:10 %store_ln131 = store i8 0, i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:46 %inElem_load_8 = load i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="inElem_load_8"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:47 %add_ln141_4 = add i12 %mul71, i12 8

]]></Node>
<StgValue><ssdm name="add_ln141_4"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:48 %zext_ln141_8 = zext i12 %add_ln141_4

]]></Node>
<StgValue><ssdm name="zext_ln141_8"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:49 %inputBuf_addr_8 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_8

]]></Node>
<StgValue><ssdm name="inputBuf_addr_8"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:50 %store_ln141 = store i8 %inElem_load_8, i14 %inputBuf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:51 %inElem_load_9 = load i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="inElem_load_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %inElem_addr_12 = getelementptr i8 %inElem, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inElem_addr_12"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:33 %inElem_tmp_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_11"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:34 %trunc_ln137_11 = trunc i32 %inElem_tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln137_11"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:35 %store_ln137 = store i8 %trunc_ln137_11, i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:11 %store_ln131 = store i8 0, i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:51 %inElem_load_9 = load i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="inElem_load_9"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:52 %add_ln141_5 = add i12 %mul71, i12 9

]]></Node>
<StgValue><ssdm name="add_ln141_5"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:53 %zext_ln141_9 = zext i12 %add_ln141_5

]]></Node>
<StgValue><ssdm name="zext_ln141_9"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:54 %inputBuf_addr_9 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_9

]]></Node>
<StgValue><ssdm name="inputBuf_addr_9"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:55 %store_ln141 = store i8 %inElem_load_9, i14 %inputBuf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:56 %inElem_load_10 = load i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="inElem_load_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %inElem_addr_13 = getelementptr i8 %inElem, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inElem_addr_13"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:36 %inElem_tmp_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_12"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:37 %trunc_ln137_12 = trunc i32 %inElem_tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln137_12"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:38 %store_ln137 = store i8 %trunc_ln137_12, i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:12 %store_ln131 = store i8 0, i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:56 %inElem_load_10 = load i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="inElem_load_10"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:57 %add_ln141_6 = add i12 %mul71, i12 10

]]></Node>
<StgValue><ssdm name="add_ln141_6"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:58 %zext_ln141_10 = zext i12 %add_ln141_6

]]></Node>
<StgValue><ssdm name="zext_ln141_10"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:59 %inputBuf_addr_10 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_10

]]></Node>
<StgValue><ssdm name="inputBuf_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:60 %store_ln141 = store i8 %inElem_load_10, i14 %inputBuf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:61 %inElem_load_11 = load i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="inElem_load_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %inElem_addr_14 = getelementptr i8 %inElem, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inElem_addr_14"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:39 %inElem_tmp_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_13"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:40 %trunc_ln137_13 = trunc i32 %inElem_tmp_13

]]></Node>
<StgValue><ssdm name="trunc_ln137_13"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:41 %store_ln137 = store i8 %trunc_ln137_13, i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:13 %store_ln131 = store i8 0, i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:61 %inElem_load_11 = load i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="inElem_load_11"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:62 %add_ln141_7 = add i12 %mul71, i12 11

]]></Node>
<StgValue><ssdm name="add_ln141_7"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:63 %zext_ln141_11 = zext i12 %add_ln141_7

]]></Node>
<StgValue><ssdm name="zext_ln141_11"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:64 %inputBuf_addr_11 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_11

]]></Node>
<StgValue><ssdm name="inputBuf_addr_11"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:65 %store_ln141 = store i8 %inElem_load_11, i14 %inputBuf_addr_11

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:66 %inElem_load_12 = load i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="inElem_load_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:19 %inElem_addr_15 = getelementptr i8 %inElem, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inElem_addr_15"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:42 %inElem_tmp_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_14"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:43 %trunc_ln137_14 = trunc i32 %inElem_tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln137_14"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:44 %store_ln137 = store i8 %trunc_ln137_14, i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:14 %store_ln131 = store i8 0, i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:66 %inElem_load_12 = load i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="inElem_load_12"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:67 %add_ln141_8 = add i12 %mul71, i12 12

]]></Node>
<StgValue><ssdm name="add_ln141_8"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:68 %zext_ln141_12 = zext i12 %add_ln141_8

]]></Node>
<StgValue><ssdm name="zext_ln141_12"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:69 %inputBuf_addr_12 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_12

]]></Node>
<StgValue><ssdm name="inputBuf_addr_12"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:70 %store_ln141 = store i8 %inElem_load_12, i14 %inputBuf_addr_12

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:71 %inElem_load_13 = load i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="inElem_load_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %inElem_addr_16 = getelementptr i8 %inElem, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inElem_addr_16"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:45 %inElem_tmp_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:46 %trunc_ln137_15 = trunc i32 %inElem_tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln137_15"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:47 %store_ln137 = store i8 %trunc_ln137_15, i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:15 %store_ln131 = store i8 0, i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:71 %inElem_load_13 = load i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="inElem_load_13"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:72 %add_ln141_9 = add i12 %mul71, i12 13

]]></Node>
<StgValue><ssdm name="add_ln141_9"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:73 %zext_ln141_13 = zext i12 %add_ln141_9

]]></Node>
<StgValue><ssdm name="zext_ln141_13"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:74 %inputBuf_addr_13 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_13

]]></Node>
<StgValue><ssdm name="inputBuf_addr_13"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:75 %store_ln141 = store i8 %inElem_load_13, i14 %inputBuf_addr_13

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:76 %inElem_load_14 = load i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="inElem_load_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:21 %inElem_addr_17 = getelementptr i8 %inElem, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inElem_addr_17"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:48 %inElem_tmp_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_16"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:49 %trunc_ln137_16 = trunc i32 %inElem_tmp_16

]]></Node>
<StgValue><ssdm name="trunc_ln137_16"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:50 %store_ln137 = store i8 %trunc_ln137_16, i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:16 %store_ln131 = store i8 0, i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:76 %inElem_load_14 = load i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="inElem_load_14"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:77 %add_ln141_10 = add i12 %mul71, i12 14

]]></Node>
<StgValue><ssdm name="add_ln141_10"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:78 %zext_ln141_14 = zext i12 %add_ln141_10

]]></Node>
<StgValue><ssdm name="zext_ln141_14"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:79 %inputBuf_addr_14 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_14

]]></Node>
<StgValue><ssdm name="inputBuf_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:80 %store_ln141 = store i8 %inElem_load_14, i14 %inputBuf_addr_14

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:81 %inElem_load_15 = load i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="inElem_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:22 %inElem_addr_18 = getelementptr i8 %inElem, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inElem_addr_18"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:51 %inElem_tmp_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_17"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:52 %trunc_ln137_17 = trunc i32 %inElem_tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln137_17"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:53 %store_ln137 = store i8 %trunc_ln137_17, i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:17 %store_ln131 = store i8 0, i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:81 %inElem_load_15 = load i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="inElem_load_15"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:82 %add_ln141_11 = add i12 %mul71, i12 15

]]></Node>
<StgValue><ssdm name="add_ln141_11"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:83 %zext_ln141_15 = zext i12 %add_ln141_11

]]></Node>
<StgValue><ssdm name="zext_ln141_15"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:84 %inputBuf_addr_15 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_15

]]></Node>
<StgValue><ssdm name="inputBuf_addr_15"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:85 %store_ln141 = store i8 %inElem_load_15, i14 %inputBuf_addr_15

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:86 %inElem_load_16 = load i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="inElem_load_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %inElem_addr_19 = getelementptr i8 %inElem, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inElem_addr_19"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:54 %inElem_tmp_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_18"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:55 %trunc_ln137_18 = trunc i32 %inElem_tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln137_18"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc60:56 %store_ln137 = store i8 %trunc_ln137_18, i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:18 %store_ln131 = store i8 0, i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:86 %inElem_load_16 = load i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="inElem_load_16"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:87 %add_ln141_12 = add i12 %mul71, i12 16

]]></Node>
<StgValue><ssdm name="add_ln141_12"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:88 %zext_ln141_16 = zext i12 %add_ln141_12

]]></Node>
<StgValue><ssdm name="zext_ln141_16"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:89 %inputBuf_addr_16 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_16

]]></Node>
<StgValue><ssdm name="inputBuf_addr_16"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:90 %store_ln141 = store i8 %inElem_load_16, i14 %inputBuf_addr_16

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:91 %inElem_load_17 = load i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="inElem_load_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="352" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc60:57 %inElem_tmp_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3

]]></Node>
<StgValue><ssdm name="inElem_tmp_19"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:58 %trunc_ln137_19 = trunc i32 %inElem_tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln137_19"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc60:59 %br_ln0 = br void %VITIS_LOOP_140_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:91 %inElem_load_17 = load i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="inElem_load_17"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:92 %add_ln141_13 = add i12 %mul71, i12 17

]]></Node>
<StgValue><ssdm name="add_ln141_13"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:93 %zext_ln141_17 = zext i12 %add_ln141_13

]]></Node>
<StgValue><ssdm name="zext_ln141_17"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:94 %inputBuf_addr_17 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_17

]]></Node>
<StgValue><ssdm name="inputBuf_addr_17"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:95 %store_ln141 = store i8 %inElem_load_17, i14 %inputBuf_addr_17

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:96 %inElem_load_18 = load i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="inElem_load_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_140_4:0 %storemerge = phi i8 %trunc_ln137_19, void %for.inc60, i8 0, void %for.inc

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_4:96 %inElem_load_18 = load i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="inElem_load_18"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:97 %add_ln141_14 = add i12 %mul71, i12 18

]]></Node>
<StgValue><ssdm name="add_ln141_14"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:98 %zext_ln141_18 = zext i12 %add_ln141_14

]]></Node>
<StgValue><ssdm name="zext_ln141_18"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:99 %inputBuf_addr_18 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_18

]]></Node>
<StgValue><ssdm name="inputBuf_addr_18"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:100 %store_ln141 = store i8 %inElem_load_18, i14 %inputBuf_addr_18

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_140_4:101 %add_ln141_15 = add i12 %mul71, i12 19

]]></Node>
<StgValue><ssdm name="add_ln141_15"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_140_4:102 %zext_ln141_19 = zext i12 %add_ln141_15

]]></Node>
<StgValue><ssdm name="zext_ln141_19"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_140_4:103 %inputBuf_addr_19 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_19

]]></Node>
<StgValue><ssdm name="inputBuf_addr_19"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
VITIS_LOOP_140_4:104 %store_ln141 = store i8 %storemerge, i14 %inputBuf_addr_19

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:12 %zext_ln159 = zext i14 %thr_mul39

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:13 %inputBuf_addr_20 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="inputBuf_addr_20"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:14 %inputBuf_load = load i14 %inputBuf_addr_20

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:17 %or_ln159 = or i14 %thr_mul39, i14 1

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:18 %zext_ln159_1 = zext i14 %or_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:19 %inputBuf_addr_21 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_21"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:20 %inputBuf_load_1 = load i14 %inputBuf_addr_21

]]></Node>
<StgValue><ssdm name="inputBuf_load_1"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0">
<![CDATA[
if.end142.loopexit358.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="378" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:14 %inputBuf_load = load i14 %inputBuf_addr_20

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:15 %sext_ln159 = sext i8 %inputBuf_load

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_158_5:16 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:20 %inputBuf_load_1 = load i14 %inputBuf_addr_21

]]></Node>
<StgValue><ssdm name="inputBuf_load_1"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:23 %or_ln159_1 = or i14 %thr_mul39, i14 2

]]></Node>
<StgValue><ssdm name="or_ln159_1"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:24 %zext_ln159_2 = zext i14 %or_ln159_1

]]></Node>
<StgValue><ssdm name="zext_ln159_2"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:25 %inputBuf_addr_22 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_22"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:26 %inputBuf_load_2 = load i14 %inputBuf_addr_22

]]></Node>
<StgValue><ssdm name="inputBuf_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:21 %sext_ln159_1 = sext i8 %inputBuf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:22 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_1

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:26 %inputBuf_load_2 = load i14 %inputBuf_addr_22

]]></Node>
<StgValue><ssdm name="inputBuf_load_2"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:29 %or_ln159_2 = or i14 %thr_mul39, i14 3

]]></Node>
<StgValue><ssdm name="or_ln159_2"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:30 %zext_ln159_3 = zext i14 %or_ln159_2

]]></Node>
<StgValue><ssdm name="zext_ln159_3"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:31 %inputBuf_addr_23 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_3

]]></Node>
<StgValue><ssdm name="inputBuf_addr_23"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:32 %inputBuf_load_3 = load i14 %inputBuf_addr_23

]]></Node>
<StgValue><ssdm name="inputBuf_load_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:27 %sext_ln159_2 = sext i8 %inputBuf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln159_2"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:28 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_2

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:32 %inputBuf_load_3 = load i14 %inputBuf_addr_23

]]></Node>
<StgValue><ssdm name="inputBuf_load_3"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:35 %add_ln159 = add i14 %thr_mul39, i14 4

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:36 %zext_ln159_4 = zext i14 %add_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_4"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:37 %inputBuf_addr_24 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_4

]]></Node>
<StgValue><ssdm name="inputBuf_addr_24"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:38 %inputBuf_load_4 = load i14 %inputBuf_addr_24

]]></Node>
<StgValue><ssdm name="inputBuf_load_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:33 %sext_ln159_3 = sext i8 %inputBuf_load_3

]]></Node>
<StgValue><ssdm name="sext_ln159_3"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:34 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_3

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:38 %inputBuf_load_4 = load i14 %inputBuf_addr_24

]]></Node>
<StgValue><ssdm name="inputBuf_load_4"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:41 %add_ln159_1 = add i14 %thr_mul39, i14 5

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:42 %zext_ln159_5 = zext i14 %add_ln159_1

]]></Node>
<StgValue><ssdm name="zext_ln159_5"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:43 %inputBuf_addr_25 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_5

]]></Node>
<StgValue><ssdm name="inputBuf_addr_25"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:44 %inputBuf_load_5 = load i14 %inputBuf_addr_25

]]></Node>
<StgValue><ssdm name="inputBuf_load_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:39 %sext_ln159_4 = sext i8 %inputBuf_load_4

]]></Node>
<StgValue><ssdm name="sext_ln159_4"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:40 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_4

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:44 %inputBuf_load_5 = load i14 %inputBuf_addr_25

]]></Node>
<StgValue><ssdm name="inputBuf_load_5"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:47 %add_ln159_2 = add i14 %thr_mul39, i14 6

]]></Node>
<StgValue><ssdm name="add_ln159_2"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:48 %zext_ln159_6 = zext i14 %add_ln159_2

]]></Node>
<StgValue><ssdm name="zext_ln159_6"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:49 %inputBuf_addr_26 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_6

]]></Node>
<StgValue><ssdm name="inputBuf_addr_26"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:50 %inputBuf_load_6 = load i14 %inputBuf_addr_26

]]></Node>
<StgValue><ssdm name="inputBuf_load_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:45 %sext_ln159_5 = sext i8 %inputBuf_load_5

]]></Node>
<StgValue><ssdm name="sext_ln159_5"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:46 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_5

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:50 %inputBuf_load_6 = load i14 %inputBuf_addr_26

]]></Node>
<StgValue><ssdm name="inputBuf_load_6"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:53 %add_ln159_3 = add i14 %thr_mul39, i14 7

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:54 %zext_ln159_7 = zext i14 %add_ln159_3

]]></Node>
<StgValue><ssdm name="zext_ln159_7"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:55 %inputBuf_addr_27 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_7

]]></Node>
<StgValue><ssdm name="inputBuf_addr_27"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:56 %inputBuf_load_7 = load i14 %inputBuf_addr_27

]]></Node>
<StgValue><ssdm name="inputBuf_load_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:51 %sext_ln159_6 = sext i8 %inputBuf_load_6

]]></Node>
<StgValue><ssdm name="sext_ln159_6"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:52 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_6

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:56 %inputBuf_load_7 = load i14 %inputBuf_addr_27

]]></Node>
<StgValue><ssdm name="inputBuf_load_7"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:59 %add_ln159_4 = add i14 %thr_mul39, i14 8

]]></Node>
<StgValue><ssdm name="add_ln159_4"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:60 %zext_ln159_8 = zext i14 %add_ln159_4

]]></Node>
<StgValue><ssdm name="zext_ln159_8"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:61 %inputBuf_addr_28 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_8

]]></Node>
<StgValue><ssdm name="inputBuf_addr_28"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:62 %inputBuf_load_8 = load i14 %inputBuf_addr_28

]]></Node>
<StgValue><ssdm name="inputBuf_load_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="428" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:57 %sext_ln159_7 = sext i8 %inputBuf_load_7

]]></Node>
<StgValue><ssdm name="sext_ln159_7"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:58 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_7

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:62 %inputBuf_load_8 = load i14 %inputBuf_addr_28

]]></Node>
<StgValue><ssdm name="inputBuf_load_8"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:65 %add_ln159_5 = add i14 %thr_mul39, i14 9

]]></Node>
<StgValue><ssdm name="add_ln159_5"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:66 %zext_ln159_9 = zext i14 %add_ln159_5

]]></Node>
<StgValue><ssdm name="zext_ln159_9"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:67 %inputBuf_addr_29 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_9

]]></Node>
<StgValue><ssdm name="inputBuf_addr_29"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:68 %inputBuf_load_9 = load i14 %inputBuf_addr_29

]]></Node>
<StgValue><ssdm name="inputBuf_load_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:63 %sext_ln159_8 = sext i8 %inputBuf_load_8

]]></Node>
<StgValue><ssdm name="sext_ln159_8"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:64 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_8

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:68 %inputBuf_load_9 = load i14 %inputBuf_addr_29

]]></Node>
<StgValue><ssdm name="inputBuf_load_9"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:71 %add_ln159_6 = add i14 %thr_mul39, i14 10

]]></Node>
<StgValue><ssdm name="add_ln159_6"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:72 %zext_ln159_10 = zext i14 %add_ln159_6

]]></Node>
<StgValue><ssdm name="zext_ln159_10"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:73 %inputBuf_addr_30 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_10

]]></Node>
<StgValue><ssdm name="inputBuf_addr_30"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:74 %inputBuf_load_10 = load i14 %inputBuf_addr_30

]]></Node>
<StgValue><ssdm name="inputBuf_load_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:69 %sext_ln159_9 = sext i8 %inputBuf_load_9

]]></Node>
<StgValue><ssdm name="sext_ln159_9"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:70 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_9

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:74 %inputBuf_load_10 = load i14 %inputBuf_addr_30

]]></Node>
<StgValue><ssdm name="inputBuf_load_10"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:77 %add_ln159_7 = add i14 %thr_mul39, i14 11

]]></Node>
<StgValue><ssdm name="add_ln159_7"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:78 %zext_ln159_11 = zext i14 %add_ln159_7

]]></Node>
<StgValue><ssdm name="zext_ln159_11"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:79 %inputBuf_addr_31 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_11

]]></Node>
<StgValue><ssdm name="inputBuf_addr_31"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:80 %inputBuf_load_11 = load i14 %inputBuf_addr_31

]]></Node>
<StgValue><ssdm name="inputBuf_load_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:75 %sext_ln159_10 = sext i8 %inputBuf_load_10

]]></Node>
<StgValue><ssdm name="sext_ln159_10"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:76 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_10

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:80 %inputBuf_load_11 = load i14 %inputBuf_addr_31

]]></Node>
<StgValue><ssdm name="inputBuf_load_11"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:83 %add_ln159_8 = add i14 %thr_mul39, i14 12

]]></Node>
<StgValue><ssdm name="add_ln159_8"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:84 %zext_ln159_12 = zext i14 %add_ln159_8

]]></Node>
<StgValue><ssdm name="zext_ln159_12"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:85 %inputBuf_addr_32 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_12

]]></Node>
<StgValue><ssdm name="inputBuf_addr_32"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:86 %inputBuf_load_12 = load i14 %inputBuf_addr_32

]]></Node>
<StgValue><ssdm name="inputBuf_load_12"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:81 %sext_ln159_11 = sext i8 %inputBuf_load_11

]]></Node>
<StgValue><ssdm name="sext_ln159_11"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:82 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_11

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:86 %inputBuf_load_12 = load i14 %inputBuf_addr_32

]]></Node>
<StgValue><ssdm name="inputBuf_load_12"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:89 %add_ln159_9 = add i14 %thr_mul39, i14 13

]]></Node>
<StgValue><ssdm name="add_ln159_9"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:90 %zext_ln159_13 = zext i14 %add_ln159_9

]]></Node>
<StgValue><ssdm name="zext_ln159_13"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:91 %inputBuf_addr_33 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_13

]]></Node>
<StgValue><ssdm name="inputBuf_addr_33"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:92 %inputBuf_load_13 = load i14 %inputBuf_addr_33

]]></Node>
<StgValue><ssdm name="inputBuf_load_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:87 %sext_ln159_12 = sext i8 %inputBuf_load_12

]]></Node>
<StgValue><ssdm name="sext_ln159_12"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:88 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_12

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:92 %inputBuf_load_13 = load i14 %inputBuf_addr_33

]]></Node>
<StgValue><ssdm name="inputBuf_load_13"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:95 %add_ln159_10 = add i14 %thr_mul39, i14 14

]]></Node>
<StgValue><ssdm name="add_ln159_10"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:96 %zext_ln159_14 = zext i14 %add_ln159_10

]]></Node>
<StgValue><ssdm name="zext_ln159_14"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:97 %inputBuf_addr_34 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_14

]]></Node>
<StgValue><ssdm name="inputBuf_addr_34"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:98 %inputBuf_load_14 = load i14 %inputBuf_addr_34

]]></Node>
<StgValue><ssdm name="inputBuf_load_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="470" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:93 %sext_ln159_13 = sext i8 %inputBuf_load_13

]]></Node>
<StgValue><ssdm name="sext_ln159_13"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:94 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_13

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:98 %inputBuf_load_14 = load i14 %inputBuf_addr_34

]]></Node>
<StgValue><ssdm name="inputBuf_load_14"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:101 %add_ln159_11 = add i14 %thr_mul39, i14 15

]]></Node>
<StgValue><ssdm name="add_ln159_11"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:102 %zext_ln159_15 = zext i14 %add_ln159_11

]]></Node>
<StgValue><ssdm name="zext_ln159_15"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:103 %inputBuf_addr_35 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_15

]]></Node>
<StgValue><ssdm name="inputBuf_addr_35"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:104 %inputBuf_load_15 = load i14 %inputBuf_addr_35

]]></Node>
<StgValue><ssdm name="inputBuf_load_15"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="477" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:99 %sext_ln159_14 = sext i8 %inputBuf_load_14

]]></Node>
<StgValue><ssdm name="sext_ln159_14"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:100 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_14

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:104 %inputBuf_load_15 = load i14 %inputBuf_addr_35

]]></Node>
<StgValue><ssdm name="inputBuf_load_15"/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:107 %add_ln159_12 = add i14 %thr_mul39, i14 16

]]></Node>
<StgValue><ssdm name="add_ln159_12"/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:108 %zext_ln159_16 = zext i14 %add_ln159_12

]]></Node>
<StgValue><ssdm name="zext_ln159_16"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:109 %inputBuf_addr_36 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_16

]]></Node>
<StgValue><ssdm name="inputBuf_addr_36"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:110 %inputBuf_load_16 = load i14 %inputBuf_addr_36

]]></Node>
<StgValue><ssdm name="inputBuf_load_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="484" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:105 %sext_ln159_15 = sext i8 %inputBuf_load_15

]]></Node>
<StgValue><ssdm name="sext_ln159_15"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:106 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_15

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:110 %inputBuf_load_16 = load i14 %inputBuf_addr_36

]]></Node>
<StgValue><ssdm name="inputBuf_load_16"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:113 %add_ln159_13 = add i14 %thr_mul39, i14 17

]]></Node>
<StgValue><ssdm name="add_ln159_13"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:114 %zext_ln159_17 = zext i14 %add_ln159_13

]]></Node>
<StgValue><ssdm name="zext_ln159_17"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:115 %inputBuf_addr_37 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_17

]]></Node>
<StgValue><ssdm name="inputBuf_addr_37"/></StgValue>
</operation>

<operation id="490" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:116 %inputBuf_load_17 = load i14 %inputBuf_addr_37

]]></Node>
<StgValue><ssdm name="inputBuf_load_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="491" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:111 %sext_ln159_16 = sext i8 %inputBuf_load_16

]]></Node>
<StgValue><ssdm name="sext_ln159_16"/></StgValue>
</operation>

<operation id="492" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:112 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_16

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:116 %inputBuf_load_17 = load i14 %inputBuf_addr_37

]]></Node>
<StgValue><ssdm name="inputBuf_load_17"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:119 %add_ln159_14 = add i14 %thr_mul39, i14 18

]]></Node>
<StgValue><ssdm name="add_ln159_14"/></StgValue>
</operation>

<operation id="495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:120 %zext_ln159_18 = zext i14 %add_ln159_14

]]></Node>
<StgValue><ssdm name="zext_ln159_18"/></StgValue>
</operation>

<operation id="496" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:121 %inputBuf_addr_38 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_18

]]></Node>
<StgValue><ssdm name="inputBuf_addr_38"/></StgValue>
</operation>

<operation id="497" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:122 %inputBuf_load_18 = load i14 %inputBuf_addr_38

]]></Node>
<StgValue><ssdm name="inputBuf_load_18"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="498" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %inElem_addr = getelementptr i8 %inElem, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inElem_addr"/></StgValue>
</operation>

<operation id="499" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:28 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:29 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="501" st_id="42" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_140_4:1 %store_ln131 = store i8 %storemerge, i8 %inElem_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="502" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:117 %sext_ln159_17 = sext i8 %inputBuf_load_17

]]></Node>
<StgValue><ssdm name="sext_ln159_17"/></StgValue>
</operation>

<operation id="503" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:118 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_17

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="504" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:122 %inputBuf_load_18 = load i14 %inputBuf_addr_38

]]></Node>
<StgValue><ssdm name="inputBuf_load_18"/></StgValue>
</operation>

<operation id="505" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:125 %add_ln159_15 = add i14 %thr_mul39, i14 19

]]></Node>
<StgValue><ssdm name="add_ln159_15"/></StgValue>
</operation>

<operation id="506" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:126 %zext_ln159_19 = zext i14 %add_ln159_15

]]></Node>
<StgValue><ssdm name="zext_ln159_19"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:127 %inputBuf_addr_39 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_19

]]></Node>
<StgValue><ssdm name="inputBuf_addr_39"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:128 %inputBuf_load_19 = load i14 %inputBuf_addr_39

]]></Node>
<StgValue><ssdm name="inputBuf_load_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="509" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:123 %sext_ln159_18 = sext i8 %inputBuf_load_18

]]></Node>
<StgValue><ssdm name="sext_ln159_18"/></StgValue>
</operation>

<operation id="510" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:124 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_18

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_158_5:128 %inputBuf_load_19 = load i14 %inputBuf_addr_39

]]></Node>
<StgValue><ssdm name="inputBuf_load_19"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="512" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:129 %sext_ln159_19 = sext i8 %inputBuf_load_19

]]></Node>
<StgValue><ssdm name="sext_ln159_19"/></StgValue>
</operation>

<operation id="513" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_5:130 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_19

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
