// SPDX-License-Identifier: GPL-3.0-or-later
/*
 * TETRA Phase 80 test suite.
 *
 * Covers functionality introduced in Phases 77-79:
 *
 * Phase 77: TETRA MAC dropped variables
 * Phase 78: TETRA CMCE/MLE dropped variables
 * Phase 79: TETRA MM dropped variables
 */

#include <dsd-neo/protocol/tetra/tetra_mle.h>
#include <dsd-neo/protocol/tetra/tetra_mac.h>
#include <dsd-neo/protocol/tetra/tetra_mm.h>
#include <dsd-neo/core/state.h>
#include <dsd-neo/core/opts.h>

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdint.h>

static int g_pass = 0;
static int g_fail = 0;

#define CHECK(cond, msg) \
    do { \
        if (cond) { \
            printf("  PASS: %s\n", msg); \
            g_pass++; \
        } else { \
            printf("  FAIL: %s (line %d)\n", msg, __LINE__); \
            g_fail++; \
        } \
    } while (0)

static void pack_bits(uint8_t *out, uint32_t val, int offset, int nbits)
{
    for (int i = nbits - 1; i >= 0; i--)
        out[offset++] = (uint8_t)((val >> i) & 1u);
}

static dsd_state *alloc_state(void) { return (dsd_state *)calloc(1, sizeof(dsd_state)); }
static dsd_opts  *alloc_opts(void)  { return (dsd_opts  *)calloc(1, sizeof(dsd_opts));  }

static void wrap_mle_cmce(const uint8_t *cmce_body, int cmce_nbits,
                           uint8_t *out, int *out_nbits)
{
    int total = 9 + cmce_nbits;
    memset(out, 0, (size_t)total);
    pack_bits(out, 24, 0, 5); /* MLE type = C-PLANE-DATA */
    pack_bits(out,  3, 5, 4); /* PD = CMCE */
    memcpy(out + 9, cmce_body, (size_t)cmce_nbits);
    *out_nbits = total;
}

static void wrap_mle_mm(const uint8_t *mm_body, int mm_nbits,
                           uint8_t *out, int *out_nbits)
{
    int total = 9 + mm_nbits;
    memset(out, 0, (size_t)total);
    pack_bits(out, 24, 0, 5); /* MLE type = C-PLANE-DATA */
    pack_bits(out,  5, 5, 4); /* PD = MM */
    memcpy(out + 9, mm_body, (size_t)mm_nbits);
    *out_nbits = total;
}

static void test_phase77_mac_resource(void)
{
    printf("[test_phase77_mac_resource]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t bits[100];
    int n = 0;
    
    pack_bits(bits, TETRA_MAC_TYPE_RESOURCE, n, 2); n+=2; // PDU type
    pack_bits(bits, 1, n, 1); n+=1; // fill_bits = 1
    pack_bits(bits, 0, n, 1); n+=1; // grant_pos = 0
    pack_bits(bits, TETRA_ENC_MODE_ON, n, 2); n+=2; // enc_mode = 1
    pack_bits(bits, 1, n, 1); n+=1; // rand_acc = 1
    pack_bits(bits, 42, n, 6); n+=6; // len_ind = 42
    pack_bits(bits, TETRA_MAC_ADDR_SSI_EVENT, n, 3); n+=3; // addr_type = 5
    pack_bits(bits, 123456, n, 24); n+=24; // ssi
    pack_bits(bits, 511, n, 10); n+=10; // event_label
    
    tetra_mac_parse_schd(bits, n, 0, opt, st);
    
    CHECK(st->tetra_mac_fill_bits == 1, "tetra_mac_fill_bits");
    CHECK(st->tetra_mac_grant_pos == 0, "tetra_mac_grant_pos");
    CHECK(st->tetra_mac_rand_acc == 1, "tetra_mac_rand_acc");
    CHECK(st->tetra_mac_len_ind == 42, "tetra_mac_len_ind");
    CHECK(st->tetra_mac_addr_type == TETRA_MAC_ADDR_SSI_EVENT, "tetra_mac_addr_type");
    CHECK(st->tetra_mac_event_label == 511, "tetra_mac_event_label");
    
    free(st); free(opt);
}

static void test_phase77_mac_resource_usage(void)
{
    printf("[test_phase77_mac_resource_usage]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t bits[100];
    int n = 0;
    
    pack_bits(bits, TETRA_MAC_TYPE_RESOURCE, n, 2); n+=2; // PDU type
    pack_bits(bits, 0, n, 1); n+=1; // fill_bits
    pack_bits(bits, 1, n, 1); n+=1; // grant_pos
    pack_bits(bits, 0, n, 2); n+=2; // enc_mode
    pack_bits(bits, 0, n, 1); n+=1; // rand_acc
    pack_bits(bits, 15, n, 6); n+=6; // len_ind
    pack_bits(bits, TETRA_MAC_ADDR_SSI_USAGE, n, 3); n+=3; // addr_type = 6
    pack_bits(bits, 654321, n, 24); n+=24; // ssi
    pack_bits(bits, 33, n, 6); n+=6; // usage_marker
    
    tetra_mac_parse_schd(bits, n, 0, opt, st);
    
    CHECK(st->tetra_mac_usage_marker == 33, "tetra_mac_usage_marker");
    
    free(st); free(opt);
}

static void test_phase77_sysinfo(void)
{
    printf("[test_phase77_sysinfo]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t bits[200];
    int n = 0;
    
    pack_bits(bits, TETRA_MAC_TYPE_BROADCAST, n, 2); n+=2; // PDU type = 2
    pack_bits(bits, TETRA_MAC_BC_SYSINFO, n, 2); n+=2; // broadcast type = 0
    
    pack_bits(bits, 1000, n, 12); n+=12; // main_carrier
    pack_bits(bits, 0, n, 4); n+=4; // freq_band
    pack_bits(bits, 0, n, 2); n+=2; // freq_offset
    pack_bits(bits, 0, n, 3); n+=3; // duplex_spacing
    pack_bits(bits, 1, n, 1); n+=1; // rev_op
    pack_bits(bits, 0, n, 2); n+=2; // num_csch
    pack_bits(bits, 0, n, 3); n+=3; // ms_txpwr
    pack_bits(bits, 0, n, 4); n+=4; // rxlev
    pack_bits(bits, 7, n, 4); n+=4; // acc_param
    pack_bits(bits, 14, n, 4); n+=4; // radio_dl_tmo
    pack_bits(bits, 0, n, 1); n+=1; // cck_valid
    pack_bits(bits, 0, n, 16); n+=16; // cck_or_hf
    pack_bits(bits, 2, n, 2); n+=2; // opt_field_type
    pack_bits(bits, 0xABCDE, n, 20); n+=20; // opt_field_data

    tetra_mac_parse_schd(bits, n, 0, opt, st);

    CHECK(st->tetra_sysinfo_main_carrier == 1000, "tetra_sysinfo_main_carrier");
    CHECK(st->tetra_sysinfo_rev_op == 1, "tetra_sysinfo_rev_op");
    CHECK(st->tetra_sysinfo_acc_param == 7, "tetra_sysinfo_acc_param");
    CHECK(st->tetra_sysinfo_radio_dl_tmo == 14, "tetra_sysinfo_radio_dl_tmo");
    CHECK(st->tetra_sysinfo_opt_field_type == 2, "tetra_sysinfo_opt_field_type");
    CHECK(st->tetra_sysinfo_opt_field_data == 0xABCDE, "tetra_sysinfo_opt_field_data");

    free(st); free(opt);
}

static void test_phase77_access_define(void)
{
    printf("[test_phase77_access_define]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t bits[100];
    int n = 0;
    
    pack_bits(bits, TETRA_MAC_TYPE_BROADCAST, n, 2); n+=2; // PDU type = 2
    pack_bits(bits, TETRA_MAC_BC_ACCESS_DEF, n, 2); n+=2; // broadcast type = 1
    
    pack_bits(bits, 1, n, 1); n+=1; // common_flag = 1
    pack_bits(bits, 0, n, 4); n+=4; // immediate
    pack_bits(bits, 0, n, 4); n+=4; // wait_time
    pack_bits(bits, 0, n, 4); n+=4; // num_ra
    pack_bits(bits, 0, n, 1); n+=1; // frame_len_f
    pack_bits(bits, 0, n, 4); n+=4; // ts_ptr
    pack_bits(bits, 0, n, 3); n+=3; // min_pdu_pri

    tetra_mac_parse_schd(bits, n, 0, opt, st);

    CHECK(st->tetra_access_common_flag == 1, "tetra_access_common_flag");

    free(st); free(opt);
}

static void test_phase78_cmce_d_setup(void)
{
    printf("[test_phase78_cmce_d_setup]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t cmce[100];
    int n = 0;
    
    pack_bits(cmce, 6, n, 5); n+=5; // PDU type = D-SETUP
    
    pack_bits(cmce, 1, n, 1); n+=1; // call_id
    pack_bits(cmce, 0, n, 1); n+=1; // call_timeout
    pack_bits(cmce, 0, n, 3); n+=3; // call_type
    pack_bits(cmce, 1, n, 1); n+=1; // duplex
    pack_bits(cmce, 0, n, 1); n+=1; // notif
    pack_bits(cmce, 1, n, 1); n+=1; // com_type
    pack_bits(cmce, 0, n, 1); n+=1; // slots
    
    pack_bits(cmce, 1, n, 1); n+=1; // cp_present
    pack_bits(cmce, 0, n, 1); n+=1; // cp_type (SSI)
    pack_bits(cmce, 123, n, 24); n+=24; // calling_ssi
    
    pack_bits(cmce, 1, n, 1); n+=1; // cld_present
    pack_bits(cmce, 2, n, 2); n+=2; // called_type
    pack_bits(cmce, 456, n, 24); n+=24; // called_ssi

    uint8_t pdu[200]; int out_n;
    wrap_mle_cmce(cmce, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_cmce_duplex == 1, "tetra_cmce_duplex");
    CHECK(st->tetra_cmce_notif == 0, "tetra_cmce_notif");
    CHECK(st->tetra_cmce_com_type == 1, "tetra_cmce_com_type");
    CHECK(st->tetra_cmce_called_type == 2, "tetra_cmce_called_type");

    free(st); free(opt);
}

static void test_phase78_cmce_d_release(void)
{
    printf("[test_phase78_cmce_d_release]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t cmce[100];
    int n = 0;
    
    pack_bits(cmce, 5, n, 5); n+=5; // PDU type = D-RELEASE
    pack_bits(cmce, 1, n, 1); n+=1; // cause_type
    pack_bits(cmce, 11, n, 4); n+=4; // cause

    uint8_t pdu[200]; int out_n;
    wrap_mle_cmce(cmce, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_cmce_release_cause_type == 1, "tetra_cmce_release_cause_type");
    CHECK(st->tetra_cmce_release_cause == 11, "tetra_cmce_release_cause");

    free(st); free(opt);
}

static void test_phase78_cmce_d_tx_granted(void)
{
    printf("[test_phase78_cmce_d_tx_granted]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t cmce[100];
    int n = 0;
    
    pack_bits(cmce, 10, n, 5); n+=5; // PDU type = D-TX-GRANTED
    pack_bits(cmce, 1, n, 1); n+=1; // tx_perm
    pack_bits(cmce, 0, n, 2); n+=2; // enc_mode
    pack_bits(cmce, 1, n, 1); n+=1; // reserv

    uint8_t pdu[200]; int out_n;
    wrap_mle_cmce(cmce, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_cmce_tx_granted_perm == 1, "tetra_cmce_tx_granted_perm");
    CHECK(st->tetra_cmce_tx_granted_reserv == 1, "tetra_cmce_tx_granted_reserv");

    free(st); free(opt);
}

static void test_phase78_mle_nwrk_broadcast(void)
{
    printf("[test_phase78_mle_nwrk_broadcast]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t pdu[100];
    int n = 0;
    
    pack_bits(pdu, TETRA_MLE_D_NWRK_BROADCAST, n, 5); n+=5; // PDU type = 0
    pack_bits(pdu, 1234, n, 14); n+=14; // la
    pack_bits(pdu, 4321, n, 16); n+=16; // subscr_cls
    pack_bits(pdu, 1, n, 1); n+=1; // registration

    tetra_mle_dispatch(pdu, n, 0, opt, st);

    CHECK(st->tetra_mle_registration == 1, "tetra_mle_registration");

    free(st); free(opt);
}

static void test_phase78_cmce_sds_short_data(void)
{
    printf("[test_phase78_cmce_sds_short_data]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t cmce[100];
    int n = 0;
    
    pack_bits(cmce, 21, n, 5); n+=5; // PDU type = D-SDS-SHORT-DATA
    pack_bits(cmce, 0, n, 1); n+=1; // ext_flag
    pack_bits(cmce, 1234, n, 24); n+=24; // src_ssi
    pack_bits(cmce, 2, n, 2); n+=2; // data_type = 2
    pack_bits(cmce, 0, n, 64); n+=64; // data_type 2 requires 64 bits

    uint8_t pdu[200]; int out_n;
    wrap_mle_cmce(cmce, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_cmce_sds_data_type == 2, "tetra_cmce_sds_data_type");

    free(st); free(opt);
}

static void test_phase78_cmce_sds_data(void)
{
    printf("[test_phase78_cmce_sds_data]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t cmce[150];
    int n = 0;
    
    pack_bits(cmce, 23, n, 5); n+=5; // PDU type
    pack_bits(cmce, 0, n, 1); n+=1; // ext_flag
    pack_bits(cmce, 111, n, 24); n+=24; // src_ssi
    pack_bits(cmce, 1, n, 4); n+=4; // msg_ref
    pack_bits(cmce, 0, n, 1); n+=1; // store_fwd
    pack_bits(cmce, 0, n, 1); n+=1; // vp_flag
    pack_bits(cmce, 0, n, 1); n+=1; // dt_flag
    pack_bits(cmce, 8, n, 8); n+=8; // bpc = 8
    pack_bits(cmce, 5, n, 8); n+=8; // num_chars = 5
    pack_bits(cmce, 0, n, 40); n+=40;

    uint8_t pdu[200]; int out_n;
    wrap_mle_cmce(cmce, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_cmce_sds_bpc == 8, "tetra_cmce_sds_bpc");
    CHECK(st->tetra_cmce_sds_num_chars == 5, "tetra_cmce_sds_num_chars");

    free(st); free(opt);
}

static void test_phase79_mm_attach_detach(void)
{
    printf("[test_phase79_mm_attach_detach]\n");
    dsd_state *st  = alloc_state();
    dsd_opts  *opt = alloc_opts();

    uint8_t mm[100];
    int n = 0;
    
    pack_bits(mm, 14, n, 5); n+=5; // PDU type = 14
    pack_bits(mm, 1, n, 1); n+=1; // detach = 1
    pack_bits(mm, 1, n, 1); n+=1; // class_of_grp = 1
    pack_bits(mm, 2, n, 2); n+=2; // addr_type = 2

    uint8_t pdu[200]; int out_n;
    wrap_mle_mm(mm, n, pdu, &out_n);
    tetra_mle_dispatch(pdu, out_n, 0, opt, st);

    CHECK(st->tetra_mm_detach_flag == 1, "tetra_mm_detach_flag");
    CHECK(st->tetra_mm_class_of_grp == 1, "tetra_mm_class_of_grp");
    CHECK(st->tetra_mm_addr_type == 2, "tetra_mm_addr_type");

    free(st); free(opt);
}

int main(void)
{
    printf("TETRA Phase 80 Test Suite (Phases 77-79)\n");

    test_phase77_mac_resource();
    test_phase77_mac_resource_usage();
    test_phase77_sysinfo();
    test_phase77_access_define();

    test_phase78_cmce_d_setup();
    test_phase78_cmce_d_release();
    test_phase78_cmce_d_tx_granted();
    test_phase78_mle_nwrk_broadcast();
    test_phase78_cmce_sds_short_data();
    test_phase78_cmce_sds_data();

    test_phase79_mm_attach_detach();

    if (g_fail > 0) {
        printf("FAILED %d TESTS\n", g_fail);
        return 1;
    }
    printf("ALL %d TESTS PASSED\n", g_pass);
    return 0;
}
