{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581373161081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581373161082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 17:19:20 2020 " "Processing started: Mon Feb 10 17:19:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581373161082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373161082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373161082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581373161879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581373161879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkhex.v 1 1 " "Found 1 design units, including 1 entities, in source file blinkhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinkHEX " "Found entity 1: blinkHEX" {  } { { "blinkHEX.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/blinkHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 5 5 " "Found 5 design units, including 5 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178444 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_decoder " "Found entity 2: seven_seg_decoder" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178444 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1_case " "Found entity 3: mux_4to1_case" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178444 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_to_bcd_converter " "Found entity 4: hex_to_bcd_converter" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178444 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab2 " "Found entity 5: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581373178444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178444 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(281) " "Verilog HDL Instantiation warning at lab2.v(281): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 281 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(283) " "Verilog HDL Instantiation warning at lab2.v(283): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 283 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(285) " "Verilog HDL Instantiation warning at lab2.v(285): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 285 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(287) " "Verilog HDL Instantiation warning at lab2.v(287): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 287 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(289) " "Verilog HDL Instantiation warning at lab2.v(289): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 289 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(295) " "Verilog HDL Instantiation warning at lab2.v(295): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(300) " "Verilog HDL Instantiation warning at lab2.v(300): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 300 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(304) " "Verilog HDL Instantiation warning at lab2.v(304): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 304 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(305) " "Verilog HDL Instantiation warning at lab2.v(305): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 305 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(306) " "Verilog HDL Instantiation warning at lab2.v(306): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 306 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(307) " "Verilog HDL Instantiation warning at lab2.v(307): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 307 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(308) " "Verilog HDL Instantiation warning at lab2.v(308): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 308 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(309) " "Verilog HDL Instantiation warning at lab2.v(309): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 309 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581373178447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "random " "Elaborating entity \"random\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581373178531 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable lab2.v(78) " "Verilog HDL Always Construct warning at lab2.v(78): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581373178533 "|random"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rnd_ready lab2.v(78) " "Verilog HDL Always Construct warning at lab2.v(78): inferring latch(es) for variable \"rnd_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581373178533 "|random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd_ready lab2.v(87) " "Inferred latch for \"rnd_ready\" at lab2.v(87)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178534 "|random"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable lab2.v(87) " "Inferred latch for \"enable\" at lab2.v(87)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373178534 "|random"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rnd_ready GND " "Pin \"rnd_ready\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581373179344 "|random|rnd_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581373179344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581373179463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581373179953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581373179953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581373180059 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581373180059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581373180059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581373180059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581373180106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 17:19:40 2020 " "Processing ended: Mon Feb 10 17:19:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581373180106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581373180106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581373180106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581373180106 ""}
