INFO-FLOW: Workspace /home/kamil/Desktop/DESHA512_01/solution1 opened at Thu Aug 03 21:14:05 CEST 2023
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 4.6 sec.
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.74 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.75 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling SHA512CODE/sha512.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang SHA512CODE/sha512.cpp -foptimization-record-file=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.cpp.clang.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.cpp.clang.err.log 
Command       ap_eval done; 0.69 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top sha512_verify -name=sha512_verify 
Execute       source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/clang.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.33 sec.
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:761:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:772:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:783:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:788:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:796:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1073:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1142:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1268:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1268:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1309:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1309:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1357:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/.systemc_flag -fix-errors /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/all.directive.json -fix-errors /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.32 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.99 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 5.23 sec.
Execute         source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.55 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.28 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.78 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.51 seconds. CPU system time: 0.96 seconds. Elapsed time: 20.31 seconds; current allocated memory: 228.547 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.g.bc"  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512.g.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.41 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.42 sec.
Execute       run_link_or_opt -opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.44 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 10.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 10.26 sec.
Execute       run_link_or_opt -opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha512_verify -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha512_verify -reflow-float-conversion -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 3.66 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.66 sec.
Execute       run_link_or_opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.24 sec.
Execute       run_link_or_opt -opt -out /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha512_verify 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.3 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha512_verify -mllvm -hls-db-dir -mllvm /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 7.41 sec.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:432:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:432:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:432:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:411:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:411:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:411:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:520:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:520:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:390:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:390:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:390:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:369:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:369:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:369:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:654:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:654:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:217:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:183:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:156:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:106:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_521_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:521:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:700:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_521_1' (SHA512CODE/sha512.cpp:521:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:494:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (SHA512CODE/sha512.cpp:114:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_191_2' (SHA512CODE/sha512.cpp:191:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:164:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, axisIntf&)' (SHA512CODE/sha512.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha512_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (SHA512CODE/sha512.cpp:1344:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&, axisIntf&)' into 'sha512_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (SHA512CODE/sha512.cpp:1344:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:560:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:217:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:506:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:583:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output2' with compact=bit mode in 583-bits (SHA512CODE/sha512.cpp:1355:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:759:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1344:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 8-bits (SHA512CODE/sha512.cpp:1344:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, axisIntf&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, axisIntf&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, axisIntf&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ssdm_int<512, false>s' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i583.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i583.1' into 'sha512_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1.s_struct.ap_uint<1>s.1' into 'sha512_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'sha512_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.55 seconds. CPU system time: 1.71 seconds. Elapsed time: 24.43 seconds; current allocated memory: 229.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.848 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha512_verify -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.0.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 253.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.1.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 281.969 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.g.1.bc to /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.1.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:756:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
Command         transform done; 0.99 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 334.668 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.2.bc -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:83:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:140:38)
WARNING: [HLS 200-1450] Process preProcessing has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 0.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 432.062 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.92 sec.
Command     elaborate done; 47.66 sec.
Execute     ap_eval exec zip -j /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha512_verify' ...
Execute       ap_set_top_model sha512_verify 
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
Execute       get_model_list sha512_verify -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha512_verify 
Execute       preproc_iomode -model sha512Top<512u, 512u> 
Execute       preproc_iomode -model SHA512Digest<64u, 512u> 
Execute       preproc_iomode -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       preproc_iomode -model generateMsgSchedule 
Execute       preproc_iomode -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       preproc_iomode -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       preproc_iomode -model dup_strm<128u> 
Execute       preproc_iomode -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       preproc_iomode -model preProcessing 
Execute       preproc_iomode -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       get_model_list sha512_verify -filter all-wo-channel 
INFO-FLOW: Model list for configure: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm<128u>_Pipeline_LOOP_DUP_STREAM dup_strm<128u> generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule {SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} {SHA512Digest<64u, 512u>} {sha512Top<512u, 512u>} sha512_verify
INFO-FLOW: Configuring Module : preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 ...
Execute       set_default_model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       apply_spec_resource_limit preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
INFO-FLOW: Configuring Module : preProcessing ...
Execute       set_default_model preProcessing 
Execute       apply_spec_resource_limit preProcessing 
INFO-FLOW: Configuring Module : dup_strm<128u>_Pipeline_LOOP_DUP_STREAM ...
Execute       set_default_model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       apply_spec_resource_limit dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
INFO-FLOW: Configuring Module : dup_strm<128u> ...
Execute       set_default_model dup_strm<128u> 
Execute       apply_spec_resource_limit dup_strm<128u> 
INFO-FLOW: Configuring Module : generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       apply_spec_resource_limit generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
INFO-FLOW: Configuring Module : generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       apply_spec_resource_limit generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
INFO-FLOW: Configuring Module : generateMsgSchedule ...
Execute       set_default_model generateMsgSchedule 
Execute       apply_spec_resource_limit generateMsgSchedule 
INFO-FLOW: Configuring Module : SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS ...
Execute       set_default_model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       apply_spec_resource_limit SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
INFO-FLOW: Configuring Module : SHA512Digest<64u, 512u> ...
Execute       set_default_model SHA512Digest<64u, 512u> 
Execute       apply_spec_resource_limit SHA512Digest<64u, 512u> 
INFO-FLOW: Configuring Module : sha512Top<512u, 512u> ...
Execute       set_default_model sha512Top<512u, 512u> 
Execute       apply_spec_resource_limit sha512Top<512u, 512u> 
INFO-FLOW: Configuring Module : sha512_verify ...
Execute       set_default_model sha512_verify 
Execute       apply_spec_resource_limit sha512_verify 
INFO-FLOW: Model list for preprocess: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm<128u>_Pipeline_LOOP_DUP_STREAM dup_strm<128u> generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule {SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} {SHA512Digest<64u, 512u>} {sha512Top<512u, 512u>} sha512_verify
INFO-FLOW: Preprocessing Module: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 ...
Execute       set_default_model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       cdfg_preprocess -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
INFO-FLOW: Preprocessing Module: preProcessing ...
Execute       set_default_model preProcessing 
Execute       cdfg_preprocess -model preProcessing 
Execute       rtl_gen_preprocess preProcessing 
INFO-FLOW: Preprocessing Module: dup_strm<128u>_Pipeline_LOOP_DUP_STREAM ...
Execute       set_default_model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       cdfg_preprocess -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       rtl_gen_preprocess dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
INFO-FLOW: Preprocessing Module: dup_strm<128u> ...
Execute       set_default_model dup_strm<128u> 
Execute       cdfg_preprocess -model dup_strm<128u> 
Execute       rtl_gen_preprocess dup_strm<128u> 
INFO-FLOW: Preprocessing Module: generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       cdfg_preprocess -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
INFO-FLOW: Preprocessing Module: generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 ...
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       cdfg_preprocess -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
INFO-FLOW: Preprocessing Module: generateMsgSchedule ...
Execute       set_default_model generateMsgSchedule 
Execute       cdfg_preprocess -model generateMsgSchedule 
Execute       rtl_gen_preprocess generateMsgSchedule 
INFO-FLOW: Preprocessing Module: SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS ...
Execute       set_default_model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       cdfg_preprocess -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       rtl_gen_preprocess SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
INFO-FLOW: Preprocessing Module: SHA512Digest<64u, 512u> ...
Execute       set_default_model SHA512Digest<64u, 512u> 
Execute       cdfg_preprocess -model SHA512Digest<64u, 512u> 
Execute       rtl_gen_preprocess SHA512Digest<64u, 512u> 
INFO-FLOW: Preprocessing Module: sha512Top<512u, 512u> ...
Execute       set_default_model sha512Top<512u, 512u> 
Execute       cdfg_preprocess -model sha512Top<512u, 512u> 
Execute       rtl_gen_preprocess sha512Top<512u, 512u> 
INFO-FLOW: Preprocessing Module: sha512_verify ...
Execute       set_default_model sha512_verify 
Execute       cdfg_preprocess -model sha512_verify 
Execute       rtl_gen_preprocess sha512_verify 
INFO-FLOW: Model list for synthesis: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm<128u>_Pipeline_LOOP_DUP_STREAM dup_strm<128u> generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule {SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} {SHA512Digest<64u, 512u>} {sha512Top<512u, 512u>} sha512_verify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       schedule -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 434.277 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.sched.adb -f 
INFO-FLOW: Finish scheduling preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.
Execute       set_default_model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       bind -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 434.277 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.bind.adb -f 
INFO-FLOW: Finish binding preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model preProcessing 
Execute       schedule -model preProcessing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 435.160 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.sched.adb -f 
INFO-FLOW: Finish scheduling preProcessing.
Execute       set_default_model preProcessing 
Execute       bind -model preProcessing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 435.160 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.bind.adb -f 
INFO-FLOW: Finish binding preProcessing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       schedule -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 435.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.sched.adb -f 
INFO-FLOW: Finish scheduling dup_strm<128u>_Pipeline_LOOP_DUP_STREAM.
Execute       set_default_model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       bind -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 435.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.bind.adb -f 
INFO-FLOW: Finish binding dup_strm<128u>_Pipeline_LOOP_DUP_STREAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dup_strm<128u> 
Execute       schedule -model dup_strm<128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 435.711 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling dup_strm<128u>.
Execute       set_default_model dup_strm<128u> 
Execute       bind -model dup_strm<128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 435.711 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.bind.adb -f 
INFO-FLOW: Finish binding dup_strm<128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       schedule -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 436.535 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       bind -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 436.535 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       schedule -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 437.488 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.
Execute       set_default_model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       bind -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 437.488 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateMsgSchedule 
Execute       schedule -model generateMsgSchedule 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 437.902 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.sched.adb -f 
INFO-FLOW: Finish scheduling generateMsgSchedule.
Execute       set_default_model generateMsgSchedule 
Execute       bind -model generateMsgSchedule 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 437.902 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.bind.adb -f 
INFO-FLOW: Finish binding generateMsgSchedule.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       schedule -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 438.875 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.sched.adb -f 
INFO-FLOW: Finish scheduling SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.
Execute       set_default_model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       bind -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 438.875 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.bind.adb -f 
INFO-FLOW: Finish binding SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SHA512Digest<64u, 512u> 
Execute       schedule -model SHA512Digest<64u, 512u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 439.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.sched.adb -f 
INFO-FLOW: Finish scheduling SHA512Digest<64u, 512u>.
Execute       set_default_model SHA512Digest<64u, 512u> 
Execute       bind -model SHA512Digest<64u, 512u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 439.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.bind.adb -f 
INFO-FLOW: Finish binding SHA512Digest<64u, 512u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha512Top<512u, 512u> 
Execute       schedule -model sha512Top<512u, 512u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 439.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.sched.adb -f 
INFO-FLOW: Finish scheduling sha512Top<512u, 512u>.
Execute       set_default_model sha512Top<512u, 512u> 
Execute       bind -model sha512Top<512u, 512u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 439.590 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.bind.adb -f 
INFO-FLOW: Finish binding sha512Top<512u, 512u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha512_verify 
Execute       schedule -model sha512_verify 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 439.746 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.sched.adb -f 
INFO-FLOW: Finish scheduling sha512_verify.
Execute       set_default_model sha512_verify 
Execute       bind -model sha512_verify 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 439.824 MB.
Execute       syn_report -verbosereport -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.bind.adb -f 
INFO-FLOW: Finish binding sha512_verify.
Execute       get_model_list sha512_verify -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       rtl_gen_preprocess preProcessing 
Execute       rtl_gen_preprocess dup_strm<128u>_Pipeline_LOOP_DUP_STREAM 
Execute       rtl_gen_preprocess dup_strm<128u> 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       rtl_gen_preprocess generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       rtl_gen_preprocess generateMsgSchedule 
Execute       rtl_gen_preprocess SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       rtl_gen_preprocess SHA512Digest<64u, 512u> 
Execute       rtl_gen_preprocess sha512Top<512u, 512u> 
Execute       rtl_gen_preprocess sha512_verify 
INFO-FLOW: Model list for RTL generation: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm<128u>_Pipeline_LOOP_DUP_STREAM dup_strm<128u> generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule {SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} {SHA512Digest<64u, 512u>} {sha512Top<512u, 512u>} sha512_verify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 440.504 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       gen_rtl preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
Execute       syn_report -csynth -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.adb 
Execute       db_write -model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model preProcessing -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 443.512 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl preProcessing -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_preProcessing 
Execute       gen_rtl preProcessing -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_preProcessing 
Execute       syn_report -csynth -model preProcessing -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/preProcessing_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model preProcessing -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/preProcessing_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model preProcessing -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model preProcessing -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.adb 
Execute       db_write -model preProcessing -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info preProcessing -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 445.852 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_dup_strm_128u_Pipeline_LOOP_DUP_STREAM 
Execute       gen_rtl dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_dup_strm_128u_Pipeline_LOOP_DUP_STREAM 
Execute       syn_report -csynth -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/dup_strm_128u_Pipeline_LOOP_DUP_STREAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/dup_strm_128u_Pipeline_LOOP_DUP_STREAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.adb 
Execute       db_write -model dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dup_strm<128u>_Pipeline_LOOP_DUP_STREAM -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dup_strm<128u> -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 446.566 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl dup_strm<128u> -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_dup_strm_128u_s 
Execute       gen_rtl dup_strm<128u> -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_dup_strm_128u_s 
Execute       syn_report -csynth -model dup_strm<128u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/dup_strm_128u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dup_strm<128u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/dup_strm_128u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dup_strm<128u> -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dup_strm<128u> -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.adb 
Execute       db_write -model dup_strm<128u> -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dup_strm<128u> -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 447.648 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
Execute       syn_report -csynth -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.adb 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' pipeline 'LOOP_SHA1_GEN_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 450.145 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       gen_rtl generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
Execute       syn_report -csynth -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.adb 
Execute       db_write -model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generateMsgSchedule -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 452.875 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateMsgSchedule -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_generateMsgSchedule 
Execute       gen_rtl generateMsgSchedule -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_generateMsgSchedule 
Execute       syn_report -csynth -model generateMsgSchedule -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model generateMsgSchedule -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/generateMsgSchedule_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model generateMsgSchedule -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model generateMsgSchedule -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.adb 
Execute       db_write -model generateMsgSchedule -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generateMsgSchedule -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' pipeline 'LOOP_SHA1_UPDATE_80_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_807_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 455.172 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       gen_rtl SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
Execute       syn_report -csynth -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SHA512Digest<64u, 512u> -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA512Digest_64u_512u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 457.969 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl SHA512Digest<64u, 512u> -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_SHA512Digest_64u_512u_s 
Execute       gen_rtl SHA512Digest<64u, 512u> -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_SHA512Digest_64u_512u_s 
Execute       syn_report -csynth -model SHA512Digest<64u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/SHA512Digest_64u_512u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model SHA512Digest<64u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/SHA512Digest_64u_512u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model SHA512Digest<64u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model SHA512Digest<64u, 512u> -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.adb 
Execute       db_write -model SHA512Digest<64u, 512u> -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SHA512Digest<64u, 512u> -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha512Top<512u, 512u> -top_prefix sha512_verify_ -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha512Top_512u_512u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 460.059 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha512Top<512u, 512u> -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify_sha512Top_512u_512u_s 
Execute       gen_rtl sha512Top<512u, 512u> -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify_sha512Top_512u_512u_s 
Execute       syn_report -csynth -model sha512Top<512u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/sha512Top_512u_512u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha512Top<512u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/sha512Top_512u_512u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha512Top<512u, 512u> -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.67 sec.
Execute       db_write -model sha512Top<512u, 512u> -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.adb 
Execute       db_write -model sha512Top<512u, 512u> -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha512Top<512u, 512u> -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha512_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha512_verify -top_prefix  -sub_prefix sha512_verify_ -mg_file /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha512_verify/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha512_verify/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha512_verify' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha512_verify'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 461.098 MB.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha512_verify -istop -style xilinx -f -lang vhdl -o /home/kamil/Desktop/DESHA512_01/solution1/syn/vhdl/sha512_verify 
Execute       gen_rtl sha512_verify -istop -style xilinx -f -lang vlog -o /home/kamil/Desktop/DESHA512_01/solution1/syn/verilog/sha512_verify 
Execute       syn_report -csynth -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/sha512_verify_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/sha512_verify_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.02 sec.
Execute       db_write -model sha512_verify -f -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.adb 
Execute       db_write -model sha512_verify -bindview -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha512_verify -p /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify 
Execute       export_constraint_db -f -tool general -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.constraint.tcl 
Execute       syn_report -designview -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.design.xml 
Command       syn_report done; 1.12 sec.
Execute       syn_report -csynthDesign -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha512_verify -o /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sha512_verify 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sha512_verify 
INFO-FLOW: Model list for RTL component generation: preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm<128u>_Pipeline_LOOP_DUP_STREAM dup_strm<128u> generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule {SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} {SHA512Digest<64u, 512u>} {sha512Top<512u, 512u>} sha512_verify
INFO-FLOW: Handling components in module [preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.compgen.tcl 
INFO-FLOW: Found component sha512_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [preProcessing] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.compgen.tcl 
INFO-FLOW: Found component sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dup_strm_128u_Pipeline_LOOP_DUP_STREAM] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.compgen.tcl 
INFO-FLOW: Found component sha512_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dup_strm_128u_s] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.compgen.tcl 
INFO-FLOW: Handling components in module [generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.compgen.tcl 
INFO-FLOW: Found component sha512_verify_mux_165_64_1_1.
INFO-FLOW: Append model sha512_verify_mux_165_64_1_1
INFO-FLOW: Found component sha512_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.compgen.tcl 
INFO-FLOW: Found component sha512_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generateMsgSchedule] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.compgen.tcl 
INFO-FLOW: Handling components in module [SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.compgen.tcl 
INFO-FLOW: Found component sha512_verify_mux_807_64_1_1.
INFO-FLOW: Append model sha512_verify_mux_807_64_1_1
INFO-FLOW: Found component sha512_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SHA512Digest_64u_512u_s] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.compgen.tcl 
INFO-FLOW: Handling components in module [sha512Top_512u_512u_s] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.compgen.tcl 
INFO-FLOW: Found component sha512_verify_fifo_w1024_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w1024_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w1_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w1_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w64_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w64_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w6_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w6_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w1_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w1_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w1_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w1_d32_D
INFO-FLOW: Found component sha512_verify_fifo_w64_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w64_d32_D
INFO-FLOW: Found component sha512_verify_start_for_dup_strm_128u_U0.
INFO-FLOW: Append model sha512_verify_start_for_dup_strm_128u_U0
INFO-FLOW: Found component sha512_verify_start_for_generateMsgSchedule_U0.
INFO-FLOW: Append model sha512_verify_start_for_generateMsgSchedule_U0
INFO-FLOW: Found component sha512_verify_start_for_SHA512Digest_64u_512u_U0.
INFO-FLOW: Append model sha512_verify_start_for_SHA512Digest_64u_512u_U0
INFO-FLOW: Handling components in module [sha512_verify] ... 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.compgen.tcl 
INFO-FLOW: Found component sha512_verify_fifo_w583_d32_D.
INFO-FLOW: Append model sha512_verify_fifo_w583_d32_D
INFO-FLOW: Found component sha512_verify_regslice_both.
INFO-FLOW: Append model sha512_verify_regslice_both
INFO-FLOW: Found component sha512_verify_regslice_both.
INFO-FLOW: Append model sha512_verify_regslice_both
INFO-FLOW: Append model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1
INFO-FLOW: Append model preProcessing
INFO-FLOW: Append model dup_strm_128u_Pipeline_LOOP_DUP_STREAM
INFO-FLOW: Append model dup_strm_128u_s
INFO-FLOW: Append model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16
INFO-FLOW: Append model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64
INFO-FLOW: Append model generateMsgSchedule
INFO-FLOW: Append model SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS
INFO-FLOW: Append model SHA512Digest_64u_512u_s
INFO-FLOW: Append model sha512Top_512u_512u_s
INFO-FLOW: Append model sha512_verify
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha512_verify_flow_control_loop_pipe_sequential_init sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W sha512_verify_flow_control_loop_pipe_sequential_init sha512_verify_mux_165_64_1_1 sha512_verify_flow_control_loop_pipe_sequential_init sha512_verify_flow_control_loop_pipe_sequential_init sha512_verify_mux_807_64_1_1 sha512_verify_flow_control_loop_pipe_sequential_init sha512_verify_fifo_w1024_d32_D sha512_verify_fifo_w1_d32_D sha512_verify_fifo_w64_d32_D sha512_verify_fifo_w6_d32_D sha512_verify_fifo_w1_d32_D sha512_verify_fifo_w1_d32_D sha512_verify_fifo_w64_d32_D sha512_verify_start_for_dup_strm_128u_U0 sha512_verify_start_for_generateMsgSchedule_U0 sha512_verify_start_for_SHA512Digest_64u_512u_U0 sha512_verify_fifo_w583_d32_D sha512_verify_regslice_both sha512_verify_regslice_both preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 preProcessing dup_strm_128u_Pipeline_LOOP_DUP_STREAM dup_strm_128u_s generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 generateMsgSchedule SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS SHA512Digest_64u_512u_s sha512Top_512u_512u_s sha512_verify
INFO-FLOW: Generating /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha512_verify_mux_165_64_1_1
INFO-FLOW: To file: write model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha512_verify_mux_807_64_1_1
INFO-FLOW: To file: write model sha512_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha512_verify_fifo_w1024_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w1_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w64_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w6_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w1_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w1_d32_D
INFO-FLOW: To file: write model sha512_verify_fifo_w64_d32_D
INFO-FLOW: To file: write model sha512_verify_start_for_dup_strm_128u_U0
INFO-FLOW: To file: write model sha512_verify_start_for_generateMsgSchedule_U0
INFO-FLOW: To file: write model sha512_verify_start_for_SHA512Digest_64u_512u_U0
INFO-FLOW: To file: write model sha512_verify_fifo_w583_d32_D
INFO-FLOW: To file: write model sha512_verify_regslice_both
INFO-FLOW: To file: write model sha512_verify_regslice_both
INFO-FLOW: To file: write model preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1
INFO-FLOW: To file: write model preProcessing
INFO-FLOW: To file: write model dup_strm_128u_Pipeline_LOOP_DUP_STREAM
INFO-FLOW: To file: write model dup_strm_128u_s
INFO-FLOW: To file: write model generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16
INFO-FLOW: To file: write model generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64
INFO-FLOW: To file: write model generateMsgSchedule
INFO-FLOW: To file: write model SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS
INFO-FLOW: To file: write model SHA512Digest_64u_512u_s
INFO-FLOW: To file: write model sha512Top_512u_512u_s
INFO-FLOW: To file: write model sha512_verify
INFO-FLOW: Generating /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.39 sec.
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.65 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/vhdl' dstVlogDir='/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/vlog' tclDir='/home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db' modelList='sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_mux_165_64_1_1
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_mux_807_64_1_1
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_fifo_w1024_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w64_d32_D
sha512_verify_fifo_w6_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w64_d32_D
sha512_verify_start_for_dup_strm_128u_U0
sha512_verify_start_for_generateMsgSchedule_U0
sha512_verify_start_for_SHA512Digest_64u_512u_U0
sha512_verify_fifo_w583_d32_D
sha512_verify_regslice_both
sha512_verify_regslice_both
preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1
preProcessing
dup_strm_128u_Pipeline_LOOP_DUP_STREAM
dup_strm_128u_s
generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16
generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64
generateMsgSchedule
SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS
SHA512Digest_64u_512u_s
sha512Top_512u_512u_s
sha512_verify
' expOnly='0'
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command       ap_part_info done; 0.17 sec.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Command       ap_source done; 0.19 sec.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_part_info done; 0.11 sec.
Command       ap_source done; 0.16 sec.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.compgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(sha512_verify_fifo_w1024_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(sha512_verify_fifo_w1_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tkeep_strm_U(sha512_verify_fifo_w64_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tid_strm_U(sha512_verify_fifo_w6_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(sha512_verify_fifo_w1_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(sha512_verify_fifo_w1_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(sha512_verify_fifo_w64_d32_D)' using Distributed RAMs.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_128u_U0_U(sha512_verify_start_for_dup_strm_128u_U0)' using Shift Registers.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(sha512_verify_start_for_generateMsgSchedule_U0)' using Shift Registers.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA512Digest_64u_512u_U0_U(sha512_verify_start_for_SHA512Digest_64u_512u_U0)' using Shift Registers.
Command       ap_source done; 1.38 sec.
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output2_U(sha512_verify_fifo_w583_d32_D)' using Distributed RAMs.
Command       ap_source done; 0.15 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.97 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.47 seconds; current allocated memory: 465.523 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha512_verify_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dup_strm_128u_Pipeline_LOOP_DUP_STREAM
INFO-FLOW: No bind nodes found for module_name dup_strm_128u_s
INFO-FLOW: No bind nodes found for module_name generateMsgSchedule
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/kamil/Desktop/DESHA512_01/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_mux_165_64_1_1
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_mux_807_64_1_1
sha512_verify_flow_control_loop_pipe_sequential_init
sha512_verify_fifo_w1024_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w64_d32_D
sha512_verify_fifo_w6_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w1_d32_D
sha512_verify_fifo_w64_d32_D
sha512_verify_start_for_dup_strm_128u_U0
sha512_verify_start_for_generateMsgSchedule_U0
sha512_verify_start_for_SHA512Digest_64u_512u_U0
sha512_verify_fifo_w583_d32_D
sha512_verify_regslice_both
sha512_verify_regslice_both
preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1
preProcessing
dup_strm_128u_Pipeline_LOOP_DUP_STREAM
dup_strm_128u_s
generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16
generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64
generateMsgSchedule
SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS
SHA512Digest_64u_512u_s
sha512Top_512u_512u_s
sha512_verify
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.rtl_wrap.cfg.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/preProcessing.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_Pipeline_LOOP_DUP_STREAM.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/dup_strm_128u_s.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/generateMsgSchedule.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/SHA512Digest_64u_512u_s.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512Top_512u_512u_s.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.tbgen.tcl 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/sha512_verify.constraint.tcl 
Execute       sc_get_clocks sha512_verify 
Execute       source /home/kamil/Desktop/DESHA512_01/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sha512_verify MODULE2INSTS {sha512_verify sha512_verify sha512Top_512u_512u_s grp_sha512Top_512u_512u_s_fu_74 preProcessing preProcessing_U0 preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278 dup_strm_128u_s dup_strm_128u_U0 dup_strm_128u_Pipeline_LOOP_DUP_STREAM grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56 generateMsgSchedule generateMsgSchedule_U0 generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218 SHA512Digest_64u_512u_s SHA512Digest_64u_512u_U0 SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159} INST2MODULE {sha512_verify sha512_verify grp_sha512Top_512u_512u_s_fu_74 sha512Top_512u_512u_s preProcessing_U0 preProcessing grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278 preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 dup_strm_128u_U0 dup_strm_128u_s grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56 dup_strm_128u_Pipeline_LOOP_DUP_STREAM generateMsgSchedule_U0 generateMsgSchedule grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180 generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218 generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 SHA512Digest_64u_512u_U0 SHA512Digest_64u_512u_s grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS} INSTDATA {sha512_verify {DEPTH 1 CHILDREN grp_sha512Top_512u_512u_s_fu_74} grp_sha512Top_512u_512u_s_fu_74 {DEPTH 2 CHILDREN {preProcessing_U0 dup_strm_128u_U0 generateMsgSchedule_U0 SHA512Digest_64u_512u_U0}} preProcessing_U0 {DEPTH 3 CHILDREN grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278} grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278 {DEPTH 4 CHILDREN {}} dup_strm_128u_U0 {DEPTH 3 CHILDREN grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56} grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56 {DEPTH 4 CHILDREN {}} generateMsgSchedule_U0 {DEPTH 3 CHILDREN {grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180 grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218}} grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180 {DEPTH 4 CHILDREN {}} grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218 {DEPTH 4 CHILDREN {}} SHA512Digest_64u_512u_U0 {DEPTH 3 CHILDREN grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159} grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 {DEPTH 4 CHILDREN {}}} MODULEDATA {preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_282_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP LOOP_COPY_TAIL_AND_PAD_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln674_fu_344_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674 VARIABLE sub_ln674 LOOP LOOP_COPY_TAIL_AND_PAD_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln674_1_fu_356_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674 VARIABLE sub_ln674_1 LOOP LOOP_COPY_TAIL_AND_PAD_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln674_2_fu_386_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674 VARIABLE sub_ln674_2 LOOP LOOP_COPY_TAIL_AND_PAD_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} preProcessing {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME inputBuffer_V_U SOURCE SHA512CODE/sha512.cpp:82 VARIABLE inputBuffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_V_1_fu_418_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE len_V_1 LOOP LOOP_PREPROCESSING_MAIN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bufferIndex_V_2_fu_575_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE bufferIndex_V_2 LOOP LOOP_PREPROCESSING_MAIN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_437_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP LOOP_SHA512_GEN_WT16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_565_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_1 LOOP LOOP_SHA1_GEN_WT64 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_577_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP LOOP_SHA1_GEN_WT64 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_494_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP LOOP_SHA1_UPDATE_80_ROUNDS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_V_2_fu_915_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE e_V_2 LOOP LOOP_SHA1_UPDATE_80_ROUNDS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SHA512Digest_64u_512u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_277_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_282_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_3 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_4_fu_287_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_4 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_5_fu_292_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_5 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_6_fu_297_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_6 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_7_fu_302_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_7 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_8_fu_307_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_8 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_9_fu_312_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_9 LOOP LOOP_SHA1_DIGEST_NBLK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha512Top_512u_512u_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME blk_strm_U SOURCE {} VARIABLE blk_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME end_nblk_strm_U SOURCE SHA512CODE/sha512.cpp:775 VARIABLE end_nblk_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME end_nblk_strm1_U SOURCE SHA512CODE/sha512.cpp:778 VARIABLE end_nblk_strm1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME end_nblk_strm2_U SOURCE SHA512CODE/sha512.cpp:781 VARIABLE end_nblk_strm2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME w_strm_U SOURCE SHA512CODE/sha512.cpp:786 VARIABLE w_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME tkeep_strm_U SOURCE SHA512CODE/sha512.cpp:791 VARIABLE tkeep_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME tid_strm_U SOURCE SHA512CODE/sha512.cpp:794 VARIABLE tid_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} sha512_verify {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME output2_fifo_U SOURCE {} VARIABLE output2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} dup_strm_128u_Pipeline_LOOP_DUP_STREAM {AREA {DSP 0 BRAM 0 URAM 0}} dup_strm_128u_s {AREA {DSP 0 BRAM 0 URAM 0}} generateMsgSchedule {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 472.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha512_verify.
INFO: [VLOG 209-307] Generating Verilog RTL for sha512_verify.
Execute       syn_report -model sha512_verify -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 345.02 MHz
Command     autosyn done; 20.89 sec.
Command   csynth_design done; 68.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.9 seconds. CPU system time: 3.1 seconds. Elapsed time: 68.69 seconds; current allocated memory: 246.879 MB.
Command ap_source done; 73.64 sec.
Execute cleanup_all 
