<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>cpu_design_thinpad_sram_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_MEMORY_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_MEMORY_SIZE" spirit:choiceRef="choice_list_ac3b832e">1024</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">23</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_mem</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_MEM.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_MEM.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>thinpad_sram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 06:56:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:032a6757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:032a6757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cpu_design_thinpad_sram_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 06:56:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:032a6757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>thinpad_sram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 06:56:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:04c0c06c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cpu_design_thinpad_sram_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 06:56:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:04c0c06c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 06:57:50 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:032a6757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bidir</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sram_be</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sram_ce</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sram_oe</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">22</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">22</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;))))" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">23</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_WUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_RUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_BUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_165ed04b</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_84011e95</spirit:name>
      <spirit:enumeration>23</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac3b832e</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bcc2/hdl/thinpad_sram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/cpu_design_thinpad_sram_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bcc2/hdl/thinpad_sram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/cpu_design_thinpad_sram_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_sram_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_sram_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_sram_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_sram_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_sram_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_165ed04b" spirit:order="4">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:choiceRef="choice_list_84011e95" spirit:order="5">23</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="11" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="12" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">cpu_design_thinpad_sram_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>thinpad_sram_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29baa503_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ed3af2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53988670_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dce4fca_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485130ef_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d41e24a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da6ba96_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334a46db_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b310a85_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ab28b1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e03e5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f3b7e0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdb4972_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a659a01_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3245283f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af090e1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3270798_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0f1af6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a311a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdcfebd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413e621d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33169188_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4271a4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49790989_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1089bddb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fe57ad_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179b2203_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38812a9c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b8780e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5dd6d1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a8a067_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2036ce_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee6cd03_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58933224_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604358c0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7b1c4b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a4d166_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd1f869_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4573dc02_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b96b1f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592cd8ab_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b547aa5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee86f0d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a09272b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cabae7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78292273_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c80ffd7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19628114_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b50c2ca_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504ce395_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5898d64c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362047a3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe6d67e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63304d5f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248de64a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a3b0d9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73870618_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b334d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487ce75d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8ccee6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aceb6e8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cbac4a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fab806f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580b30c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bf9504_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73294c0d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cca426_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77806863_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1d991a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e47b874_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d94cb03_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5f2614_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c733ee_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bd3353_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f55c517_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b30e55_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473eca4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47158486_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@937a8d6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2620e141_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734b0101_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1551bab1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f55991e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d372ada_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298038d3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afb9e0b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26dcb1e3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a791a51_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5638dcd6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c08a7d1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6a4e5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3318658c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682ac4d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479c0cdb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ea50f5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4567c833_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5e0f6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fb31e0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b81d664_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34803b00_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45217c11_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d898b7b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed6df88_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564e345b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3f048a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c652ec_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1c17ac_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1eb0bd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590cc5d0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aca2b48_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6cf2a1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256d8480_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6423c847_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6ce98b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f68f24_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a81a2c8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b609d97_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f6e959_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4059a522_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6699fd25_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6da152_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74314639_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613cec5b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd8c71_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce943d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20df15d0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263a0252_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea1872b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb71309_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385c6789_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c59b35e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72554a32_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673dfd10_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c51f59_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e87ee7b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb6b062_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6930d382_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecc0e2e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6ca7a5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cdcadd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518c654b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc1e539_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a763ef5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b348a3f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac2b2e4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3b7982_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cde65b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74485ac5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592f7179_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146e9b66_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dc9691_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4812cdb7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47186e6b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea08645_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe76e16_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee1d98c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72552d2d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dfffc1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a35c345_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b1b3bf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4cdfe6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8973d9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e1d92b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c81b8ab_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d230592_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7978cc87_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44412a88_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa83a04_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54565857_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd2398e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3586e68a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18369e61_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f54bf8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf0362_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff8efb9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da0e909_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe76ee_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bd43c0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc8084_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e00aef1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182b908_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116b0b12_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a68a088_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5784ce7b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd1b73c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4c7b73_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af07669_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae9778a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f4f695_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d689f0f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29212c5c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79436ef3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a49c831_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d15ed7e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e74451b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd940e9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2990c1e4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7468dce4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b863731_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57784910_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a982e9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d103877_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1363a24f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc75720_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690bff8d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6c734e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73428335_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ed1ee_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c4714b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1629e090_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1193a0c4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776e4bf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f5c8ca_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c28daa_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2cf02e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cc6d5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70808d56_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eea4097_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2f51da_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9f00ae_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d4dc42_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d08bbb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d0feb2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0814bc_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e6213_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b257a4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8841fa_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b7e492_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a64be4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1f5454_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb28980_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623a9369_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c297f8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6ee10e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138f0e41_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca39183_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132c6d27_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381c9901_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ad267a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c6d127_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e24819_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a91272_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110e9383_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc8d567_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5457278f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4da1cf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d621576_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b1479b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35699fe1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f79708c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e8d00e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e2796b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c1213d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75af382d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79105334_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87740cb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6496ec62_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b27c71e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d412dd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467d67bf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b0abd6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22832676_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d8a165_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f72b413_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8da0a5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfe3d56_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd9c761_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243b7b45_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146357d6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a034093_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366d862a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6073060d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41049771_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12574832_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b8f4b4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68762bca_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdf5c8c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e22d82_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288a572a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5a3084_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dda9f34_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6dec6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152b5541_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b46b00_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210dca65_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d3b699_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdd7b18_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3390390f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387ce099_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2ce7dc_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e101e1a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c18b42b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c191122_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b12a07_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64017f5c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223bc6eb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad8da4a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1e8dac_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330feca7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75db710b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5ee195_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a011b7f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c92830b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e28ac0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c7218c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e312f1f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1196916b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d37116_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d688476_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389e866f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed54095_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0d25f2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2990f7a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9c8586_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164298f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10147c52_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502823c4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8f8774_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70221d2b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b9efed_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b6ee36_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1e65c0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4928be_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514976a5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a098826_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3452e9f3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d81a8c4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdc8383_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be97806_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6d1f4a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6bb06e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd76567_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b37f3c1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95c8e6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd0fd42_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c01be35_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376cefcb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424a3698_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317a8cad_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e8b5e2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608a99f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a765ce_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd9ed21_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d44d210_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9ccaa6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37de7f74_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290baccf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5a8173_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e3607a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7303bd88_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75385def_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7364a551_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c60691c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0124d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32911e16_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ac091a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b043998_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5cc19c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653a671b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c58ea9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3e4d5a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433caf88_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d989000_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bd1f13_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649159f6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f25fcae_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197038a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b7b07a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4561911e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe1436_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cec6841_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf11f2c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14646344_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374be912_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a721e21_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185087_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735a7023_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c0a48_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700f9985_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b129f82_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d08d89b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4b4815_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516bc5a6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624ed68b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6836e1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a1dcf9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27df114c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4612d3dc_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4a8a1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a7f81c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd374bb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d9462c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2697ecee_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277b868c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3bdce6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ff0872_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30327ae0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b0a580_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750dc2ed_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afdf2a2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1abc42_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5457579c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d9299_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433d3aa3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7471b04a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5691d280_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502e0449_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b1c1ff_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ec21d1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3678937a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f057c7b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d773cdb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2307e868_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba52ccb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ac716_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e119198_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d213086_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc43708_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c46c60_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209ec607_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383361f9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535219ce_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d7a34_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c9db5c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ae548b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e43cd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed75b4d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da46070_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a0d49f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eecf11d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f53336_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f88208_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a42dcbf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abb794a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741b0d24_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e0aa25_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c23410_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d97cbd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171d4afa_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b0a58d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6698bc4f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ae92ff_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_ID_WIDTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH" xilinx:valueSource="propagated"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bf8e0c69"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="6d4dae05"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="39e73b69"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="785c4c30"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="16c34a70"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6e205475"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
