============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  12:23:53 pm
  Module:                 mux_b_t_s
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5505 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (F) inputs[2][0]
          Clock: (R) aclk
       Endpoint: (F) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      95                  
             Slack:=    5505                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_12_1 
  output_delay             2000            chip.sdc_line_8_35_1 

#------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2][0]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g543__7098/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    35    14    2014    (-,-) 
  mux_output/g531__5107/Y -       C->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    36    26    2039    (-,-) 
  g81__6783/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    54    2093    (-,-) 
  y[0]                    -       -     F     (port)                     -    -     -     1    2095    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 2: MET (5505 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (F) inputs[2][1]
          Clock: (R) aclk
       Endpoint: (F) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      95                  
             Slack:=    5505                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_11_1 
  output_delay             2000            chip.sdc_line_8_34_1 

#------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2][1]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g534__8428/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    35    14    2014    (-,-) 
  mux_output/g532__6260/Y -       C->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    36    26    2039    (-,-) 
  g82__3680/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    54    2093    (-,-) 
  y[1]                    -       -     F     (port)                     -    -     -     1    2095    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 3: MET (5505 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (F) inputs[4][3]
          Clock: (R) aclk
       Endpoint: (F) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      95                  
             Slack:=    5505                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_17_1 
  output_delay             2000            chip.sdc_line_8      

#------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[4][3]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g546__5115/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    35    14    2014    (-,-) 
  mux_output/g530__2398/Y -       C->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    36    26    2039    (-,-) 
  g79__8428/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    54    2093    (-,-) 
  y[3]                    -       -     F     (port)                     -    -     -     1    2095    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 4: MET (5505 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (F) inputs[2][2]
          Clock: (R) aclk
       Endpoint: (F) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      95                  
             Slack:=    5505                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_10_1 
  output_delay             2000            chip.sdc_line_8_33_1 

#------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2][2]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g539__2802/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    35    14    2014    (-,-) 
  mux_output/g533__4319/Y -       B->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    36    26    2039    (-,-) 
  g80__5526/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    54    2093    (-,-) 
  y[2]                    -       -     F     (port)                     -    -     -     1    2095    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 5: MET (7521 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      80                  
             Slack:=    7521                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                     6  4.4     0     0    2000    (-,-) 
  g87__8246/Y      -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.6    38    20    2020    (-,-) 
  g85__1705/Y      -       B->Y  R     NAND2xp5_ASAP7_75t_R          2  2.1    38    30    2049    (-,-) 
  g83__1617/Y      -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.9    29    31    2080    (-,-) 
  counter_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2080    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (7531 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      70                  
             Slack:=    7531                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     F     (arrival)                     6  4.3     0     0    2000    (-,-) 
  g87__8246/Y      -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.6    46    23    2023    (-,-) 
  g85__1705/Y      -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  2.0    35    28    2051    (-,-) 
  g84__2802/Y      -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    28    18    2070    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2070    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (7579 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      22                  
             Slack:=    7579                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                     6  4.4     0     0    2000    (-,-) 
  g86__5122/Y      -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.9    31    22    2022    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2022    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

