
Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c78  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08007e60  08007e60  00017e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008200  08008200  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008200  08008200  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008200  08008200  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008200  08008200  00018200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008204  08008204  00018204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008208  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  200001dc  080083e4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  080083e4  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095fe  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a2f  00000000  00000000  00029803  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000830  00000000  00000000  0002b238  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000758  00000000  00000000  0002ba68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016fa6  00000000  00000000  0002c1c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007aa3  00000000  00000000  00043166  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f1af  00000000  00000000  0004ac09  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c9db8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003300  00000000  00000000  000c9e34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	08007e48 	.word	0x08007e48

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	08007e48 	.word	0x08007e48

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000d00:	d1ed      	bne.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
    //ÂÖ∑‰ΩìÂì™‰∏™‰∏≤Âè£ÂèØ‰ª•Êõ¥Êîπhuart1‰∏∫ÂÖ∂ÂÆÉ‰∏≤Âè?

    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1 , 0xffff);
 8000e64:	1d39      	adds	r1, r7, #4
 8000e66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <__io_putchar+0x20>)
 8000e6e:	f002 f9c0 	bl	80031f2 <HAL_UART_Transmit>
    return ch;
 8000e72:	687b      	ldr	r3, [r7, #4]

}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000234 	.word	0x20000234

08000e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e86:	f000 fb4b 	bl	8001520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e8a:	f000 f87f 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8e:	f000 f943 	bl	8001118 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e92:	f000 f8d9 	bl	8001048 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000e96:	f000 f915 	bl	80010c4 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	  HAL_ADC_Start(&hadc1);//ËΩÆËØ¢Ê®°Âºè
 8000e9a:	4837      	ldr	r0, [pc, #220]	; (8000f78 <main+0xf8>)
 8000e9c:	f000 fcae 	bl	80017fc <HAL_ADC_Start>

	  	  HAL_ADC_PollForConversion(&hadc1, 50);
 8000ea0:	2132      	movs	r1, #50	; 0x32
 8000ea2:	4835      	ldr	r0, [pc, #212]	; (8000f78 <main+0xf8>)
 8000ea4:	f000 fd58 	bl	8001958 <HAL_ADC_PollForConversion>

	  	  if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_REG_EOC))
 8000ea8:	4833      	ldr	r0, [pc, #204]	; (8000f78 <main+0xf8>)
 8000eaa:	f000 ff53 	bl	8001d54 <HAL_ADC_GetState>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d031      	beq.n	8000f1c <main+0x9c>
	  	  {
	  		  AdcConvertedValue = HAL_ADC_GetValue(&hadc1);
 8000eb8:	482f      	ldr	r0, [pc, #188]	; (8000f78 <main+0xf8>)
 8000eba:	f000 fe47 	bl	8001b4c <HAL_ADC_GetValue>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	  		  AdcConvertedVotage = (float) AdcConvertedValue*3.3/4096;
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff71 	bl	8000dac <__aeabi_ui2f>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff fb17 	bl	8000500 <__aeabi_f2d>
 8000ed2:	a327      	add	r3, pc, #156	; (adr r3, 8000f70 <main+0xf0>)
 8000ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed8:	f7ff fb6a 	bl	80005b0 <__aeabi_dmul>
 8000edc:	4603      	mov	r3, r0
 8000ede:	460c      	mov	r4, r1
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	4621      	mov	r1, r4
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <main+0xfc>)
 8000eea:	f7ff fc8b 	bl	8000804 <__aeabi_ddiv>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	460c      	mov	r4, r1
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	4621      	mov	r1, r4
 8000ef6:	f7ff fe53 	bl	8000ba0 <__aeabi_d2f>
 8000efa:	4603      	mov	r3, r0
 8000efc:	603b      	str	r3, [r7, #0]
	  		  printf("ADC Value : %d \r\n", AdcConvertedValue);
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	4619      	mov	r1, r3
 8000f02:	481f      	ldr	r0, [pc, #124]	; (8000f80 <main+0x100>)
 8000f04:	f003 fbf0 	bl	80046e8 <iprintf>
	  		  printf("ADC Conversion voltage value : %.2f V \r\n", AdcConvertedVotage);
 8000f08:	6838      	ldr	r0, [r7, #0]
 8000f0a:	f7ff faf9 	bl	8000500 <__aeabi_f2d>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	460c      	mov	r4, r1
 8000f12:	461a      	mov	r2, r3
 8000f14:	4623      	mov	r3, r4
 8000f16:	481b      	ldr	r0, [pc, #108]	; (8000f84 <main+0x104>)
 8000f18:	f003 fbe6 	bl	80046e8 <iprintf>
	  	  }
	  	  HAL_Delay(1000);
 8000f1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f20:	f000 fb60 	bl	80015e4 <HAL_Delay>

	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8000f24:	2101      	movs	r1, #1
 8000f26:	4818      	ldr	r0, [pc, #96]	; (8000f88 <main+0x108>)
 8000f28:	f001 fb44 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_5);
 8000f2c:	2120      	movs	r1, #32
 8000f2e:	4816      	ldr	r0, [pc, #88]	; (8000f88 <main+0x108>)
 8000f30:	f001 fb40 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_Delay(1000);
 8000f34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f38:	f000 fb54 	bl	80015e4 <HAL_Delay>
	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8000f3c:	2102      	movs	r1, #2
 8000f3e:	4812      	ldr	r0, [pc, #72]	; (8000f88 <main+0x108>)
 8000f40:	f001 fb38 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8000f44:	2101      	movs	r1, #1
 8000f46:	4810      	ldr	r0, [pc, #64]	; (8000f88 <main+0x108>)
 8000f48:	f001 fb34 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_Delay(1000);
 8000f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f50:	f000 fb48 	bl	80015e4 <HAL_Delay>
	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_5);
 8000f54:	2120      	movs	r1, #32
 8000f56:	480c      	ldr	r0, [pc, #48]	; (8000f88 <main+0x108>)
 8000f58:	f001 fb2c 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	480a      	ldr	r0, [pc, #40]	; (8000f88 <main+0x108>)
 8000f60:	f001 fb28 	bl	80025b4 <HAL_GPIO_TogglePin>
	  	  HAL_Delay(1000);
 8000f64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f68:	f000 fb3c 	bl	80015e4 <HAL_Delay>
	  	  HAL_ADC_Start(&hadc1);//ËΩÆËØ¢Ê®°Âºè
 8000f6c:	e795      	b.n	8000e9a <main+0x1a>
 8000f6e:	bf00      	nop
 8000f70:	66666666 	.word	0x66666666
 8000f74:	400a6666 	.word	0x400a6666
 8000f78:	20000204 	.word	0x20000204
 8000f7c:	40b00000 	.word	0x40b00000
 8000f80:	08007e60 	.word	0x08007e60
 8000f84:	08007e74 	.word	0x08007e74
 8000f88:	40010c00 	.word	0x40010c00

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b096      	sub	sp, #88	; 0x58
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f96:	2228      	movs	r2, #40	; 0x28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fd6c 	bl	8003a78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	f107 031c 	add.w	r3, r7, #28
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	611a      	str	r2, [r3, #16]
 8000fbe:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fc8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fda:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fdc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fe0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f001 fafc 	bl	80025e4 <HAL_RCC_OscConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000ff2:	f000 f8cf 	bl	8001194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001002:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001006:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	2102      	movs	r1, #2
 8001012:	4618      	mov	r0, r3
 8001014:	f001 fd66 	bl	8002ae4 <HAL_RCC_ClockConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800101e:	f000 f8b9 	bl	8001194 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001022:	2302      	movs	r3, #2
 8001024:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800102a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	4618      	mov	r0, r3
 8001030:	f001 fef4 	bl	8002e1c <HAL_RCCEx_PeriphCLKConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800103a:	f000 f8ab 	bl	8001194 <Error_Handler>
  }
}
 800103e:	bf00      	nop
 8001040:	3758      	adds	r7, #88	; 0x58
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001058:	4b18      	ldr	r3, [pc, #96]	; (80010bc <MX_ADC1_Init+0x74>)
 800105a:	4a19      	ldr	r2, [pc, #100]	; (80010c0 <MX_ADC1_Init+0x78>)
 800105c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800105e:	4b17      	ldr	r3, [pc, #92]	; (80010bc <MX_ADC1_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <MX_ADC1_Init+0x74>)
 8001066:	2201      	movs	r2, #1
 8001068:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800106a:	4b14      	ldr	r3, [pc, #80]	; (80010bc <MX_ADC1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <MX_ADC1_Init+0x74>)
 8001072:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001076:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001078:	4b10      	ldr	r3, [pc, #64]	; (80010bc <MX_ADC1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800107e:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <MX_ADC1_Init+0x74>)
 8001080:	2201      	movs	r2, #1
 8001082:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001084:	480d      	ldr	r0, [pc, #52]	; (80010bc <MX_ADC1_Init+0x74>)
 8001086:	f000 facf 	bl	8001628 <HAL_ADC_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001090:	f000 f880 	bl	8001194 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001094:	2302      	movs	r3, #2
 8001096:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001098:	2301      	movs	r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	4619      	mov	r1, r3
 80010a4:	4805      	ldr	r0, [pc, #20]	; (80010bc <MX_ADC1_Init+0x74>)
 80010a6:	f000 fd5d 	bl	8001b64 <HAL_ADC_ConfigChannel>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80010b0:	f000 f870 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000204 	.word	0x20000204
 80010c0:	40012400 	.word	0x40012400

080010c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010ca:	4a12      	ldr	r2, [pc, #72]	; (8001114 <MX_USART1_UART_Init+0x50>)
 80010cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010ea:	220c      	movs	r2, #12
 80010ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ee:	4b08      	ldr	r3, [pc, #32]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f4:	4b06      	ldr	r3, [pc, #24]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010fa:	4805      	ldr	r0, [pc, #20]	; (8001110 <MX_USART1_UART_Init+0x4c>)
 80010fc:	f002 f82c 	bl	8003158 <HAL_UART_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001106:	f000 f845 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000234 	.word	0x20000234
 8001114:	40013800 	.word	0x40013800

08001118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_GPIO_Init+0x74>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	4a16      	ldr	r2, [pc, #88]	; (800118c <MX_GPIO_Init+0x74>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	6193      	str	r3, [r2, #24]
 8001138:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_GPIO_Init+0x74>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_GPIO_Init+0x74>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	4a10      	ldr	r2, [pc, #64]	; (800118c <MX_GPIO_Init+0x74>)
 800114a:	f043 0308 	orr.w	r3, r3, #8
 800114e:	6193      	str	r3, [r2, #24]
 8001150:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_GPIO_Init+0x74>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	f003 0308 	and.w	r3, r3, #8
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_RESET);
 800115c:	2200      	movs	r2, #0
 800115e:	2123      	movs	r1, #35	; 0x23
 8001160:	480b      	ldr	r0, [pc, #44]	; (8001190 <MX_GPIO_Init+0x78>)
 8001162:	f001 fa0f 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8001166:	2323      	movs	r3, #35	; 0x23
 8001168:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2302      	movs	r3, #2
 8001174:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001176:	f107 0308 	add.w	r3, r7, #8
 800117a:	4619      	mov	r1, r3
 800117c:	4804      	ldr	r0, [pc, #16]	; (8001190 <MX_GPIO_Init+0x78>)
 800117e:	f001 f897 	bl	80022b0 <HAL_GPIO_Init>

}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
 8001190:	40010c00 	.word	0x40010c00

08001194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <HAL_MspInit+0x5c>)
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	4a14      	ldr	r2, [pc, #80]	; (80011fc <HAL_MspInit+0x5c>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6193      	str	r3, [r2, #24]
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_MspInit+0x5c>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <HAL_MspInit+0x5c>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	4a0e      	ldr	r2, [pc, #56]	; (80011fc <HAL_MspInit+0x5c>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c8:	61d3      	str	r3, [r2, #28]
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <HAL_MspInit+0x5c>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <HAL_MspInit+0x60>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	4a04      	ldr	r2, [pc, #16]	; (8001200 <HAL_MspInit+0x60>)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f2:	bf00      	nop
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr
 80011fc:	40021000 	.word	0x40021000
 8001200:	40010000 	.word	0x40010000

08001204 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a14      	ldr	r2, [pc, #80]	; (8001270 <HAL_ADC_MspInit+0x6c>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d121      	bne.n	8001268 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <HAL_ADC_MspInit+0x70>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a12      	ldr	r2, [pc, #72]	; (8001274 <HAL_ADC_MspInit+0x70>)
 800122a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b10      	ldr	r3, [pc, #64]	; (8001274 <HAL_ADC_MspInit+0x70>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <HAL_ADC_MspInit+0x70>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <HAL_ADC_MspInit+0x70>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <HAL_ADC_MspInit+0x70>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001254:	2304      	movs	r3, #4
 8001256:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001258:	2303      	movs	r3, #3
 800125a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	4619      	mov	r1, r3
 8001262:	4805      	ldr	r0, [pc, #20]	; (8001278 <HAL_ADC_MspInit+0x74>)
 8001264:	f001 f824 	bl	80022b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001268:	bf00      	nop
 800126a:	3720      	adds	r7, #32
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40012400 	.word	0x40012400
 8001274:	40021000 	.word	0x40021000
 8001278:	40010800 	.word	0x40010800

0800127c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b088      	sub	sp, #32
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a20      	ldr	r2, [pc, #128]	; (8001318 <HAL_UART_MspInit+0x9c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d139      	bne.n	8001310 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <HAL_UART_MspInit+0xa0>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	4a1e      	ldr	r2, [pc, #120]	; (800131c <HAL_UART_MspInit+0xa0>)
 80012a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	4b1c      	ldr	r3, [pc, #112]	; (800131c <HAL_UART_MspInit+0xa0>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b4:	4b19      	ldr	r3, [pc, #100]	; (800131c <HAL_UART_MspInit+0xa0>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	4a18      	ldr	r2, [pc, #96]	; (800131c <HAL_UART_MspInit+0xa0>)
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	6193      	str	r3, [r2, #24]
 80012c0:	4b16      	ldr	r3, [pc, #88]	; (800131c <HAL_UART_MspInit+0xa0>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	4619      	mov	r1, r3
 80012e0:	480f      	ldr	r0, [pc, #60]	; (8001320 <HAL_UART_MspInit+0xa4>)
 80012e2:	f000 ffe5 	bl	80022b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	4619      	mov	r1, r3
 80012fa:	4809      	ldr	r0, [pc, #36]	; (8001320 <HAL_UART_MspInit+0xa4>)
 80012fc:	f000 ffd8 	bl	80022b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	2025      	movs	r0, #37	; 0x25
 8001306:	f000 fe94 	bl	8002032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800130a:	2025      	movs	r0, #37	; 0x25
 800130c:	f000 fead 	bl	800206a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001310:	bf00      	nop
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40013800 	.word	0x40013800
 800131c:	40021000 	.word	0x40021000
 8001320:	40010800 	.word	0x40010800

08001324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr

08001330 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <HardFault_Handler+0x4>

08001336 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <MemManage_Handler+0x4>

0800133c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <BusFault_Handler+0x4>

08001342 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <UsageFault_Handler+0x4>

08001348 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 f91c 	bl	80015ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <USART1_IRQHandler+0x10>)
 800137e:	f001 ffd1 	bl	8003324 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000234 	.word	0x20000234

0800138c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	e00a      	b.n	80013b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800139e:	f3af 8000 	nop.w
 80013a2:	4601      	mov	r1, r0
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	1c5a      	adds	r2, r3, #1
 80013a8:	60ba      	str	r2, [r7, #8]
 80013aa:	b2ca      	uxtb	r2, r1
 80013ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	3301      	adds	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	dbf0      	blt.n	800139e <_read+0x12>
	}

return len;
 80013bc:	687b      	ldr	r3, [r7, #4]
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <_write>:

int _write(int file, char *ptr, int len)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b086      	sub	sp, #24
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	60f8      	str	r0, [r7, #12]
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e009      	b.n	80013ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	1c5a      	adds	r2, r3, #1
 80013dc:	60ba      	str	r2, [r7, #8]
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fd3b 	bl	8000e5c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3301      	adds	r3, #1
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dbf1      	blt.n	80013d8 <_write+0x12>
	}
	return len;
 80013f4:	687b      	ldr	r3, [r7, #4]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <_sbrk+0x50>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d102      	bne.n	8001416 <_sbrk+0x16>
		heap_end = &end;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <_sbrk+0x50>)
 8001412:	4a10      	ldr	r2, [pc, #64]	; (8001454 <_sbrk+0x54>)
 8001414:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <_sbrk+0x50>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <_sbrk+0x50>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4413      	add	r3, r2
 8001424:	466a      	mov	r2, sp
 8001426:	4293      	cmp	r3, r2
 8001428:	d907      	bls.n	800143a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800142a:	f002 fafb 	bl	8003a24 <__errno>
 800142e:	4602      	mov	r2, r0
 8001430:	230c      	movs	r3, #12
 8001432:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	e006      	b.n	8001448 <_sbrk+0x48>
	}

	heap_end += incr;
 800143a:	4b05      	ldr	r3, [pc, #20]	; (8001450 <_sbrk+0x50>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	4a03      	ldr	r2, [pc, #12]	; (8001450 <_sbrk+0x50>)
 8001444:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001446:	68fb      	ldr	r3, [r7, #12]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200001f8 	.word	0x200001f8
 8001454:	20000280 	.word	0x20000280

08001458 <_close>:

int _close(int file)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	return -1;
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147e:	605a      	str	r2, [r3, #4]
	return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <_isatty>:

int _isatty(int file)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	return 1;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80014bc:	4b15      	ldr	r3, [pc, #84]	; (8001514 <SystemInit+0x5c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a14      	ldr	r2, [pc, #80]	; (8001514 <SystemInit+0x5c>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <SystemInit+0x5c>)
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	4911      	ldr	r1, [pc, #68]	; (8001514 <SystemInit+0x5c>)
 80014ce:	4b12      	ldr	r3, [pc, #72]	; (8001518 <SystemInit+0x60>)
 80014d0:	4013      	ands	r3, r2
 80014d2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <SystemInit+0x5c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <SystemInit+0x5c>)
 80014da:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014e4:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <SystemInit+0x5c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a0a      	ldr	r2, [pc, #40]	; (8001514 <SystemInit+0x5c>)
 80014ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ee:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80014f0:	4b08      	ldr	r3, [pc, #32]	; (8001514 <SystemInit+0x5c>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	4a07      	ldr	r2, [pc, #28]	; (8001514 <SystemInit+0x5c>)
 80014f6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80014fa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <SystemInit+0x5c>)
 80014fe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001502:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001504:	4b05      	ldr	r3, [pc, #20]	; (800151c <SystemInit+0x64>)
 8001506:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800150a:	609a      	str	r2, [r3, #8]
#endif 
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	40021000 	.word	0x40021000
 8001518:	f8ff0000 	.word	0xf8ff0000
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <HAL_Init+0x28>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a07      	ldr	r2, [pc, #28]	; (8001548 <HAL_Init+0x28>)
 800152a:	f043 0310 	orr.w	r3, r3, #16
 800152e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001530:	2003      	movs	r0, #3
 8001532:	f000 fd73 	bl	800201c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001536:	2000      	movs	r0, #0
 8001538:	f000 f808 	bl	800154c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800153c:	f7ff fe30 	bl	80011a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40022000 	.word	0x40022000

0800154c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_InitTick+0x54>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <HAL_InitTick+0x58>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001562:	fbb3 f3f1 	udiv	r3, r3, r1
 8001566:	fbb2 f3f3 	udiv	r3, r2, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fd8b 	bl	8002086 <HAL_SYSTICK_Config>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e00e      	b.n	8001598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b0f      	cmp	r3, #15
 800157e:	d80a      	bhi.n	8001596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001580:	2200      	movs	r2, #0
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	f04f 30ff 	mov.w	r0, #4294967295
 8001588:	f000 fd53 	bl	8002032 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800158c:	4a06      	ldr	r2, [pc, #24]	; (80015a8 <HAL_InitTick+0x5c>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001592:	2300      	movs	r3, #0
 8001594:	e000      	b.n	8001598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000008 	.word	0x20000008
 80015a8:	20000004 	.word	0x20000004

080015ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <HAL_IncTick+0x1c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	461a      	mov	r2, r3
 80015b6:	4b05      	ldr	r3, [pc, #20]	; (80015cc <HAL_IncTick+0x20>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4413      	add	r3, r2
 80015bc:	4a03      	ldr	r2, [pc, #12]	; (80015cc <HAL_IncTick+0x20>)
 80015be:	6013      	str	r3, [r2, #0]
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	20000008 	.word	0x20000008
 80015cc:	20000274 	.word	0x20000274

080015d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  return uwTick;
 80015d4:	4b02      	ldr	r3, [pc, #8]	; (80015e0 <HAL_GetTick+0x10>)
 80015d6:	681b      	ldr	r3, [r3, #0]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	20000274 	.word	0x20000274

080015e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015ec:	f7ff fff0 	bl	80015d0 <HAL_GetTick>
 80015f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015fc:	d005      	beq.n	800160a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <HAL_Delay+0x40>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4413      	add	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800160a:	bf00      	nop
 800160c:	f7ff ffe0 	bl	80015d0 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	429a      	cmp	r2, r3
 800161a:	d8f7      	bhi.n	800160c <HAL_Delay+0x28>
  {
  }
}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000008 	.word	0x20000008

08001628 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e0ce      	b.n	80017e8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001654:	2b00      	cmp	r3, #0
 8001656:	d109      	bne.n	800166c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fdcc 	bl	8001204 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 fbcf 	bl	8001e10 <ADC_ConversionStop_Disable>
 8001672:	4603      	mov	r3, r0
 8001674:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 80a9 	bne.w	80017d6 <HAL_ADC_Init+0x1ae>
 8001684:	7dfb      	ldrb	r3, [r7, #23]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 80a5 	bne.w	80017d6 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001694:	f023 0302 	bic.w	r3, r3, #2
 8001698:	f043 0202 	orr.w	r2, r3, #2
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4951      	ldr	r1, [pc, #324]	; (80017f0 <HAL_ADC_Init+0x1c8>)
 80016aa:	428b      	cmp	r3, r1
 80016ac:	d10a      	bne.n	80016c4 <HAL_ADC_Init+0x9c>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80016b6:	d002      	beq.n	80016be <HAL_ADC_Init+0x96>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	e004      	b.n	80016c8 <HAL_ADC_Init+0xa0>
 80016be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80016c2:	e001      	b.n	80016c8 <HAL_ADC_Init+0xa0>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016c8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	7b1b      	ldrb	r3, [r3, #12]
 80016ce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016d0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016e0:	d003      	beq.n	80016ea <HAL_ADC_Init+0xc2>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d102      	bne.n	80016f0 <HAL_ADC_Init+0xc8>
 80016ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016ee:	e000      	b.n	80016f2 <HAL_ADC_Init+0xca>
 80016f0:	2300      	movs	r3, #0
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7d1b      	ldrb	r3, [r3, #20]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d119      	bne.n	8001734 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	7b1b      	ldrb	r3, [r3, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d109      	bne.n	800171c <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	3b01      	subs	r3, #1
 800170e:	035a      	lsls	r2, r3, #13
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	4313      	orrs	r3, r2
 8001714:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	e00b      	b.n	8001734 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001720:	f043 0220 	orr.w	r2, r3, #32
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172c:	f043 0201 	orr.w	r2, r3, #1
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	430a      	orrs	r2, r1
 8001746:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	4b29      	ldr	r3, [pc, #164]	; (80017f4 <HAL_ADC_Init+0x1cc>)
 8001750:	4013      	ands	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	68b9      	ldr	r1, [r7, #8]
 8001758:	430b      	orrs	r3, r1
 800175a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001764:	d003      	beq.n	800176e <HAL_ADC_Init+0x146>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d104      	bne.n	8001778 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	3b01      	subs	r3, #1
 8001774:	051b      	lsls	r3, r3, #20
 8001776:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	430a      	orrs	r2, r1
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_ADC_Init+0x1d0>)
 8001794:	4013      	ands	r3, r2
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	429a      	cmp	r2, r3
 800179a:	d10b      	bne.n	80017b4 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a6:	f023 0303 	bic.w	r3, r3, #3
 80017aa:	f043 0201 	orr.w	r2, r3, #1
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017b2:	e018      	b.n	80017e6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	f023 0312 	bic.w	r3, r3, #18
 80017bc:	f043 0210 	orr.w	r2, r3, #16
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c8:	f043 0201 	orr.w	r2, r3, #1
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017d4:	e007      	b.n	80017e6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017da:	f043 0210 	orr.w	r2, r3, #16
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3718      	adds	r7, #24
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40013c00 	.word	0x40013c00
 80017f4:	ffe1f7fd 	.word	0xffe1f7fd
 80017f8:	ff1f0efe 	.word	0xff1f0efe

080017fc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800180e:	2b01      	cmp	r3, #1
 8001810:	d101      	bne.n	8001816 <HAL_ADC_Start+0x1a>
 8001812:	2302      	movs	r3, #2
 8001814:	e098      	b.n	8001948 <HAL_ADC_Start+0x14c>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 faa4 	bl	8001d6c <ADC_Enable>
 8001824:	4603      	mov	r3, r0
 8001826:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f040 8087 	bne.w	800193e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a41      	ldr	r2, [pc, #260]	; (8001950 <HAL_ADC_Start+0x154>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d105      	bne.n	800185a <HAL_ADC_Start+0x5e>
 800184e:	4b41      	ldr	r3, [pc, #260]	; (8001954 <HAL_ADC_Start+0x158>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d115      	bne.n	8001886 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001870:	2b00      	cmp	r3, #0
 8001872:	d026      	beq.n	80018c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001878:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800187c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001884:	e01d      	b.n	80018c2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a2f      	ldr	r2, [pc, #188]	; (8001954 <HAL_ADC_Start+0x158>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d004      	beq.n	80018a6 <HAL_ADC_Start+0xaa>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a2b      	ldr	r2, [pc, #172]	; (8001950 <HAL_ADC_Start+0x154>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d10d      	bne.n	80018c2 <HAL_ADC_Start+0xc6>
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_ADC_Start+0x158>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d007      	beq.n	80018c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d006      	beq.n	80018dc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d2:	f023 0206 	bic.w	r2, r3, #6
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018da:	e002      	b.n	80018e2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f06f 0202 	mvn.w	r2, #2
 80018f2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018fe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001902:	d113      	bne.n	800192c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001908:	4a11      	ldr	r2, [pc, #68]	; (8001950 <HAL_ADC_Start+0x154>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d105      	bne.n	800191a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <HAL_ADC_Start+0x158>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001916:	2b00      	cmp	r3, #0
 8001918:	d108      	bne.n	800192c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	e00c      	b.n	8001946 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689a      	ldr	r2, [r3, #8]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	e003      	b.n	8001946 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001946:	7bfb      	ldrb	r3, [r7, #15]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40012800 	.word	0x40012800
 8001954:	40012400 	.word	0x40012400

08001958 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b087      	sub	sp, #28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800196a:	2300      	movs	r3, #0
 800196c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800196e:	f7ff fe2f 	bl	80015d0 <HAL_GetTick>
 8001972:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197e:	2b00      	cmp	r3, #0
 8001980:	d00b      	beq.n	800199a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001986:	f043 0220 	orr.w	r2, r3, #32
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e0c8      	b.n	8001b2c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d12a      	bne.n	80019fe <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d123      	bne.n	80019fe <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019b6:	e01a      	b.n	80019ee <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019be:	d016      	beq.n	80019ee <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d007      	beq.n	80019d6 <HAL_ADC_PollForConversion+0x7e>
 80019c6:	f7ff fe03 	bl	80015d0 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d20b      	bcs.n	80019ee <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019da:	f043 0204 	orr.w	r2, r3, #4
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e09e      	b.n	8001b2c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0dd      	beq.n	80019b8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019fc:	e06c      	b.n	8001ad8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80019fe:	4b4d      	ldr	r3, [pc, #308]	; (8001b34 <HAL_ADC_PollForConversion+0x1dc>)
 8001a00:	681c      	ldr	r4, [r3, #0]
 8001a02:	2002      	movs	r0, #2
 8001a04:	f001 fac0 	bl	8002f88 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	6919      	ldr	r1, [r3, #16]
 8001a14:	4b48      	ldr	r3, [pc, #288]	; (8001b38 <HAL_ADC_PollForConversion+0x1e0>)
 8001a16:	400b      	ands	r3, r1
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d118      	bne.n	8001a4e <HAL_ADC_PollForConversion+0xf6>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68d9      	ldr	r1, [r3, #12]
 8001a22:	4b46      	ldr	r3, [pc, #280]	; (8001b3c <HAL_ADC_PollForConversion+0x1e4>)
 8001a24:	400b      	ands	r3, r1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d111      	bne.n	8001a4e <HAL_ADC_PollForConversion+0xf6>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6919      	ldr	r1, [r3, #16]
 8001a30:	4b43      	ldr	r3, [pc, #268]	; (8001b40 <HAL_ADC_PollForConversion+0x1e8>)
 8001a32:	400b      	ands	r3, r1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d108      	bne.n	8001a4a <HAL_ADC_PollForConversion+0xf2>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	68d9      	ldr	r1, [r3, #12]
 8001a3e:	4b41      	ldr	r3, [pc, #260]	; (8001b44 <HAL_ADC_PollForConversion+0x1ec>)
 8001a40:	400b      	ands	r3, r1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_PollForConversion+0xf2>
 8001a46:	2314      	movs	r3, #20
 8001a48:	e020      	b.n	8001a8c <HAL_ADC_PollForConversion+0x134>
 8001a4a:	2329      	movs	r3, #41	; 0x29
 8001a4c:	e01e      	b.n	8001a8c <HAL_ADC_PollForConversion+0x134>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6919      	ldr	r1, [r3, #16]
 8001a54:	4b3a      	ldr	r3, [pc, #232]	; (8001b40 <HAL_ADC_PollForConversion+0x1e8>)
 8001a56:	400b      	ands	r3, r1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d106      	bne.n	8001a6a <HAL_ADC_PollForConversion+0x112>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68d9      	ldr	r1, [r3, #12]
 8001a62:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <HAL_ADC_PollForConversion+0x1ec>)
 8001a64:	400b      	ands	r3, r1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00d      	beq.n	8001a86 <HAL_ADC_PollForConversion+0x12e>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6919      	ldr	r1, [r3, #16]
 8001a70:	4b35      	ldr	r3, [pc, #212]	; (8001b48 <HAL_ADC_PollForConversion+0x1f0>)
 8001a72:	400b      	ands	r3, r1
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d108      	bne.n	8001a8a <HAL_ADC_PollForConversion+0x132>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	68d9      	ldr	r1, [r3, #12]
 8001a7e:	4b32      	ldr	r3, [pc, #200]	; (8001b48 <HAL_ADC_PollForConversion+0x1f0>)
 8001a80:	400b      	ands	r3, r1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_ADC_PollForConversion+0x132>
 8001a86:	2354      	movs	r3, #84	; 0x54
 8001a88:	e000      	b.n	8001a8c <HAL_ADC_PollForConversion+0x134>
 8001a8a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a8c:	fb02 f303 	mul.w	r3, r2, r3
 8001a90:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a92:	e01d      	b.n	8001ad0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9a:	d016      	beq.n	8001aca <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d007      	beq.n	8001ab2 <HAL_ADC_PollForConversion+0x15a>
 8001aa2:	f7ff fd95 	bl	80015d0 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d20b      	bcs.n	8001aca <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab6:	f043 0204 	orr.w	r2, r3, #4
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e030      	b.n	8001b2c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	3301      	adds	r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d8dd      	bhi.n	8001a94 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f06f 0212 	mvn.w	r2, #18
 8001ae0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001af8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001afc:	d115      	bne.n	8001b2a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d111      	bne.n	8001b2a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d105      	bne.n	8001b2a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b22:	f043 0201 	orr.w	r2, r3, #1
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	371c      	adds	r7, #28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd90      	pop	{r4, r7, pc}
 8001b34:	20000000 	.word	0x20000000
 8001b38:	24924924 	.word	0x24924924
 8001b3c:	00924924 	.word	0x00924924
 8001b40:	12492492 	.word	0x12492492
 8001b44:	00492492 	.word	0x00492492
 8001b48:	00249249 	.word	0x00249249

08001b4c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d101      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x20>
 8001b80:	2302      	movs	r3, #2
 8001b82:	e0dc      	b.n	8001d3e <HAL_ADC_ConfigChannel+0x1da>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b06      	cmp	r3, #6
 8001b92:	d81c      	bhi.n	8001bce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	3b05      	subs	r3, #5
 8001ba6:	221f      	movs	r2, #31
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	4019      	ands	r1, r3
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	6818      	ldr	r0, [r3, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	3b05      	subs	r3, #5
 8001bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	635a      	str	r2, [r3, #52]	; 0x34
 8001bcc:	e03c      	b.n	8001c48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b0c      	cmp	r3, #12
 8001bd4:	d81c      	bhi.n	8001c10 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685a      	ldr	r2, [r3, #4]
 8001be0:	4613      	mov	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	3b23      	subs	r3, #35	; 0x23
 8001be8:	221f      	movs	r2, #31
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	4019      	ands	r1, r3
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	6818      	ldr	r0, [r3, #0]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	3b23      	subs	r3, #35	; 0x23
 8001c02:	fa00 f203 	lsl.w	r2, r0, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c0e:	e01b      	b.n	8001c48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	3b41      	subs	r3, #65	; 0x41
 8001c22:	221f      	movs	r2, #31
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4019      	ands	r1, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	3b41      	subs	r3, #65	; 0x41
 8001c3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b09      	cmp	r3, #9
 8001c4e:	d91c      	bls.n	8001c8a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68d9      	ldr	r1, [r3, #12]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	3b1e      	subs	r3, #30
 8001c62:	2207      	movs	r2, #7
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	4019      	ands	r1, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	6898      	ldr	r0, [r3, #8]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	3b1e      	subs	r3, #30
 8001c7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	430a      	orrs	r2, r1
 8001c86:	60da      	str	r2, [r3, #12]
 8001c88:	e019      	b.n	8001cbe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6919      	ldr	r1, [r3, #16]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4613      	mov	r3, r2
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	4413      	add	r3, r2
 8001c9a:	2207      	movs	r2, #7
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	4019      	ands	r1, r3
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	6898      	ldr	r0, [r3, #8]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b10      	cmp	r3, #16
 8001cc4:	d003      	beq.n	8001cce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cca:	2b11      	cmp	r3, #17
 8001ccc:	d132      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a1d      	ldr	r2, [pc, #116]	; (8001d48 <HAL_ADC_ConfigChannel+0x1e4>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d125      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d126      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001cf4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2b10      	cmp	r3, #16
 8001cfc:	d11a      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cfe:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <HAL_ADC_ConfigChannel+0x1e8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a13      	ldr	r2, [pc, #76]	; (8001d50 <HAL_ADC_ConfigChannel+0x1ec>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	0c9a      	lsrs	r2, r3, #18
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d14:	e002      	b.n	8001d1c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	3b01      	subs	r3, #1
 8001d1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f9      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x1b2>
 8001d22:	e007      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d28:	f043 0220 	orr.w	r2, r3, #32
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	40012400 	.word	0x40012400
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	431bde83 	.word	0x431bde83

08001d54 <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d039      	beq.n	8001dfe <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 0201 	orr.w	r2, r2, #1
 8001d98:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d9a:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <ADC_Enable+0x9c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a1b      	ldr	r2, [pc, #108]	; (8001e0c <ADC_Enable+0xa0>)
 8001da0:	fba2 2303 	umull	r2, r3, r2, r3
 8001da4:	0c9b      	lsrs	r3, r3, #18
 8001da6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001da8:	e002      	b.n	8001db0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f9      	bne.n	8001daa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001db6:	f7ff fc0b 	bl	80015d0 <HAL_GetTick>
 8001dba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dbc:	e018      	b.n	8001df0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001dbe:	f7ff fc07 	bl	80015d0 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d911      	bls.n	8001df0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	f043 0210 	orr.w	r2, r3, #16
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ddc:	f043 0201 	orr.w	r2, r3, #1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e007      	b.n	8001e00 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d1df      	bne.n	8001dbe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000000 	.word	0x20000000
 8001e0c:	431bde83 	.word	0x431bde83

08001e10 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d127      	bne.n	8001e7a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 0201 	bic.w	r2, r2, #1
 8001e38:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e3a:	f7ff fbc9 	bl	80015d0 <HAL_GetTick>
 8001e3e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e40:	e014      	b.n	8001e6c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e42:	f7ff fbc5 	bl	80015d0 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d90d      	bls.n	8001e6c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e54:	f043 0210 	orr.w	r2, r3, #16
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	f043 0201 	orr.w	r2, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e007      	b.n	8001e7c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d0e3      	beq.n	8001e42 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e94:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eb6:	4a04      	ldr	r2, [pc, #16]	; (8001ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	60d3      	str	r3, [r2, #12]
}
 8001ebc:	bf00      	nop
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bc80      	pop	{r7}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed0:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	0a1b      	lsrs	r3, r3, #8
 8001ed6:	f003 0307 	and.w	r3, r3, #7
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	db0b      	blt.n	8001f12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	f003 021f 	and.w	r2, r3, #31
 8001f00:	4906      	ldr	r1, [pc, #24]	; (8001f1c <__NVIC_EnableIRQ+0x34>)
 8001f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f06:	095b      	lsrs	r3, r3, #5
 8001f08:	2001      	movs	r0, #1
 8001f0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	e000e100 	.word	0xe000e100

08001f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	6039      	str	r1, [r7, #0]
 8001f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	db0a      	blt.n	8001f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	490c      	ldr	r1, [pc, #48]	; (8001f6c <__NVIC_SetPriority+0x4c>)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	440b      	add	r3, r1
 8001f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f48:	e00a      	b.n	8001f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4908      	ldr	r1, [pc, #32]	; (8001f70 <__NVIC_SetPriority+0x50>)
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	3b04      	subs	r3, #4
 8001f58:	0112      	lsls	r2, r2, #4
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	761a      	strb	r2, [r3, #24]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	e000e100 	.word	0xe000e100
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b089      	sub	sp, #36	; 0x24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f1c3 0307 	rsb	r3, r3, #7
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	bf28      	it	cs
 8001f92:	2304      	movcs	r3, #4
 8001f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d902      	bls.n	8001fa4 <NVIC_EncodePriority+0x30>
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3b03      	subs	r3, #3
 8001fa2:	e000      	b.n	8001fa6 <NVIC_EncodePriority+0x32>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc6:	43d9      	mvns	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fcc:	4313      	orrs	r3, r2
         );
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3724      	adds	r7, #36	; 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fe8:	d301      	bcc.n	8001fee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00f      	b.n	800200e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fee:	4a0a      	ldr	r2, [pc, #40]	; (8002018 <SysTick_Config+0x40>)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ff6:	210f      	movs	r1, #15
 8001ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ffc:	f7ff ff90 	bl	8001f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002000:	4b05      	ldr	r3, [pc, #20]	; (8002018 <SysTick_Config+0x40>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002006:	4b04      	ldr	r3, [pc, #16]	; (8002018 <SysTick_Config+0x40>)
 8002008:	2207      	movs	r2, #7
 800200a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	e000e010 	.word	0xe000e010

0800201c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ff2d 	bl	8001e84 <__NVIC_SetPriorityGrouping>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002032:	b580      	push	{r7, lr}
 8002034:	b086      	sub	sp, #24
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
 800203e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002044:	f7ff ff42 	bl	8001ecc <__NVIC_GetPriorityGrouping>
 8002048:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	6978      	ldr	r0, [r7, #20]
 8002050:	f7ff ff90 	bl	8001f74 <NVIC_EncodePriority>
 8002054:	4602      	mov	r2, r0
 8002056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800205a:	4611      	mov	r1, r2
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff5f 	bl	8001f20 <__NVIC_SetPriority>
}
 8002062:	bf00      	nop
 8002064:	3718      	adds	r7, #24
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff35 	bl	8001ee8 <__NVIC_EnableIRQ>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff ffa2 	bl	8001fd8 <SysTick_Config>
 8002094:	4603      	mov	r3, r0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a8:	2300      	movs	r3, #0
 80020aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d005      	beq.n	80020c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2204      	movs	r2, #4
 80020ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	73fb      	strb	r3, [r7, #15]
 80020c0:	e0d6      	b.n	8002270 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 020e 	bic.w	r2, r2, #14
 80020d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0201 	bic.w	r2, r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	461a      	mov	r2, r3
 80020e8:	4b64      	ldr	r3, [pc, #400]	; (800227c <HAL_DMA_Abort_IT+0x1dc>)
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d958      	bls.n	80021a0 <HAL_DMA_Abort_IT+0x100>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a63      	ldr	r2, [pc, #396]	; (8002280 <HAL_DMA_Abort_IT+0x1e0>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d04f      	beq.n	8002198 <HAL_DMA_Abort_IT+0xf8>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a61      	ldr	r2, [pc, #388]	; (8002284 <HAL_DMA_Abort_IT+0x1e4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d048      	beq.n	8002194 <HAL_DMA_Abort_IT+0xf4>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a60      	ldr	r2, [pc, #384]	; (8002288 <HAL_DMA_Abort_IT+0x1e8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d040      	beq.n	800218e <HAL_DMA_Abort_IT+0xee>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a5e      	ldr	r2, [pc, #376]	; (800228c <HAL_DMA_Abort_IT+0x1ec>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d038      	beq.n	8002188 <HAL_DMA_Abort_IT+0xe8>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a5d      	ldr	r2, [pc, #372]	; (8002290 <HAL_DMA_Abort_IT+0x1f0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d030      	beq.n	8002182 <HAL_DMA_Abort_IT+0xe2>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a5b      	ldr	r2, [pc, #364]	; (8002294 <HAL_DMA_Abort_IT+0x1f4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d028      	beq.n	800217c <HAL_DMA_Abort_IT+0xdc>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a53      	ldr	r2, [pc, #332]	; (800227c <HAL_DMA_Abort_IT+0x1dc>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d020      	beq.n	8002176 <HAL_DMA_Abort_IT+0xd6>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a57      	ldr	r2, [pc, #348]	; (8002298 <HAL_DMA_Abort_IT+0x1f8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d019      	beq.n	8002172 <HAL_DMA_Abort_IT+0xd2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a56      	ldr	r2, [pc, #344]	; (800229c <HAL_DMA_Abort_IT+0x1fc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d012      	beq.n	800216e <HAL_DMA_Abort_IT+0xce>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a54      	ldr	r2, [pc, #336]	; (80022a0 <HAL_DMA_Abort_IT+0x200>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d00a      	beq.n	8002168 <HAL_DMA_Abort_IT+0xc8>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a53      	ldr	r2, [pc, #332]	; (80022a4 <HAL_DMA_Abort_IT+0x204>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d102      	bne.n	8002162 <HAL_DMA_Abort_IT+0xc2>
 800215c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002160:	e01b      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002162:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002166:	e018      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002168:	f44f 7380 	mov.w	r3, #256	; 0x100
 800216c:	e015      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 800216e:	2310      	movs	r3, #16
 8002170:	e013      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002172:	2301      	movs	r3, #1
 8002174:	e011      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002176:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800217a:	e00e      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 800217c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002180:	e00b      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002182:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002186:	e008      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800218c:	e005      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 800218e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002192:	e002      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002194:	2310      	movs	r3, #16
 8002196:	e000      	b.n	800219a <HAL_DMA_Abort_IT+0xfa>
 8002198:	2301      	movs	r3, #1
 800219a:	4a43      	ldr	r2, [pc, #268]	; (80022a8 <HAL_DMA_Abort_IT+0x208>)
 800219c:	6053      	str	r3, [r2, #4]
 800219e:	e057      	b.n	8002250 <HAL_DMA_Abort_IT+0x1b0>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a36      	ldr	r2, [pc, #216]	; (8002280 <HAL_DMA_Abort_IT+0x1e0>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d04f      	beq.n	800224a <HAL_DMA_Abort_IT+0x1aa>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a35      	ldr	r2, [pc, #212]	; (8002284 <HAL_DMA_Abort_IT+0x1e4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d048      	beq.n	8002246 <HAL_DMA_Abort_IT+0x1a6>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a33      	ldr	r2, [pc, #204]	; (8002288 <HAL_DMA_Abort_IT+0x1e8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d040      	beq.n	8002240 <HAL_DMA_Abort_IT+0x1a0>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a32      	ldr	r2, [pc, #200]	; (800228c <HAL_DMA_Abort_IT+0x1ec>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d038      	beq.n	800223a <HAL_DMA_Abort_IT+0x19a>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a30      	ldr	r2, [pc, #192]	; (8002290 <HAL_DMA_Abort_IT+0x1f0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d030      	beq.n	8002234 <HAL_DMA_Abort_IT+0x194>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a2f      	ldr	r2, [pc, #188]	; (8002294 <HAL_DMA_Abort_IT+0x1f4>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d028      	beq.n	800222e <HAL_DMA_Abort_IT+0x18e>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a26      	ldr	r2, [pc, #152]	; (800227c <HAL_DMA_Abort_IT+0x1dc>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d020      	beq.n	8002228 <HAL_DMA_Abort_IT+0x188>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <HAL_DMA_Abort_IT+0x1f8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d019      	beq.n	8002224 <HAL_DMA_Abort_IT+0x184>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a29      	ldr	r2, [pc, #164]	; (800229c <HAL_DMA_Abort_IT+0x1fc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d012      	beq.n	8002220 <HAL_DMA_Abort_IT+0x180>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a28      	ldr	r2, [pc, #160]	; (80022a0 <HAL_DMA_Abort_IT+0x200>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d00a      	beq.n	800221a <HAL_DMA_Abort_IT+0x17a>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a26      	ldr	r2, [pc, #152]	; (80022a4 <HAL_DMA_Abort_IT+0x204>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d102      	bne.n	8002214 <HAL_DMA_Abort_IT+0x174>
 800220e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002212:	e01b      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002218:	e018      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 800221a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800221e:	e015      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002220:	2310      	movs	r3, #16
 8002222:	e013      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002224:	2301      	movs	r3, #1
 8002226:	e011      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800222c:	e00e      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 800222e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002232:	e00b      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002238:	e008      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 800223a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800223e:	e005      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002244:	e002      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 8002246:	2310      	movs	r3, #16
 8002248:	e000      	b.n	800224c <HAL_DMA_Abort_IT+0x1ac>
 800224a:	2301      	movs	r3, #1
 800224c:	4a17      	ldr	r2, [pc, #92]	; (80022ac <HAL_DMA_Abort_IT+0x20c>)
 800224e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	4798      	blx	r3
    } 
  }
  return status;
 8002270:	7bfb      	ldrb	r3, [r7, #15]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40020080 	.word	0x40020080
 8002280:	40020008 	.word	0x40020008
 8002284:	4002001c 	.word	0x4002001c
 8002288:	40020030 	.word	0x40020030
 800228c:	40020044 	.word	0x40020044
 8002290:	40020058 	.word	0x40020058
 8002294:	4002006c 	.word	0x4002006c
 8002298:	40020408 	.word	0x40020408
 800229c:	4002041c 	.word	0x4002041c
 80022a0:	40020430 	.word	0x40020430
 80022a4:	40020444 	.word	0x40020444
 80022a8:	40020400 	.word	0x40020400
 80022ac:	40020000 	.word	0x40020000

080022b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b08b      	sub	sp, #44	; 0x2c
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ba:	2300      	movs	r3, #0
 80022bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c2:	e133      	b.n	800252c <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022c4:	2201      	movs	r2, #1
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	429a      	cmp	r2, r3
 80022de:	f040 8122 	bne.w	8002526 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b12      	cmp	r3, #18
 80022e8:	d034      	beq.n	8002354 <HAL_GPIO_Init+0xa4>
 80022ea:	2b12      	cmp	r3, #18
 80022ec:	d80d      	bhi.n	800230a <HAL_GPIO_Init+0x5a>
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d02b      	beq.n	800234a <HAL_GPIO_Init+0x9a>
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d804      	bhi.n	8002300 <HAL_GPIO_Init+0x50>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d031      	beq.n	800235e <HAL_GPIO_Init+0xae>
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d01c      	beq.n	8002338 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022fe:	e048      	b.n	8002392 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002300:	2b03      	cmp	r3, #3
 8002302:	d043      	beq.n	800238c <HAL_GPIO_Init+0xdc>
 8002304:	2b11      	cmp	r3, #17
 8002306:	d01b      	beq.n	8002340 <HAL_GPIO_Init+0x90>
          break;
 8002308:	e043      	b.n	8002392 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800230a:	4a8f      	ldr	r2, [pc, #572]	; (8002548 <HAL_GPIO_Init+0x298>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d026      	beq.n	800235e <HAL_GPIO_Init+0xae>
 8002310:	4a8d      	ldr	r2, [pc, #564]	; (8002548 <HAL_GPIO_Init+0x298>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d806      	bhi.n	8002324 <HAL_GPIO_Init+0x74>
 8002316:	4a8d      	ldr	r2, [pc, #564]	; (800254c <HAL_GPIO_Init+0x29c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d020      	beq.n	800235e <HAL_GPIO_Init+0xae>
 800231c:	4a8c      	ldr	r2, [pc, #560]	; (8002550 <HAL_GPIO_Init+0x2a0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d01d      	beq.n	800235e <HAL_GPIO_Init+0xae>
          break;
 8002322:	e036      	b.n	8002392 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002324:	4a8b      	ldr	r2, [pc, #556]	; (8002554 <HAL_GPIO_Init+0x2a4>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d019      	beq.n	800235e <HAL_GPIO_Init+0xae>
 800232a:	4a8b      	ldr	r2, [pc, #556]	; (8002558 <HAL_GPIO_Init+0x2a8>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d016      	beq.n	800235e <HAL_GPIO_Init+0xae>
 8002330:	4a8a      	ldr	r2, [pc, #552]	; (800255c <HAL_GPIO_Init+0x2ac>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d013      	beq.n	800235e <HAL_GPIO_Init+0xae>
          break;
 8002336:	e02c      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	623b      	str	r3, [r7, #32]
          break;
 800233e:	e028      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	3304      	adds	r3, #4
 8002346:	623b      	str	r3, [r7, #32]
          break;
 8002348:	e023      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	3308      	adds	r3, #8
 8002350:	623b      	str	r3, [r7, #32]
          break;
 8002352:	e01e      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	330c      	adds	r3, #12
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e019      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d102      	bne.n	800236c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002366:	2304      	movs	r3, #4
 8002368:	623b      	str	r3, [r7, #32]
          break;
 800236a:	e012      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2b01      	cmp	r3, #1
 8002372:	d105      	bne.n	8002380 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002374:	2308      	movs	r3, #8
 8002376:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69fa      	ldr	r2, [r7, #28]
 800237c:	611a      	str	r2, [r3, #16]
          break;
 800237e:	e008      	b.n	8002392 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002380:	2308      	movs	r3, #8
 8002382:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	615a      	str	r2, [r3, #20]
          break;
 800238a:	e002      	b.n	8002392 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800238c:	2300      	movs	r3, #0
 800238e:	623b      	str	r3, [r7, #32]
          break;
 8002390:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	2bff      	cmp	r3, #255	; 0xff
 8002396:	d801      	bhi.n	800239c <HAL_GPIO_Init+0xec>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	e001      	b.n	80023a0 <HAL_GPIO_Init+0xf0>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3304      	adds	r3, #4
 80023a0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	2bff      	cmp	r3, #255	; 0xff
 80023a6:	d802      	bhi.n	80023ae <HAL_GPIO_Init+0xfe>
 80023a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_Init+0x104>
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	3b08      	subs	r3, #8
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	210f      	movs	r1, #15
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	43db      	mvns	r3, r3
 80023c4:	401a      	ands	r2, r3
 80023c6:	6a39      	ldr	r1, [r7, #32]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	fa01 f303 	lsl.w	r3, r1, r3
 80023ce:	431a      	orrs	r2, r3
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 80a2 	beq.w	8002526 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023e2:	4b5f      	ldr	r3, [pc, #380]	; (8002560 <HAL_GPIO_Init+0x2b0>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	4a5e      	ldr	r2, [pc, #376]	; (8002560 <HAL_GPIO_Init+0x2b0>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6193      	str	r3, [r2, #24]
 80023ee:	4b5c      	ldr	r3, [pc, #368]	; (8002560 <HAL_GPIO_Init+0x2b0>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60bb      	str	r3, [r7, #8]
 80023f8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023fa:	4a5a      	ldr	r2, [pc, #360]	; (8002564 <HAL_GPIO_Init+0x2b4>)
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	089b      	lsrs	r3, r3, #2
 8002400:	3302      	adds	r3, #2
 8002402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002406:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	220f      	movs	r2, #15
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4013      	ands	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a51      	ldr	r2, [pc, #324]	; (8002568 <HAL_GPIO_Init+0x2b8>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d01f      	beq.n	8002466 <HAL_GPIO_Init+0x1b6>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a50      	ldr	r2, [pc, #320]	; (800256c <HAL_GPIO_Init+0x2bc>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d019      	beq.n	8002462 <HAL_GPIO_Init+0x1b2>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a4f      	ldr	r2, [pc, #316]	; (8002570 <HAL_GPIO_Init+0x2c0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d013      	beq.n	800245e <HAL_GPIO_Init+0x1ae>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a4e      	ldr	r2, [pc, #312]	; (8002574 <HAL_GPIO_Init+0x2c4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d00d      	beq.n	800245a <HAL_GPIO_Init+0x1aa>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4d      	ldr	r2, [pc, #308]	; (8002578 <HAL_GPIO_Init+0x2c8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d007      	beq.n	8002456 <HAL_GPIO_Init+0x1a6>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4c      	ldr	r2, [pc, #304]	; (800257c <HAL_GPIO_Init+0x2cc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d101      	bne.n	8002452 <HAL_GPIO_Init+0x1a2>
 800244e:	2305      	movs	r3, #5
 8002450:	e00a      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 8002452:	2306      	movs	r3, #6
 8002454:	e008      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 8002456:	2304      	movs	r3, #4
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 800245a:	2303      	movs	r3, #3
 800245c:	e004      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 800245e:	2302      	movs	r3, #2
 8002460:	e002      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <HAL_GPIO_Init+0x1b8>
 8002466:	2300      	movs	r3, #0
 8002468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	0092      	lsls	r2, r2, #2
 8002470:	4093      	lsls	r3, r2
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4313      	orrs	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002478:	493a      	ldr	r1, [pc, #232]	; (8002564 <HAL_GPIO_Init+0x2b4>)
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d006      	beq.n	80024a0 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002492:	4b3b      	ldr	r3, [pc, #236]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	493a      	ldr	r1, [pc, #232]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	4313      	orrs	r3, r2
 800249c:	600b      	str	r3, [r1, #0]
 800249e:	e006      	b.n	80024ae <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024a0:	4b37      	ldr	r3, [pc, #220]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	4935      	ldr	r1, [pc, #212]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024aa:	4013      	ands	r3, r2
 80024ac:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d006      	beq.n	80024c8 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024ba:	4b31      	ldr	r3, [pc, #196]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4930      	ldr	r1, [pc, #192]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	604b      	str	r3, [r1, #4]
 80024c6:	e006      	b.n	80024d6 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024c8:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024ca:	685a      	ldr	r2, [r3, #4]
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	492b      	ldr	r1, [pc, #172]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d006      	beq.n	80024f0 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024e2:	4b27      	ldr	r3, [pc, #156]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	4926      	ldr	r1, [pc, #152]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]
 80024ee:	e006      	b.n	80024fe <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024f0:	4b23      	ldr	r3, [pc, #140]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4921      	ldr	r1, [pc, #132]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d006      	beq.n	8002518 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800250a:	4b1d      	ldr	r3, [pc, #116]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	491c      	ldr	r1, [pc, #112]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	60cb      	str	r3, [r1, #12]
 8002516:	e006      	b.n	8002526 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	43db      	mvns	r3, r3
 8002520:	4917      	ldr	r1, [pc, #92]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002522:	4013      	ands	r3, r2
 8002524:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002528:	3301      	adds	r3, #1
 800252a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	fa22 f303 	lsr.w	r3, r2, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	f47f aec4 	bne.w	80022c4 <HAL_GPIO_Init+0x14>
  }
}
 800253c:	bf00      	nop
 800253e:	372c      	adds	r7, #44	; 0x2c
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	10210000 	.word	0x10210000
 800254c:	10110000 	.word	0x10110000
 8002550:	10120000 	.word	0x10120000
 8002554:	10310000 	.word	0x10310000
 8002558:	10320000 	.word	0x10320000
 800255c:	10220000 	.word	0x10220000
 8002560:	40021000 	.word	0x40021000
 8002564:	40010000 	.word	0x40010000
 8002568:	40010800 	.word	0x40010800
 800256c:	40010c00 	.word	0x40010c00
 8002570:	40011000 	.word	0x40011000
 8002574:	40011400 	.word	0x40011400
 8002578:	40011800 	.word	0x40011800
 800257c:	40011c00 	.word	0x40011c00
 8002580:	40010400 	.word	0x40010400

08002584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
 8002590:	4613      	mov	r3, r2
 8002592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002594:	787b      	ldrb	r3, [r7, #1]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025a0:	e003      	b.n	80025aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025a2:	887b      	ldrh	r3, [r7, #2]
 80025a4:	041a      	lsls	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	611a      	str	r2, [r3, #16]
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68da      	ldr	r2, [r3, #12]
 80025c4:	887b      	ldrh	r3, [r7, #2]
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025cc:	887a      	ldrh	r2, [r7, #2]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025d2:	e002      	b.n	80025da <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025d4:	887a      	ldrh	r2, [r7, #2]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	611a      	str	r2, [r3, #16]
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e26c      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8087 	beq.w	8002712 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002604:	4b92      	ldr	r3, [pc, #584]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	2b04      	cmp	r3, #4
 800260e:	d00c      	beq.n	800262a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002610:	4b8f      	ldr	r3, [pc, #572]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 030c 	and.w	r3, r3, #12
 8002618:	2b08      	cmp	r3, #8
 800261a:	d112      	bne.n	8002642 <HAL_RCC_OscConfig+0x5e>
 800261c:	4b8c      	ldr	r3, [pc, #560]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002628:	d10b      	bne.n	8002642 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262a:	4b89      	ldr	r3, [pc, #548]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d06c      	beq.n	8002710 <HAL_RCC_OscConfig+0x12c>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d168      	bne.n	8002710 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e246      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x76>
 800264c:	4b80      	ldr	r3, [pc, #512]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a7f      	ldr	r2, [pc, #508]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	e02e      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x98>
 8002662:	4b7b      	ldr	r3, [pc, #492]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a7a      	ldr	r2, [pc, #488]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	4b78      	ldr	r3, [pc, #480]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a77      	ldr	r2, [pc, #476]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e01d      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002684:	d10c      	bne.n	80026a0 <HAL_RCC_OscConfig+0xbc>
 8002686:	4b72      	ldr	r3, [pc, #456]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a71      	ldr	r2, [pc, #452]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800268c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b6f      	ldr	r3, [pc, #444]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6e      	ldr	r2, [pc, #440]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e00b      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 80026a0:	4b6b      	ldr	r3, [pc, #428]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a6a      	ldr	r2, [pc, #424]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80026a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b68      	ldr	r3, [pc, #416]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a67      	ldr	r2, [pc, #412]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80026b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7fe ff86 	bl	80015d0 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c8:	f7fe ff82 	bl	80015d0 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e1fa      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026da:	4b5d      	ldr	r3, [pc, #372]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0xe4>
 80026e6:	e014      	b.n	8002712 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e8:	f7fe ff72 	bl	80015d0 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f0:	f7fe ff6e 	bl	80015d0 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b64      	cmp	r3, #100	; 0x64
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e1e6      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002702:	4b53      	ldr	r3, [pc, #332]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0x10c>
 800270e:	e000      	b.n	8002712 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d063      	beq.n	80027e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800271e:	4b4c      	ldr	r3, [pc, #304]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00b      	beq.n	8002742 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800272a:	4b49      	ldr	r3, [pc, #292]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 030c 	and.w	r3, r3, #12
 8002732:	2b08      	cmp	r3, #8
 8002734:	d11c      	bne.n	8002770 <HAL_RCC_OscConfig+0x18c>
 8002736:	4b46      	ldr	r3, [pc, #280]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d116      	bne.n	8002770 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002742:	4b43      	ldr	r3, [pc, #268]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d005      	beq.n	800275a <HAL_RCC_OscConfig+0x176>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d001      	beq.n	800275a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e1ba      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275a:	4b3d      	ldr	r3, [pc, #244]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4939      	ldr	r1, [pc, #228]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800276a:	4313      	orrs	r3, r2
 800276c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276e:	e03a      	b.n	80027e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002778:	4b36      	ldr	r3, [pc, #216]	; (8002854 <HAL_RCC_OscConfig+0x270>)
 800277a:	2201      	movs	r2, #1
 800277c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277e:	f7fe ff27 	bl	80015d0 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002786:	f7fe ff23 	bl	80015d0 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e19b      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002798:	4b2d      	ldr	r3, [pc, #180]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f0      	beq.n	8002786 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a4:	4b2a      	ldr	r3, [pc, #168]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4927      	ldr	r1, [pc, #156]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	600b      	str	r3, [r1, #0]
 80027b8:	e015      	b.n	80027e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ba:	4b26      	ldr	r3, [pc, #152]	; (8002854 <HAL_RCC_OscConfig+0x270>)
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c0:	f7fe ff06 	bl	80015d0 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027c8:	f7fe ff02 	bl	80015d0 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e17a      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f0      	bne.n	80027c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d03a      	beq.n	8002868 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d019      	beq.n	800282e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027fa:	4b17      	ldr	r3, [pc, #92]	; (8002858 <HAL_RCC_OscConfig+0x274>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002800:	f7fe fee6 	bl	80015d0 <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002808:	f7fe fee2 	bl	80015d0 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e15a      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281a:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <HAL_RCC_OscConfig+0x26c>)
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0f0      	beq.n	8002808 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002826:	2001      	movs	r0, #1
 8002828:	f000 fada 	bl	8002de0 <RCC_Delay>
 800282c:	e01c      	b.n	8002868 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800282e:	4b0a      	ldr	r3, [pc, #40]	; (8002858 <HAL_RCC_OscConfig+0x274>)
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002834:	f7fe fecc 	bl	80015d0 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800283a:	e00f      	b.n	800285c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800283c:	f7fe fec8 	bl	80015d0 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d908      	bls.n	800285c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e140      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
 800284e:	bf00      	nop
 8002850:	40021000 	.word	0x40021000
 8002854:	42420000 	.word	0x42420000
 8002858:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285c:	4b9e      	ldr	r3, [pc, #632]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800285e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e9      	bne.n	800283c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 80a6 	beq.w	80029c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002876:	2300      	movs	r3, #0
 8002878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287a:	4b97      	ldr	r3, [pc, #604]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10d      	bne.n	80028a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002886:	4b94      	ldr	r3, [pc, #592]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a93      	ldr	r2, [pc, #588]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]
 8002892:	4b91      	ldr	r3, [pc, #580]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289a:	60bb      	str	r3, [r7, #8]
 800289c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800289e:	2301      	movs	r3, #1
 80028a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a2:	4b8e      	ldr	r3, [pc, #568]	; (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d118      	bne.n	80028e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ae:	4b8b      	ldr	r3, [pc, #556]	; (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a8a      	ldr	r2, [pc, #552]	; (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028ba:	f7fe fe89 	bl	80015d0 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c2:	f7fe fe85 	bl	80015d0 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b64      	cmp	r3, #100	; 0x64
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e0fd      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d4:	4b81      	ldr	r3, [pc, #516]	; (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d106      	bne.n	80028f6 <HAL_RCC_OscConfig+0x312>
 80028e8:	4b7b      	ldr	r3, [pc, #492]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	4a7a      	ldr	r2, [pc, #488]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6213      	str	r3, [r2, #32]
 80028f4:	e02d      	b.n	8002952 <HAL_RCC_OscConfig+0x36e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10c      	bne.n	8002918 <HAL_RCC_OscConfig+0x334>
 80028fe:	4b76      	ldr	r3, [pc, #472]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	4a75      	ldr	r2, [pc, #468]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002904:	f023 0301 	bic.w	r3, r3, #1
 8002908:	6213      	str	r3, [r2, #32]
 800290a:	4b73      	ldr	r3, [pc, #460]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4a72      	ldr	r2, [pc, #456]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002910:	f023 0304 	bic.w	r3, r3, #4
 8002914:	6213      	str	r3, [r2, #32]
 8002916:	e01c      	b.n	8002952 <HAL_RCC_OscConfig+0x36e>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	2b05      	cmp	r3, #5
 800291e:	d10c      	bne.n	800293a <HAL_RCC_OscConfig+0x356>
 8002920:	4b6d      	ldr	r3, [pc, #436]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	4a6c      	ldr	r2, [pc, #432]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	6213      	str	r3, [r2, #32]
 800292c:	4b6a      	ldr	r3, [pc, #424]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4a69      	ldr	r2, [pc, #420]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	6213      	str	r3, [r2, #32]
 8002938:	e00b      	b.n	8002952 <HAL_RCC_OscConfig+0x36e>
 800293a:	4b67      	ldr	r3, [pc, #412]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	4a66      	ldr	r2, [pc, #408]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	6213      	str	r3, [r2, #32]
 8002946:	4b64      	ldr	r3, [pc, #400]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	4a63      	ldr	r2, [pc, #396]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800294c:	f023 0304 	bic.w	r3, r3, #4
 8002950:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d015      	beq.n	8002986 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295a:	f7fe fe39 	bl	80015d0 <HAL_GetTick>
 800295e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002960:	e00a      	b.n	8002978 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	f7fe fe35 	bl	80015d0 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002970:	4293      	cmp	r3, r2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e0ab      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002978:	4b57      	ldr	r3, [pc, #348]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0ee      	beq.n	8002962 <HAL_RCC_OscConfig+0x37e>
 8002984:	e014      	b.n	80029b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002986:	f7fe fe23 	bl	80015d0 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800298c:	e00a      	b.n	80029a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800298e:	f7fe fe1f 	bl	80015d0 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	f241 3288 	movw	r2, #5000	; 0x1388
 800299c:	4293      	cmp	r3, r2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e095      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a4:	4b4c      	ldr	r3, [pc, #304]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1ee      	bne.n	800298e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d105      	bne.n	80029c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b6:	4b48      	ldr	r3, [pc, #288]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	4a47      	ldr	r2, [pc, #284]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80029bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 8081 	beq.w	8002ace <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029cc:	4b42      	ldr	r3, [pc, #264]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d061      	beq.n	8002a9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d146      	bne.n	8002a6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e0:	4b3f      	ldr	r3, [pc, #252]	; (8002ae0 <HAL_RCC_OscConfig+0x4fc>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e6:	f7fe fdf3 	bl	80015d0 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ee:	f7fe fdef 	bl	80015d0 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e067      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a00:	4b35      	ldr	r3, [pc, #212]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1f0      	bne.n	80029ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a14:	d108      	bne.n	8002a28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a16:	4b30      	ldr	r3, [pc, #192]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	492d      	ldr	r1, [pc, #180]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a28:	4b2b      	ldr	r3, [pc, #172]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a19      	ldr	r1, [r3, #32]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	4927      	ldr	r1, [pc, #156]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a40:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <HAL_RCC_OscConfig+0x4fc>)
 8002a42:	2201      	movs	r2, #1
 8002a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7fe fdc3 	bl	80015d0 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4e:	f7fe fdbf 	bl	80015d0 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e037      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a60:	4b1d      	ldr	r3, [pc, #116]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0f0      	beq.n	8002a4e <HAL_RCC_OscConfig+0x46a>
 8002a6c:	e02f      	b.n	8002ace <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <HAL_RCC_OscConfig+0x4fc>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7fe fdac 	bl	80015d0 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7c:	f7fe fda8 	bl	80015d0 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e020      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a8e:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x498>
 8002a9a:	e018      	b.n	8002ace <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e013      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002aa8:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <HAL_RCC_OscConfig+0x4f4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d106      	bne.n	8002aca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d001      	beq.n	8002ace <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	40007000 	.word	0x40007000
 8002ae0:	42420060 	.word	0x42420060

08002ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0d0      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002af8:	4b6a      	ldr	r3, [pc, #424]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d910      	bls.n	8002b28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b06:	4b67      	ldr	r3, [pc, #412]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 0207 	bic.w	r2, r3, #7
 8002b0e:	4965      	ldr	r1, [pc, #404]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b16:	4b63      	ldr	r3, [pc, #396]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d001      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0b8      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d020      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b40:	4b59      	ldr	r3, [pc, #356]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	4a58      	ldr	r2, [pc, #352]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b58:	4b53      	ldr	r3, [pc, #332]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	4a52      	ldr	r2, [pc, #328]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b64:	4b50      	ldr	r3, [pc, #320]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	494d      	ldr	r1, [pc, #308]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d040      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d107      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8a:	4b47      	ldr	r3, [pc, #284]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d115      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e07f      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba2:	4b41      	ldr	r3, [pc, #260]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d109      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e073      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb2:	4b3d      	ldr	r3, [pc, #244]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e06b      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bc2:	4b39      	ldr	r3, [pc, #228]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f023 0203 	bic.w	r2, r3, #3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4936      	ldr	r1, [pc, #216]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bd4:	f7fe fcfc 	bl	80015d0 <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bdc:	f7fe fcf8 	bl	80015d0 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e053      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf2:	4b2d      	ldr	r3, [pc, #180]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 020c 	and.w	r2, r3, #12
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d1eb      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c04:	4b27      	ldr	r3, [pc, #156]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d210      	bcs.n	8002c34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f023 0207 	bic.w	r2, r3, #7
 8002c1a:	4922      	ldr	r1, [pc, #136]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c22:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e032      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c40:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	4916      	ldr	r1, [pc, #88]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d009      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c5e:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	490e      	ldr	r1, [pc, #56]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c72:	f000 f821 	bl	8002cb8 <HAL_RCC_GetSysClockFreq>
 8002c76:	4601      	mov	r1, r0
 8002c78:	4b0b      	ldr	r3, [pc, #44]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	091b      	lsrs	r3, r3, #4
 8002c7e:	f003 030f 	and.w	r3, r3, #15
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <HAL_RCC_ClockConfig+0x1c8>)
 8002c84:	5cd3      	ldrb	r3, [r2, r3]
 8002c86:	fa21 f303 	lsr.w	r3, r1, r3
 8002c8a:	4a09      	ldr	r2, [pc, #36]	; (8002cb0 <HAL_RCC_ClockConfig+0x1cc>)
 8002c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <HAL_RCC_ClockConfig+0x1d0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fc5a 	bl	800154c <HAL_InitTick>

  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40022000 	.word	0x40022000
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	08007ec8 	.word	0x08007ec8
 8002cb0:	20000000 	.word	0x20000000
 8002cb4:	20000004 	.word	0x20000004

08002cb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb8:	b490      	push	{r4, r7}
 8002cba:	b08a      	sub	sp, #40	; 0x28
 8002cbc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002cbe:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002cc0:	1d3c      	adds	r4, r7, #4
 8002cc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002cc8:	4b28      	ldr	r3, [pc, #160]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ce2:	4b23      	ldr	r3, [pc, #140]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d002      	beq.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x40>
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d003      	beq.n	8002cfe <HAL_RCC_GetSysClockFreq+0x46>
 8002cf6:	e02d      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cf8:	4b1e      	ldr	r3, [pc, #120]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cfa:	623b      	str	r3, [r7, #32]
      break;
 8002cfc:	e02d      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	0c9b      	lsrs	r3, r3, #18
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d10:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d013      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d1c:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	0c5b      	lsrs	r3, r3, #17
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d2a:	4413      	add	r3, r2
 8002d2c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d30:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	4a0f      	ldr	r2, [pc, #60]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d36:	fb02 f203 	mul.w	r2, r2, r3
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
 8002d42:	e004      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	623b      	str	r3, [r7, #32]
      break;
 8002d52:	e002      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d54:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d56:	623b      	str	r3, [r7, #32]
      break;
 8002d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3728      	adds	r7, #40	; 0x28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc90      	pop	{r4, r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	08007ea0 	.word	0x08007ea0
 8002d6c:	08007eb0 	.word	0x08007eb0
 8002d70:	40021000 	.word	0x40021000
 8002d74:	007a1200 	.word	0x007a1200
 8002d78:	003d0900 	.word	0x003d0900

08002d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d80:	4b02      	ldr	r3, [pc, #8]	; (8002d8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d82:	681b      	ldr	r3, [r3, #0]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr
 8002d8c:	20000000 	.word	0x20000000

08002d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d94:	f7ff fff2 	bl	8002d7c <HAL_RCC_GetHCLKFreq>
 8002d98:	4601      	mov	r1, r0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	0a1b      	lsrs	r3, r3, #8
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	4a03      	ldr	r2, [pc, #12]	; (8002db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002da6:	5cd3      	ldrb	r3, [r2, r3]
 8002da8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	08007ed8 	.word	0x08007ed8

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dbc:	f7ff ffde 	bl	8002d7c <HAL_RCC_GetHCLKFreq>
 8002dc0:	4601      	mov	r1, r0
 8002dc2:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	0adb      	lsrs	r3, r3, #11
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4a03      	ldr	r2, [pc, #12]	; (8002ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dce:	5cd3      	ldrb	r3, [r2, r3]
 8002dd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	08007ed8 	.word	0x08007ed8

08002de0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002de8:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <RCC_Delay+0x34>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	; (8002e18 <RCC_Delay+0x38>)
 8002dee:	fba2 2303 	umull	r2, r3, r2, r3
 8002df2:	0a5b      	lsrs	r3, r3, #9
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dfc:	bf00      	nop
  }
  while (Delay --);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	1e5a      	subs	r2, r3, #1
 8002e02:	60fa      	str	r2, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1f9      	bne.n	8002dfc <RCC_Delay+0x1c>
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000000 	.word	0x20000000
 8002e18:	10624dd3 	.word	0x10624dd3

08002e1c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d07d      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e3c:	4b4f      	ldr	r3, [pc, #316]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e3e:	69db      	ldr	r3, [r3, #28]
 8002e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10d      	bne.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	4b4c      	ldr	r3, [pc, #304]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	4a4b      	ldr	r2, [pc, #300]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e52:	61d3      	str	r3, [r2, #28]
 8002e54:	4b49      	ldr	r3, [pc, #292]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e56:	69db      	ldr	r3, [r3, #28]
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e60:	2301      	movs	r3, #1
 8002e62:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e64:	4b46      	ldr	r3, [pc, #280]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d118      	bne.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e70:	4b43      	ldr	r3, [pc, #268]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a42      	ldr	r2, [pc, #264]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e7c:	f7fe fba8 	bl	80015d0 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e82:	e008      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e84:	f7fe fba4 	bl	80015d0 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b64      	cmp	r3, #100	; 0x64
 8002e90:	d901      	bls.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e06d      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e96:	4b3a      	ldr	r3, [pc, #232]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f0      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ea2:	4b36      	ldr	r3, [pc, #216]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eaa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d02e      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d027      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ec0:	4b2e      	ldr	r3, [pc, #184]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002eca:	4b2e      	ldr	r3, [pc, #184]	; (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ecc:	2201      	movs	r2, #1
 8002ece:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ed0:	4b2c      	ldr	r3, [pc, #176]	; (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ed6:	4a29      	ldr	r2, [pc, #164]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d014      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee6:	f7fe fb73 	bl	80015d0 <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eec:	e00a      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f7fe fb6f 	bl	80015d0 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e036      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f04:	4b1d      	ldr	r3, [pc, #116]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0ee      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f10:	4b1a      	ldr	r3, [pc, #104]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	4917      	ldr	r1, [pc, #92]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d105      	bne.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f28:	4b14      	ldr	r3, [pc, #80]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	4a13      	ldr	r2, [pc, #76]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f32:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f40:	4b0e      	ldr	r3, [pc, #56]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	490b      	ldr	r1, [pc, #44]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d008      	beq.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f5e:	4b07      	ldr	r3, [pc, #28]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	4904      	ldr	r1, [pc, #16]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40007000 	.word	0x40007000
 8002f84:	42420440 	.word	0x42420440

08002f88 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b08d      	sub	sp, #52	; 0x34
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f90:	4b6b      	ldr	r3, [pc, #428]	; (8003140 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002f92:	f107 040c 	add.w	r4, r7, #12
 8002f96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f9c:	4b69      	ldr	r3, [pc, #420]	; (8003144 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002f9e:	881b      	ldrh	r3, [r3, #0]
 8002fa0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002faa:	2300      	movs	r3, #0
 8002fac:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	2b0f      	cmp	r3, #15
 8002fbc:	f200 80b6 	bhi.w	800312c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8002fc0:	a201      	add	r2, pc, #4	; (adr r2, 8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8002fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc6:	bf00      	nop
 8002fc8:	080030ab 	.word	0x080030ab
 8002fcc:	08003111 	.word	0x08003111
 8002fd0:	0800312d 	.word	0x0800312d
 8002fd4:	0800309b 	.word	0x0800309b
 8002fd8:	0800312d 	.word	0x0800312d
 8002fdc:	0800312d 	.word	0x0800312d
 8002fe0:	0800312d 	.word	0x0800312d
 8002fe4:	080030a3 	.word	0x080030a3
 8002fe8:	0800312d 	.word	0x0800312d
 8002fec:	0800312d 	.word	0x0800312d
 8002ff0:	0800312d 	.word	0x0800312d
 8002ff4:	0800312d 	.word	0x0800312d
 8002ff8:	0800312d 	.word	0x0800312d
 8002ffc:	0800312d 	.word	0x0800312d
 8003000:	0800312d 	.word	0x0800312d
 8003004:	08003009 	.word	0x08003009
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003008:	4b4f      	ldr	r3, [pc, #316]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800300e:	4b4e      	ldr	r3, [pc, #312]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 808a 	beq.w	8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	0c9b      	lsrs	r3, r3, #18
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003028:	4413      	add	r3, r2
 800302a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800302e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d018      	beq.n	800306c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800303a:	4b43      	ldr	r3, [pc, #268]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	0c5b      	lsrs	r3, r3, #17
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003048:	4413      	add	r3, r2
 800304a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00d      	beq.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800305a:	4a3c      	ldr	r2, [pc, #240]	; (800314c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003062:	6a3b      	ldr	r3, [r7, #32]
 8003064:	fb02 f303 	mul.w	r3, r2, r3
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800306a:	e004      	b.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	4a38      	ldr	r2, [pc, #224]	; (8003150 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003076:	4b34      	ldr	r3, [pc, #208]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800307e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003082:	d102      	bne.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8003084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8003088:	e052      	b.n	8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800308a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	4a31      	ldr	r2, [pc, #196]	; (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003098:	e04a      	b.n	8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800309a:	f7ff fe0d 	bl	8002cb8 <HAL_RCC_GetSysClockFreq>
 800309e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80030a0:	e049      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80030a2:	f7ff fe09 	bl	8002cb8 <HAL_RCC_GetSysClockFreq>
 80030a6:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80030a8:	e045      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80030aa:	4b27      	ldr	r3, [pc, #156]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030ba:	d108      	bne.n	80030ce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80030c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80030cc:	e01f      	b.n	800310e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030d8:	d109      	bne.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80030e6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80030ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80030ec:	e00f      	b.n	800310e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030f8:	d11c      	bne.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80030fa:	4b13      	ldr	r3, [pc, #76]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d016      	beq.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 8003106:	f24f 4324 	movw	r3, #62500	; 0xf424
 800310a:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800310c:	e012      	b.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800310e:	e011      	b.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003110:	f7ff fe52 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8003114:	4602      	mov	r2, r0
 8003116:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	0b9b      	lsrs	r3, r3, #14
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	3301      	adds	r3, #1
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	fbb2 f3f3 	udiv	r3, r2, r3
 8003128:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800312a:	e004      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 800312c:	bf00      	nop
 800312e:	e002      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8003130:	bf00      	nop
 8003132:	e000      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8003134:	bf00      	nop
    }
  }
  return (frequency);
 8003136:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003138:	4618      	mov	r0, r3
 800313a:	3734      	adds	r7, #52	; 0x34
 800313c:	46bd      	mov	sp, r7
 800313e:	bd90      	pop	{r4, r7, pc}
 8003140:	08007eb4 	.word	0x08007eb4
 8003144:	08007ec4 	.word	0x08007ec4
 8003148:	40021000 	.word	0x40021000
 800314c:	007a1200 	.word	0x007a1200
 8003150:	003d0900 	.word	0x003d0900
 8003154:	aaaaaaab 	.word	0xaaaaaaab

08003158 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e03f      	b.n	80031ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe f87c 	bl	800127c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2224      	movs	r2, #36	; 0x24
 8003188:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68da      	ldr	r2, [r3, #12]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800319a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 fb41 	bl	8003824 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695a      	ldr	r2, [r3, #20]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68da      	ldr	r2, [r3, #12]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2220      	movs	r2, #32
 80031dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2220      	movs	r2, #32
 80031e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b088      	sub	sp, #32
 80031f6:	af02      	add	r7, sp, #8
 80031f8:	60f8      	str	r0, [r7, #12]
 80031fa:	60b9      	str	r1, [r7, #8]
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	4613      	mov	r3, r2
 8003200:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b20      	cmp	r3, #32
 8003210:	f040 8083 	bne.w	800331a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <HAL_UART_Transmit+0x2e>
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e07b      	b.n	800331c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_UART_Transmit+0x40>
 800322e:	2302      	movs	r3, #2
 8003230:	e074      	b.n	800331c <HAL_UART_Transmit+0x12a>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2221      	movs	r2, #33	; 0x21
 8003244:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003248:	f7fe f9c2 	bl	80015d0 <HAL_GetTick>
 800324c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	88fa      	ldrh	r2, [r7, #6]
 8003252:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	88fa      	ldrh	r2, [r7, #6]
 8003258:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800325a:	e042      	b.n	80032e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003260:	b29b      	uxth	r3, r3
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003272:	d122      	bne.n	80032ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	2200      	movs	r2, #0
 800327c:	2180      	movs	r1, #128	; 0x80
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 f967 	bl	8003552 <UART_WaitOnFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e046      	b.n	800331c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d103      	bne.n	80032b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	3302      	adds	r3, #2
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	e017      	b.n	80032e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	3301      	adds	r3, #1
 80032b6:	60bb      	str	r3, [r7, #8]
 80032b8:	e013      	b.n	80032e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	2200      	movs	r2, #0
 80032c2:	2180      	movs	r1, #128	; 0x80
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 f944 	bl	8003552 <UART_WaitOnFlagUntilTimeout>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e023      	b.n	800331c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	1c5a      	adds	r2, r3, #1
 80032d8:	60ba      	str	r2, [r7, #8]
 80032da:	781a      	ldrb	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1b7      	bne.n	800325c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2200      	movs	r2, #0
 80032f4:	2140      	movs	r1, #64	; 0x40
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f92b 	bl	8003552 <UART_WaitOnFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e00a      	b.n	800331c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2220      	movs	r2, #32
 800330a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	e000      	b.n	800331c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800331a:	2302      	movs	r3, #2
  }
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003344:	2300      	movs	r3, #0
 8003346:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003348:	2300      	movs	r3, #0
 800334a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10d      	bne.n	8003376 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f003 0320 	and.w	r3, r3, #32
 8003360:	2b00      	cmp	r3, #0
 8003362:	d008      	beq.n	8003376 <HAL_UART_IRQHandler+0x52>
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	f003 0320 	and.w	r3, r3, #32
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f9d7 	bl	8003722 <UART_Receive_IT>
      return;
 8003374:	e0cc      	b.n	8003510 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80ab 	beq.w	80034d4 <HAL_UART_IRQHandler+0x1b0>
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d105      	bne.n	8003394 <HAL_UART_IRQHandler+0x70>
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 80a0 	beq.w	80034d4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <HAL_UART_IRQHandler+0x90>
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d005      	beq.n	80033b4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ac:	f043 0201 	orr.w	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <HAL_UART_IRQHandler+0xb0>
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033cc:	f043 0202 	orr.w	r2, r3, #2
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <HAL_UART_IRQHandler+0xd0>
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ec:	f043 0204 	orr.w	r2, r3, #4
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 0308 	and.w	r3, r3, #8
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_UART_IRQHandler+0xf0>
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d005      	beq.n	8003414 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340c:	f043 0208 	orr.w	r2, r3, #8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003418:	2b00      	cmp	r3, #0
 800341a:	d078      	beq.n	800350e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f003 0320 	and.w	r3, r3, #32
 8003422:	2b00      	cmp	r3, #0
 8003424:	d007      	beq.n	8003436 <HAL_UART_IRQHandler+0x112>
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d002      	beq.n	8003436 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f976 	bl	8003722 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <HAL_UART_IRQHandler+0x13a>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d031      	beq.n	80034c2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f8c1 	bl	80035e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346e:	2b00      	cmp	r3, #0
 8003470:	d023      	beq.n	80034ba <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003480:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003486:	2b00      	cmp	r3, #0
 8003488:	d013      	beq.n	80034b2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800348e:	4a22      	ldr	r2, [pc, #136]	; (8003518 <HAL_UART_IRQHandler+0x1f4>)
 8003490:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003496:	4618      	mov	r0, r3
 8003498:	f7fe fe02 	bl	80020a0 <HAL_DMA_Abort_IT>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d016      	beq.n	80034d0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034ac:	4610      	mov	r0, r2
 80034ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b0:	e00e      	b.n	80034d0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f844 	bl	8003540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b8:	e00a      	b.n	80034d0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f840 	bl	8003540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c0:	e006      	b.n	80034d0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f83c 	bl	8003540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80034ce:	e01e      	b.n	800350e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d0:	bf00      	nop
    return;
 80034d2:	e01c      	b.n	800350e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d008      	beq.n	80034f0 <HAL_UART_IRQHandler+0x1cc>
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 f8ad 	bl	8003648 <UART_Transmit_IT>
    return;
 80034ee:	e00f      	b.n	8003510 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_UART_IRQHandler+0x1ec>
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f8f4 	bl	80036f2 <UART_EndTransmit_IT>
    return;
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <HAL_UART_IRQHandler+0x1ec>
    return;
 800350e:	bf00      	nop
  }
}
 8003510:	3720      	adds	r7, #32
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	08003621 	.word	0x08003621

0800351c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr

0800352e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr

08003540 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr

08003552 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b084      	sub	sp, #16
 8003556:	af00      	add	r7, sp, #0
 8003558:	60f8      	str	r0, [r7, #12]
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	603b      	str	r3, [r7, #0]
 800355e:	4613      	mov	r3, r2
 8003560:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003562:	e02c      	b.n	80035be <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d028      	beq.n	80035be <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d007      	beq.n	8003582 <UART_WaitOnFlagUntilTimeout+0x30>
 8003572:	f7fe f82d 	bl	80015d0 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	429a      	cmp	r2, r3
 8003580:	d21d      	bcs.n	80035be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003590:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695a      	ldr	r2, [r3, #20]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0201 	bic.w	r2, r2, #1
 80035a0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2220      	movs	r2, #32
 80035a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e00f      	b.n	80035de <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	4013      	ands	r3, r2
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	bf0c      	ite	eq
 80035ce:	2301      	moveq	r3, #1
 80035d0:	2300      	movne	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	461a      	mov	r2, r3
 80035d6:	79fb      	ldrb	r3, [r7, #7]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d0c3      	beq.n	8003564 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80035fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	bc80      	pop	{r7}
 800361e:	4770      	bx	lr

08003620 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f7ff ff80 	bl	8003540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b21      	cmp	r3, #33	; 0x21
 800365a:	d144      	bne.n	80036e6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003664:	d11a      	bne.n	800369c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800367a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d105      	bne.n	8003690 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	1c9a      	adds	r2, r3, #2
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	621a      	str	r2, [r3, #32]
 800368e:	e00e      	b.n	80036ae <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	1c5a      	adds	r2, r3, #1
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	621a      	str	r2, [r3, #32]
 800369a:	e008      	b.n	80036ae <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	1c59      	adds	r1, r3, #1
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6211      	str	r1, [r2, #32]
 80036a6:	781a      	ldrb	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	4619      	mov	r1, r3
 80036bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10f      	bne.n	80036e2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68da      	ldr	r2, [r3, #12]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	e000      	b.n	80036e8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80036e6:	2302      	movs	r3, #2
  }
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003708:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2220      	movs	r2, #32
 800370e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff ff02 	bl	800351c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b22      	cmp	r3, #34	; 0x22
 8003734:	d171      	bne.n	800381a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800373e:	d123      	bne.n	8003788 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003744:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10e      	bne.n	800376c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	b29b      	uxth	r3, r3
 8003756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003764:	1c9a      	adds	r2, r3, #2
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	629a      	str	r2, [r3, #40]	; 0x28
 800376a:	e029      	b.n	80037c0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	b29b      	uxth	r3, r3
 8003774:	b2db      	uxtb	r3, r3
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	629a      	str	r2, [r3, #40]	; 0x28
 8003786:	e01b      	b.n	80037c0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10a      	bne.n	80037a6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6858      	ldr	r0, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	1c59      	adds	r1, r3, #1
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6291      	str	r1, [r2, #40]	; 0x28
 80037a0:	b2c2      	uxtb	r2, r0
 80037a2:	701a      	strb	r2, [r3, #0]
 80037a4:	e00c      	b.n	80037c0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b2:	1c58      	adds	r0, r3, #1
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	6288      	str	r0, [r1, #40]	; 0x28
 80037b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	4619      	mov	r1, r3
 80037ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d120      	bne.n	8003816 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0220 	bic.w	r2, r2, #32
 80037e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695a      	ldr	r2, [r3, #20]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0201 	bic.w	r2, r2, #1
 8003802:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff fe8e 	bl	800352e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	e002      	b.n	800381c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	e000      	b.n	800381c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800381a:	2302      	movs	r3, #2
  }
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800385e:	f023 030c 	bic.w	r3, r3, #12
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	430b      	orrs	r3, r1
 800386a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a52      	ldr	r2, [pc, #328]	; (80039d0 <UART_SetConfig+0x1ac>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d14e      	bne.n	800392a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800388c:	f7ff fa94 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8003890:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	009a      	lsls	r2, r3, #2
 800389c:	441a      	add	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a8:	4a4a      	ldr	r2, [pc, #296]	; (80039d4 <UART_SetConfig+0x1b0>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	0119      	lsls	r1, r3, #4
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	009a      	lsls	r2, r3, #2
 80038bc:	441a      	add	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038c8:	4b42      	ldr	r3, [pc, #264]	; (80039d4 <UART_SetConfig+0x1b0>)
 80038ca:	fba3 0302 	umull	r0, r3, r3, r2
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	2064      	movs	r0, #100	; 0x64
 80038d2:	fb00 f303 	mul.w	r3, r0, r3
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	3332      	adds	r3, #50	; 0x32
 80038dc:	4a3d      	ldr	r2, [pc, #244]	; (80039d4 <UART_SetConfig+0x1b0>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038e8:	4419      	add	r1, r3
 80038ea:	68ba      	ldr	r2, [r7, #8]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	009a      	lsls	r2, r3, #2
 80038f4:	441a      	add	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003900:	4b34      	ldr	r3, [pc, #208]	; (80039d4 <UART_SetConfig+0x1b0>)
 8003902:	fba3 0302 	umull	r0, r3, r3, r2
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	2064      	movs	r0, #100	; 0x64
 800390a:	fb00 f303 	mul.w	r3, r0, r3
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	3332      	adds	r3, #50	; 0x32
 8003914:	4a2f      	ldr	r2, [pc, #188]	; (80039d4 <UART_SetConfig+0x1b0>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	f003 020f 	and.w	r2, r3, #15
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	440a      	add	r2, r1
 8003926:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003928:	e04d      	b.n	80039c6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800392a:	f7ff fa31 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 800392e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	009a      	lsls	r2, r3, #2
 800393a:	441a      	add	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	4a23      	ldr	r2, [pc, #140]	; (80039d4 <UART_SetConfig+0x1b0>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	095b      	lsrs	r3, r3, #5
 800394e:	0119      	lsls	r1, r3, #4
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	009a      	lsls	r2, r3, #2
 800395a:	441a      	add	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	fbb2 f2f3 	udiv	r2, r2, r3
 8003966:	4b1b      	ldr	r3, [pc, #108]	; (80039d4 <UART_SetConfig+0x1b0>)
 8003968:	fba3 0302 	umull	r0, r3, r3, r2
 800396c:	095b      	lsrs	r3, r3, #5
 800396e:	2064      	movs	r0, #100	; 0x64
 8003970:	fb00 f303 	mul.w	r3, r0, r3
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	3332      	adds	r3, #50	; 0x32
 800397a:	4a16      	ldr	r2, [pc, #88]	; (80039d4 <UART_SetConfig+0x1b0>)
 800397c:	fba2 2303 	umull	r2, r3, r2, r3
 8003980:	095b      	lsrs	r3, r3, #5
 8003982:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003986:	4419      	add	r1, r3
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	009a      	lsls	r2, r3, #2
 8003992:	441a      	add	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	fbb2 f2f3 	udiv	r2, r2, r3
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <UART_SetConfig+0x1b0>)
 80039a0:	fba3 0302 	umull	r0, r3, r3, r2
 80039a4:	095b      	lsrs	r3, r3, #5
 80039a6:	2064      	movs	r0, #100	; 0x64
 80039a8:	fb00 f303 	mul.w	r3, r0, r3
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	3332      	adds	r3, #50	; 0x32
 80039b2:	4a08      	ldr	r2, [pc, #32]	; (80039d4 <UART_SetConfig+0x1b0>)
 80039b4:	fba2 2303 	umull	r2, r3, r2, r3
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	f003 020f 	and.w	r2, r3, #15
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	440a      	add	r2, r1
 80039c4:	609a      	str	r2, [r3, #8]
}
 80039c6:	bf00      	nop
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40013800 	.word	0x40013800
 80039d4:	51eb851f 	.word	0x51eb851f

080039d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80039d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80039da:	e003      	b.n	80039e4 <LoopCopyDataInit>

080039dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80039dc:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80039de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80039e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80039e2:	3104      	adds	r1, #4

080039e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80039e4:	480a      	ldr	r0, [pc, #40]	; (8003a10 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80039e6:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80039e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80039ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80039ec:	d3f6      	bcc.n	80039dc <CopyDataInit>
  ldr r2, =_sbss
 80039ee:	4a0a      	ldr	r2, [pc, #40]	; (8003a18 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80039f0:	e002      	b.n	80039f8 <LoopFillZerobss>

080039f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80039f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80039f4:	f842 3b04 	str.w	r3, [r2], #4

080039f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80039f8:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80039fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80039fc:	d3f9      	bcc.n	80039f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80039fe:	f7fd fd5b 	bl	80014b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a02:	f000 f815 	bl	8003a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003a06:	f7fd fa3b 	bl	8000e80 <main>
  bx lr
 8003a0a:	4770      	bx	lr
  ldr r3, =_sidata
 8003a0c:	08008208 	.word	0x08008208
  ldr r0, =_sdata
 8003a10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003a14:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8003a18:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8003a1c:	2000027c 	.word	0x2000027c

08003a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003a20:	e7fe      	b.n	8003a20 <ADC1_2_IRQHandler>
	...

08003a24 <__errno>:
 8003a24:	4b01      	ldr	r3, [pc, #4]	; (8003a2c <__errno+0x8>)
 8003a26:	6818      	ldr	r0, [r3, #0]
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	2000000c 	.word	0x2000000c

08003a30 <__libc_init_array>:
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	2500      	movs	r5, #0
 8003a34:	4e0c      	ldr	r6, [pc, #48]	; (8003a68 <__libc_init_array+0x38>)
 8003a36:	4c0d      	ldr	r4, [pc, #52]	; (8003a6c <__libc_init_array+0x3c>)
 8003a38:	1ba4      	subs	r4, r4, r6
 8003a3a:	10a4      	asrs	r4, r4, #2
 8003a3c:	42a5      	cmp	r5, r4
 8003a3e:	d109      	bne.n	8003a54 <__libc_init_array+0x24>
 8003a40:	f004 fa02 	bl	8007e48 <_init>
 8003a44:	2500      	movs	r5, #0
 8003a46:	4e0a      	ldr	r6, [pc, #40]	; (8003a70 <__libc_init_array+0x40>)
 8003a48:	4c0a      	ldr	r4, [pc, #40]	; (8003a74 <__libc_init_array+0x44>)
 8003a4a:	1ba4      	subs	r4, r4, r6
 8003a4c:	10a4      	asrs	r4, r4, #2
 8003a4e:	42a5      	cmp	r5, r4
 8003a50:	d105      	bne.n	8003a5e <__libc_init_array+0x2e>
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
 8003a54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a58:	4798      	blx	r3
 8003a5a:	3501      	adds	r5, #1
 8003a5c:	e7ee      	b.n	8003a3c <__libc_init_array+0xc>
 8003a5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a62:	4798      	blx	r3
 8003a64:	3501      	adds	r5, #1
 8003a66:	e7f2      	b.n	8003a4e <__libc_init_array+0x1e>
 8003a68:	08008200 	.word	0x08008200
 8003a6c:	08008200 	.word	0x08008200
 8003a70:	08008200 	.word	0x08008200
 8003a74:	08008204 	.word	0x08008204

08003a78 <memset>:
 8003a78:	4603      	mov	r3, r0
 8003a7a:	4402      	add	r2, r0
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d100      	bne.n	8003a82 <memset+0xa>
 8003a80:	4770      	bx	lr
 8003a82:	f803 1b01 	strb.w	r1, [r3], #1
 8003a86:	e7f9      	b.n	8003a7c <memset+0x4>

08003a88 <__cvt>:
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a8e:	461e      	mov	r6, r3
 8003a90:	bfbb      	ittet	lt
 8003a92:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003a96:	461e      	movlt	r6, r3
 8003a98:	2300      	movge	r3, #0
 8003a9a:	232d      	movlt	r3, #45	; 0x2d
 8003a9c:	b088      	sub	sp, #32
 8003a9e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003aa0:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8003aa4:	f027 0720 	bic.w	r7, r7, #32
 8003aa8:	2f46      	cmp	r7, #70	; 0x46
 8003aaa:	4614      	mov	r4, r2
 8003aac:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003aae:	700b      	strb	r3, [r1, #0]
 8003ab0:	d004      	beq.n	8003abc <__cvt+0x34>
 8003ab2:	2f45      	cmp	r7, #69	; 0x45
 8003ab4:	d100      	bne.n	8003ab8 <__cvt+0x30>
 8003ab6:	3501      	adds	r5, #1
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e000      	b.n	8003abe <__cvt+0x36>
 8003abc:	2303      	movs	r3, #3
 8003abe:	aa07      	add	r2, sp, #28
 8003ac0:	9204      	str	r2, [sp, #16]
 8003ac2:	aa06      	add	r2, sp, #24
 8003ac4:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003ac8:	e9cd 3500 	strd	r3, r5, [sp]
 8003acc:	4622      	mov	r2, r4
 8003ace:	4633      	mov	r3, r6
 8003ad0:	f001 fd96 	bl	8005600 <_dtoa_r>
 8003ad4:	2f47      	cmp	r7, #71	; 0x47
 8003ad6:	4680      	mov	r8, r0
 8003ad8:	d102      	bne.n	8003ae0 <__cvt+0x58>
 8003ada:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003adc:	07db      	lsls	r3, r3, #31
 8003ade:	d526      	bpl.n	8003b2e <__cvt+0xa6>
 8003ae0:	2f46      	cmp	r7, #70	; 0x46
 8003ae2:	eb08 0905 	add.w	r9, r8, r5
 8003ae6:	d111      	bne.n	8003b0c <__cvt+0x84>
 8003ae8:	f898 3000 	ldrb.w	r3, [r8]
 8003aec:	2b30      	cmp	r3, #48	; 0x30
 8003aee:	d10a      	bne.n	8003b06 <__cvt+0x7e>
 8003af0:	2200      	movs	r2, #0
 8003af2:	2300      	movs	r3, #0
 8003af4:	4620      	mov	r0, r4
 8003af6:	4631      	mov	r1, r6
 8003af8:	f7fc ffc2 	bl	8000a80 <__aeabi_dcmpeq>
 8003afc:	b918      	cbnz	r0, 8003b06 <__cvt+0x7e>
 8003afe:	f1c5 0501 	rsb	r5, r5, #1
 8003b02:	f8ca 5000 	str.w	r5, [sl]
 8003b06:	f8da 3000 	ldr.w	r3, [sl]
 8003b0a:	4499      	add	r9, r3
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2300      	movs	r3, #0
 8003b10:	4620      	mov	r0, r4
 8003b12:	4631      	mov	r1, r6
 8003b14:	f7fc ffb4 	bl	8000a80 <__aeabi_dcmpeq>
 8003b18:	b938      	cbnz	r0, 8003b2a <__cvt+0xa2>
 8003b1a:	2230      	movs	r2, #48	; 0x30
 8003b1c:	9b07      	ldr	r3, [sp, #28]
 8003b1e:	454b      	cmp	r3, r9
 8003b20:	d205      	bcs.n	8003b2e <__cvt+0xa6>
 8003b22:	1c59      	adds	r1, r3, #1
 8003b24:	9107      	str	r1, [sp, #28]
 8003b26:	701a      	strb	r2, [r3, #0]
 8003b28:	e7f8      	b.n	8003b1c <__cvt+0x94>
 8003b2a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003b2e:	4640      	mov	r0, r8
 8003b30:	9b07      	ldr	r3, [sp, #28]
 8003b32:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003b34:	eba3 0308 	sub.w	r3, r3, r8
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	b008      	add	sp, #32
 8003b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003b40 <__exponent>:
 8003b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b42:	2900      	cmp	r1, #0
 8003b44:	bfb4      	ite	lt
 8003b46:	232d      	movlt	r3, #45	; 0x2d
 8003b48:	232b      	movge	r3, #43	; 0x2b
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	bfb8      	it	lt
 8003b4e:	4249      	neglt	r1, r1
 8003b50:	2909      	cmp	r1, #9
 8003b52:	f804 2b02 	strb.w	r2, [r4], #2
 8003b56:	7043      	strb	r3, [r0, #1]
 8003b58:	dd21      	ble.n	8003b9e <__exponent+0x5e>
 8003b5a:	f10d 0307 	add.w	r3, sp, #7
 8003b5e:	461f      	mov	r7, r3
 8003b60:	260a      	movs	r6, #10
 8003b62:	fb91 f5f6 	sdiv	r5, r1, r6
 8003b66:	fb06 1115 	mls	r1, r6, r5, r1
 8003b6a:	2d09      	cmp	r5, #9
 8003b6c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8003b70:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003b74:	f103 32ff 	add.w	r2, r3, #4294967295
 8003b78:	4629      	mov	r1, r5
 8003b7a:	dc09      	bgt.n	8003b90 <__exponent+0x50>
 8003b7c:	3130      	adds	r1, #48	; 0x30
 8003b7e:	3b02      	subs	r3, #2
 8003b80:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003b84:	42bb      	cmp	r3, r7
 8003b86:	4622      	mov	r2, r4
 8003b88:	d304      	bcc.n	8003b94 <__exponent+0x54>
 8003b8a:	1a10      	subs	r0, r2, r0
 8003b8c:	b003      	add	sp, #12
 8003b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b90:	4613      	mov	r3, r2
 8003b92:	e7e6      	b.n	8003b62 <__exponent+0x22>
 8003b94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b98:	f804 2b01 	strb.w	r2, [r4], #1
 8003b9c:	e7f2      	b.n	8003b84 <__exponent+0x44>
 8003b9e:	2330      	movs	r3, #48	; 0x30
 8003ba0:	4419      	add	r1, r3
 8003ba2:	7083      	strb	r3, [r0, #2]
 8003ba4:	1d02      	adds	r2, r0, #4
 8003ba6:	70c1      	strb	r1, [r0, #3]
 8003ba8:	e7ef      	b.n	8003b8a <__exponent+0x4a>
	...

08003bac <_printf_float>:
 8003bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb0:	b091      	sub	sp, #68	; 0x44
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8003bb6:	4693      	mov	fp, r2
 8003bb8:	461e      	mov	r6, r3
 8003bba:	4605      	mov	r5, r0
 8003bbc:	f002 fecc 	bl	8006958 <_localeconv_r>
 8003bc0:	6803      	ldr	r3, [r0, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8003bc6:	f7fc fb2f 	bl	8000228 <strlen>
 8003bca:	2300      	movs	r3, #0
 8003bcc:	930e      	str	r3, [sp, #56]	; 0x38
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	900a      	str	r0, [sp, #40]	; 0x28
 8003bd2:	3307      	adds	r3, #7
 8003bd4:	f023 0307 	bic.w	r3, r3, #7
 8003bd8:	f103 0208 	add.w	r2, r3, #8
 8003bdc:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003be0:	f8d4 a000 	ldr.w	sl, [r4]
 8003be4:	603a      	str	r2, [r7, #0]
 8003be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003bee:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8003bf2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003bf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bfc:	4ba6      	ldr	r3, [pc, #664]	; (8003e98 <_printf_float+0x2ec>)
 8003bfe:	4638      	mov	r0, r7
 8003c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c02:	f7fc ff6f 	bl	8000ae4 <__aeabi_dcmpun>
 8003c06:	bb68      	cbnz	r0, 8003c64 <_printf_float+0xb8>
 8003c08:	f04f 32ff 	mov.w	r2, #4294967295
 8003c0c:	4ba2      	ldr	r3, [pc, #648]	; (8003e98 <_printf_float+0x2ec>)
 8003c0e:	4638      	mov	r0, r7
 8003c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c12:	f7fc ff49 	bl	8000aa8 <__aeabi_dcmple>
 8003c16:	bb28      	cbnz	r0, 8003c64 <_printf_float+0xb8>
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	4638      	mov	r0, r7
 8003c1e:	4649      	mov	r1, r9
 8003c20:	f7fc ff38 	bl	8000a94 <__aeabi_dcmplt>
 8003c24:	b110      	cbz	r0, 8003c2c <_printf_float+0x80>
 8003c26:	232d      	movs	r3, #45	; 0x2d
 8003c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c2c:	4f9b      	ldr	r7, [pc, #620]	; (8003e9c <_printf_float+0x2f0>)
 8003c2e:	4b9c      	ldr	r3, [pc, #624]	; (8003ea0 <_printf_float+0x2f4>)
 8003c30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c34:	bf98      	it	ls
 8003c36:	461f      	movls	r7, r3
 8003c38:	2303      	movs	r3, #3
 8003c3a:	f04f 0900 	mov.w	r9, #0
 8003c3e:	6123      	str	r3, [r4, #16]
 8003c40:	f02a 0304 	bic.w	r3, sl, #4
 8003c44:	6023      	str	r3, [r4, #0]
 8003c46:	9600      	str	r6, [sp, #0]
 8003c48:	465b      	mov	r3, fp
 8003c4a:	aa0f      	add	r2, sp, #60	; 0x3c
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	4628      	mov	r0, r5
 8003c50:	f000 f9e2 	bl	8004018 <_printf_common>
 8003c54:	3001      	adds	r0, #1
 8003c56:	f040 8090 	bne.w	8003d7a <_printf_float+0x1ce>
 8003c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c5e:	b011      	add	sp, #68	; 0x44
 8003c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c64:	463a      	mov	r2, r7
 8003c66:	464b      	mov	r3, r9
 8003c68:	4638      	mov	r0, r7
 8003c6a:	4649      	mov	r1, r9
 8003c6c:	f7fc ff3a 	bl	8000ae4 <__aeabi_dcmpun>
 8003c70:	b110      	cbz	r0, 8003c78 <_printf_float+0xcc>
 8003c72:	4f8c      	ldr	r7, [pc, #560]	; (8003ea4 <_printf_float+0x2f8>)
 8003c74:	4b8c      	ldr	r3, [pc, #560]	; (8003ea8 <_printf_float+0x2fc>)
 8003c76:	e7db      	b.n	8003c30 <_printf_float+0x84>
 8003c78:	6863      	ldr	r3, [r4, #4]
 8003c7a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8003c7e:	1c59      	adds	r1, r3, #1
 8003c80:	a80d      	add	r0, sp, #52	; 0x34
 8003c82:	a90e      	add	r1, sp, #56	; 0x38
 8003c84:	d140      	bne.n	8003d08 <_printf_float+0x15c>
 8003c86:	2306      	movs	r3, #6
 8003c88:	6063      	str	r3, [r4, #4]
 8003c8a:	f04f 0c00 	mov.w	ip, #0
 8003c8e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8003c92:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003c96:	6863      	ldr	r3, [r4, #4]
 8003c98:	6022      	str	r2, [r4, #0]
 8003c9a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	463a      	mov	r2, r7
 8003ca2:	464b      	mov	r3, r9
 8003ca4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003ca8:	4628      	mov	r0, r5
 8003caa:	f7ff feed 	bl	8003a88 <__cvt>
 8003cae:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8003cb2:	2b47      	cmp	r3, #71	; 0x47
 8003cb4:	4607      	mov	r7, r0
 8003cb6:	d109      	bne.n	8003ccc <_printf_float+0x120>
 8003cb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003cba:	1cd8      	adds	r0, r3, #3
 8003cbc:	db02      	blt.n	8003cc4 <_printf_float+0x118>
 8003cbe:	6862      	ldr	r2, [r4, #4]
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	dd47      	ble.n	8003d54 <_printf_float+0x1a8>
 8003cc4:	f1a8 0802 	sub.w	r8, r8, #2
 8003cc8:	fa5f f888 	uxtb.w	r8, r8
 8003ccc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003cd0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003cd2:	d824      	bhi.n	8003d1e <_printf_float+0x172>
 8003cd4:	3901      	subs	r1, #1
 8003cd6:	4642      	mov	r2, r8
 8003cd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003cdc:	910d      	str	r1, [sp, #52]	; 0x34
 8003cde:	f7ff ff2f 	bl	8003b40 <__exponent>
 8003ce2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ce4:	4681      	mov	r9, r0
 8003ce6:	1813      	adds	r3, r2, r0
 8003ce8:	2a01      	cmp	r2, #1
 8003cea:	6123      	str	r3, [r4, #16]
 8003cec:	dc02      	bgt.n	8003cf4 <_printf_float+0x148>
 8003cee:	6822      	ldr	r2, [r4, #0]
 8003cf0:	07d1      	lsls	r1, r2, #31
 8003cf2:	d501      	bpl.n	8003cf8 <_printf_float+0x14c>
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	6123      	str	r3, [r4, #16]
 8003cf8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0a2      	beq.n	8003c46 <_printf_float+0x9a>
 8003d00:	232d      	movs	r3, #45	; 0x2d
 8003d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d06:	e79e      	b.n	8003c46 <_printf_float+0x9a>
 8003d08:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003d0c:	f000 816e 	beq.w	8003fec <_printf_float+0x440>
 8003d10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003d14:	d1b9      	bne.n	8003c8a <_printf_float+0xde>
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1b7      	bne.n	8003c8a <_printf_float+0xde>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e7b4      	b.n	8003c88 <_printf_float+0xdc>
 8003d1e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003d22:	d119      	bne.n	8003d58 <_printf_float+0x1ac>
 8003d24:	2900      	cmp	r1, #0
 8003d26:	6863      	ldr	r3, [r4, #4]
 8003d28:	dd0c      	ble.n	8003d44 <_printf_float+0x198>
 8003d2a:	6121      	str	r1, [r4, #16]
 8003d2c:	b913      	cbnz	r3, 8003d34 <_printf_float+0x188>
 8003d2e:	6822      	ldr	r2, [r4, #0]
 8003d30:	07d2      	lsls	r2, r2, #31
 8003d32:	d502      	bpl.n	8003d3a <_printf_float+0x18e>
 8003d34:	3301      	adds	r3, #1
 8003d36:	440b      	add	r3, r1
 8003d38:	6123      	str	r3, [r4, #16]
 8003d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d3c:	f04f 0900 	mov.w	r9, #0
 8003d40:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d42:	e7d9      	b.n	8003cf8 <_printf_float+0x14c>
 8003d44:	b913      	cbnz	r3, 8003d4c <_printf_float+0x1a0>
 8003d46:	6822      	ldr	r2, [r4, #0]
 8003d48:	07d0      	lsls	r0, r2, #31
 8003d4a:	d501      	bpl.n	8003d50 <_printf_float+0x1a4>
 8003d4c:	3302      	adds	r3, #2
 8003d4e:	e7f3      	b.n	8003d38 <_printf_float+0x18c>
 8003d50:	2301      	movs	r3, #1
 8003d52:	e7f1      	b.n	8003d38 <_printf_float+0x18c>
 8003d54:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003d58:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	db05      	blt.n	8003d6c <_printf_float+0x1c0>
 8003d60:	6822      	ldr	r2, [r4, #0]
 8003d62:	6123      	str	r3, [r4, #16]
 8003d64:	07d1      	lsls	r1, r2, #31
 8003d66:	d5e8      	bpl.n	8003d3a <_printf_float+0x18e>
 8003d68:	3301      	adds	r3, #1
 8003d6a:	e7e5      	b.n	8003d38 <_printf_float+0x18c>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	bfcc      	ite	gt
 8003d70:	2301      	movgt	r3, #1
 8003d72:	f1c3 0302 	rsble	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	e7de      	b.n	8003d38 <_printf_float+0x18c>
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	055a      	lsls	r2, r3, #21
 8003d7e:	d407      	bmi.n	8003d90 <_printf_float+0x1e4>
 8003d80:	6923      	ldr	r3, [r4, #16]
 8003d82:	463a      	mov	r2, r7
 8003d84:	4659      	mov	r1, fp
 8003d86:	4628      	mov	r0, r5
 8003d88:	47b0      	blx	r6
 8003d8a:	3001      	adds	r0, #1
 8003d8c:	d129      	bne.n	8003de2 <_printf_float+0x236>
 8003d8e:	e764      	b.n	8003c5a <_printf_float+0xae>
 8003d90:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003d94:	f240 80d7 	bls.w	8003f46 <_printf_float+0x39a>
 8003d98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f7fc fe6e 	bl	8000a80 <__aeabi_dcmpeq>
 8003da4:	b388      	cbz	r0, 8003e0a <_printf_float+0x25e>
 8003da6:	2301      	movs	r3, #1
 8003da8:	4a40      	ldr	r2, [pc, #256]	; (8003eac <_printf_float+0x300>)
 8003daa:	4659      	mov	r1, fp
 8003dac:	4628      	mov	r0, r5
 8003dae:	47b0      	blx	r6
 8003db0:	3001      	adds	r0, #1
 8003db2:	f43f af52 	beq.w	8003c5a <_printf_float+0xae>
 8003db6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	db02      	blt.n	8003dc4 <_printf_float+0x218>
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	07d8      	lsls	r0, r3, #31
 8003dc2:	d50e      	bpl.n	8003de2 <_printf_float+0x236>
 8003dc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003dc8:	4659      	mov	r1, fp
 8003dca:	4628      	mov	r0, r5
 8003dcc:	47b0      	blx	r6
 8003dce:	3001      	adds	r0, #1
 8003dd0:	f43f af43 	beq.w	8003c5a <_printf_float+0xae>
 8003dd4:	2700      	movs	r7, #0
 8003dd6:	f104 081a 	add.w	r8, r4, #26
 8003dda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	42bb      	cmp	r3, r7
 8003de0:	dc09      	bgt.n	8003df6 <_printf_float+0x24a>
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	079f      	lsls	r7, r3, #30
 8003de6:	f100 80fd 	bmi.w	8003fe4 <_printf_float+0x438>
 8003dea:	68e0      	ldr	r0, [r4, #12]
 8003dec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003dee:	4298      	cmp	r0, r3
 8003df0:	bfb8      	it	lt
 8003df2:	4618      	movlt	r0, r3
 8003df4:	e733      	b.n	8003c5e <_printf_float+0xb2>
 8003df6:	2301      	movs	r3, #1
 8003df8:	4642      	mov	r2, r8
 8003dfa:	4659      	mov	r1, fp
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	47b0      	blx	r6
 8003e00:	3001      	adds	r0, #1
 8003e02:	f43f af2a 	beq.w	8003c5a <_printf_float+0xae>
 8003e06:	3701      	adds	r7, #1
 8003e08:	e7e7      	b.n	8003dda <_printf_float+0x22e>
 8003e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	dc2b      	bgt.n	8003e68 <_printf_float+0x2bc>
 8003e10:	2301      	movs	r3, #1
 8003e12:	4a26      	ldr	r2, [pc, #152]	; (8003eac <_printf_float+0x300>)
 8003e14:	4659      	mov	r1, fp
 8003e16:	4628      	mov	r0, r5
 8003e18:	47b0      	blx	r6
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	f43f af1d 	beq.w	8003c5a <_printf_float+0xae>
 8003e20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e22:	b923      	cbnz	r3, 8003e2e <_printf_float+0x282>
 8003e24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e26:	b913      	cbnz	r3, 8003e2e <_printf_float+0x282>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	07d9      	lsls	r1, r3, #31
 8003e2c:	d5d9      	bpl.n	8003de2 <_printf_float+0x236>
 8003e2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e32:	4659      	mov	r1, fp
 8003e34:	4628      	mov	r0, r5
 8003e36:	47b0      	blx	r6
 8003e38:	3001      	adds	r0, #1
 8003e3a:	f43f af0e 	beq.w	8003c5a <_printf_float+0xae>
 8003e3e:	f04f 0800 	mov.w	r8, #0
 8003e42:	f104 091a 	add.w	r9, r4, #26
 8003e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e48:	425b      	negs	r3, r3
 8003e4a:	4543      	cmp	r3, r8
 8003e4c:	dc01      	bgt.n	8003e52 <_printf_float+0x2a6>
 8003e4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e50:	e797      	b.n	8003d82 <_printf_float+0x1d6>
 8003e52:	2301      	movs	r3, #1
 8003e54:	464a      	mov	r2, r9
 8003e56:	4659      	mov	r1, fp
 8003e58:	4628      	mov	r0, r5
 8003e5a:	47b0      	blx	r6
 8003e5c:	3001      	adds	r0, #1
 8003e5e:	f43f aefc 	beq.w	8003c5a <_printf_float+0xae>
 8003e62:	f108 0801 	add.w	r8, r8, #1
 8003e66:	e7ee      	b.n	8003e46 <_printf_float+0x29a>
 8003e68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	bfa8      	it	ge
 8003e70:	461a      	movge	r2, r3
 8003e72:	2a00      	cmp	r2, #0
 8003e74:	4690      	mov	r8, r2
 8003e76:	dd07      	ble.n	8003e88 <_printf_float+0x2dc>
 8003e78:	4613      	mov	r3, r2
 8003e7a:	4659      	mov	r1, fp
 8003e7c:	463a      	mov	r2, r7
 8003e7e:	4628      	mov	r0, r5
 8003e80:	47b0      	blx	r6
 8003e82:	3001      	adds	r0, #1
 8003e84:	f43f aee9 	beq.w	8003c5a <_printf_float+0xae>
 8003e88:	f104 031a 	add.w	r3, r4, #26
 8003e8c:	f04f 0a00 	mov.w	sl, #0
 8003e90:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003e94:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e96:	e015      	b.n	8003ec4 <_printf_float+0x318>
 8003e98:	7fefffff 	.word	0x7fefffff
 8003e9c:	08007ee8 	.word	0x08007ee8
 8003ea0:	08007ee4 	.word	0x08007ee4
 8003ea4:	08007ef0 	.word	0x08007ef0
 8003ea8:	08007eec 	.word	0x08007eec
 8003eac:	08007ef4 	.word	0x08007ef4
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eb4:	4659      	mov	r1, fp
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	47b0      	blx	r6
 8003eba:	3001      	adds	r0, #1
 8003ebc:	f43f aecd 	beq.w	8003c5a <_printf_float+0xae>
 8003ec0:	f10a 0a01 	add.w	sl, sl, #1
 8003ec4:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003ec8:	eba9 0308 	sub.w	r3, r9, r8
 8003ecc:	4553      	cmp	r3, sl
 8003ece:	dcef      	bgt.n	8003eb0 <_printf_float+0x304>
 8003ed0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	444f      	add	r7, r9
 8003ed8:	db14      	blt.n	8003f04 <_printf_float+0x358>
 8003eda:	6823      	ldr	r3, [r4, #0]
 8003edc:	07da      	lsls	r2, r3, #31
 8003ede:	d411      	bmi.n	8003f04 <_printf_float+0x358>
 8003ee0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ee2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003ee4:	eba3 0209 	sub.w	r2, r3, r9
 8003ee8:	eba3 0901 	sub.w	r9, r3, r1
 8003eec:	4591      	cmp	r9, r2
 8003eee:	bfa8      	it	ge
 8003ef0:	4691      	movge	r9, r2
 8003ef2:	f1b9 0f00 	cmp.w	r9, #0
 8003ef6:	dc0d      	bgt.n	8003f14 <_printf_float+0x368>
 8003ef8:	2700      	movs	r7, #0
 8003efa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003efe:	f104 081a 	add.w	r8, r4, #26
 8003f02:	e018      	b.n	8003f36 <_printf_float+0x38a>
 8003f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f08:	4659      	mov	r1, fp
 8003f0a:	4628      	mov	r0, r5
 8003f0c:	47b0      	blx	r6
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d1e6      	bne.n	8003ee0 <_printf_float+0x334>
 8003f12:	e6a2      	b.n	8003c5a <_printf_float+0xae>
 8003f14:	464b      	mov	r3, r9
 8003f16:	463a      	mov	r2, r7
 8003f18:	4659      	mov	r1, fp
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	47b0      	blx	r6
 8003f1e:	3001      	adds	r0, #1
 8003f20:	d1ea      	bne.n	8003ef8 <_printf_float+0x34c>
 8003f22:	e69a      	b.n	8003c5a <_printf_float+0xae>
 8003f24:	2301      	movs	r3, #1
 8003f26:	4642      	mov	r2, r8
 8003f28:	4659      	mov	r1, fp
 8003f2a:	4628      	mov	r0, r5
 8003f2c:	47b0      	blx	r6
 8003f2e:	3001      	adds	r0, #1
 8003f30:	f43f ae93 	beq.w	8003c5a <_printf_float+0xae>
 8003f34:	3701      	adds	r7, #1
 8003f36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	eba3 0309 	sub.w	r3, r3, r9
 8003f40:	42bb      	cmp	r3, r7
 8003f42:	dcef      	bgt.n	8003f24 <_printf_float+0x378>
 8003f44:	e74d      	b.n	8003de2 <_printf_float+0x236>
 8003f46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f48:	2a01      	cmp	r2, #1
 8003f4a:	dc01      	bgt.n	8003f50 <_printf_float+0x3a4>
 8003f4c:	07db      	lsls	r3, r3, #31
 8003f4e:	d538      	bpl.n	8003fc2 <_printf_float+0x416>
 8003f50:	2301      	movs	r3, #1
 8003f52:	463a      	mov	r2, r7
 8003f54:	4659      	mov	r1, fp
 8003f56:	4628      	mov	r0, r5
 8003f58:	47b0      	blx	r6
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	f43f ae7d 	beq.w	8003c5a <_printf_float+0xae>
 8003f60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f64:	4659      	mov	r1, fp
 8003f66:	4628      	mov	r0, r5
 8003f68:	47b0      	blx	r6
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	f107 0701 	add.w	r7, r7, #1
 8003f70:	f43f ae73 	beq.w	8003c5a <_printf_float+0xae>
 8003f74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f103 38ff 	add.w	r8, r3, #4294967295
 8003f80:	2300      	movs	r3, #0
 8003f82:	f7fc fd7d 	bl	8000a80 <__aeabi_dcmpeq>
 8003f86:	b9c0      	cbnz	r0, 8003fba <_printf_float+0x40e>
 8003f88:	4643      	mov	r3, r8
 8003f8a:	463a      	mov	r2, r7
 8003f8c:	4659      	mov	r1, fp
 8003f8e:	4628      	mov	r0, r5
 8003f90:	47b0      	blx	r6
 8003f92:	3001      	adds	r0, #1
 8003f94:	d10d      	bne.n	8003fb2 <_printf_float+0x406>
 8003f96:	e660      	b.n	8003c5a <_printf_float+0xae>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	4642      	mov	r2, r8
 8003f9c:	4659      	mov	r1, fp
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	47b0      	blx	r6
 8003fa2:	3001      	adds	r0, #1
 8003fa4:	f43f ae59 	beq.w	8003c5a <_printf_float+0xae>
 8003fa8:	3701      	adds	r7, #1
 8003faa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fac:	3b01      	subs	r3, #1
 8003fae:	42bb      	cmp	r3, r7
 8003fb0:	dcf2      	bgt.n	8003f98 <_printf_float+0x3ec>
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003fb8:	e6e4      	b.n	8003d84 <_printf_float+0x1d8>
 8003fba:	2700      	movs	r7, #0
 8003fbc:	f104 081a 	add.w	r8, r4, #26
 8003fc0:	e7f3      	b.n	8003faa <_printf_float+0x3fe>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e7e1      	b.n	8003f8a <_printf_float+0x3de>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	4642      	mov	r2, r8
 8003fca:	4659      	mov	r1, fp
 8003fcc:	4628      	mov	r0, r5
 8003fce:	47b0      	blx	r6
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	f43f ae42 	beq.w	8003c5a <_printf_float+0xae>
 8003fd6:	3701      	adds	r7, #1
 8003fd8:	68e3      	ldr	r3, [r4, #12]
 8003fda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003fdc:	1a9b      	subs	r3, r3, r2
 8003fde:	42bb      	cmp	r3, r7
 8003fe0:	dcf1      	bgt.n	8003fc6 <_printf_float+0x41a>
 8003fe2:	e702      	b.n	8003dea <_printf_float+0x23e>
 8003fe4:	2700      	movs	r7, #0
 8003fe6:	f104 0819 	add.w	r8, r4, #25
 8003fea:	e7f5      	b.n	8003fd8 <_printf_float+0x42c>
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f43f ae94 	beq.w	8003d1a <_printf_float+0x16e>
 8003ff2:	f04f 0c00 	mov.w	ip, #0
 8003ff6:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003ffa:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003ffe:	6022      	str	r2, [r4, #0]
 8004000:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004004:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	463a      	mov	r2, r7
 800400c:	464b      	mov	r3, r9
 800400e:	4628      	mov	r0, r5
 8004010:	f7ff fd3a 	bl	8003a88 <__cvt>
 8004014:	4607      	mov	r7, r0
 8004016:	e64f      	b.n	8003cb8 <_printf_float+0x10c>

08004018 <_printf_common>:
 8004018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800401c:	4691      	mov	r9, r2
 800401e:	461f      	mov	r7, r3
 8004020:	688a      	ldr	r2, [r1, #8]
 8004022:	690b      	ldr	r3, [r1, #16]
 8004024:	4606      	mov	r6, r0
 8004026:	4293      	cmp	r3, r2
 8004028:	bfb8      	it	lt
 800402a:	4613      	movlt	r3, r2
 800402c:	f8c9 3000 	str.w	r3, [r9]
 8004030:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004034:	460c      	mov	r4, r1
 8004036:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800403a:	b112      	cbz	r2, 8004042 <_printf_common+0x2a>
 800403c:	3301      	adds	r3, #1
 800403e:	f8c9 3000 	str.w	r3, [r9]
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	0699      	lsls	r1, r3, #26
 8004046:	bf42      	ittt	mi
 8004048:	f8d9 3000 	ldrmi.w	r3, [r9]
 800404c:	3302      	addmi	r3, #2
 800404e:	f8c9 3000 	strmi.w	r3, [r9]
 8004052:	6825      	ldr	r5, [r4, #0]
 8004054:	f015 0506 	ands.w	r5, r5, #6
 8004058:	d107      	bne.n	800406a <_printf_common+0x52>
 800405a:	f104 0a19 	add.w	sl, r4, #25
 800405e:	68e3      	ldr	r3, [r4, #12]
 8004060:	f8d9 2000 	ldr.w	r2, [r9]
 8004064:	1a9b      	subs	r3, r3, r2
 8004066:	42ab      	cmp	r3, r5
 8004068:	dc29      	bgt.n	80040be <_printf_common+0xa6>
 800406a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800406e:	6822      	ldr	r2, [r4, #0]
 8004070:	3300      	adds	r3, #0
 8004072:	bf18      	it	ne
 8004074:	2301      	movne	r3, #1
 8004076:	0692      	lsls	r2, r2, #26
 8004078:	d42e      	bmi.n	80040d8 <_printf_common+0xc0>
 800407a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800407e:	4639      	mov	r1, r7
 8004080:	4630      	mov	r0, r6
 8004082:	47c0      	blx	r8
 8004084:	3001      	adds	r0, #1
 8004086:	d021      	beq.n	80040cc <_printf_common+0xb4>
 8004088:	6823      	ldr	r3, [r4, #0]
 800408a:	68e5      	ldr	r5, [r4, #12]
 800408c:	f003 0306 	and.w	r3, r3, #6
 8004090:	2b04      	cmp	r3, #4
 8004092:	bf18      	it	ne
 8004094:	2500      	movne	r5, #0
 8004096:	f8d9 2000 	ldr.w	r2, [r9]
 800409a:	f04f 0900 	mov.w	r9, #0
 800409e:	bf08      	it	eq
 80040a0:	1aad      	subeq	r5, r5, r2
 80040a2:	68a3      	ldr	r3, [r4, #8]
 80040a4:	6922      	ldr	r2, [r4, #16]
 80040a6:	bf08      	it	eq
 80040a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040ac:	4293      	cmp	r3, r2
 80040ae:	bfc4      	itt	gt
 80040b0:	1a9b      	subgt	r3, r3, r2
 80040b2:	18ed      	addgt	r5, r5, r3
 80040b4:	341a      	adds	r4, #26
 80040b6:	454d      	cmp	r5, r9
 80040b8:	d11a      	bne.n	80040f0 <_printf_common+0xd8>
 80040ba:	2000      	movs	r0, #0
 80040bc:	e008      	b.n	80040d0 <_printf_common+0xb8>
 80040be:	2301      	movs	r3, #1
 80040c0:	4652      	mov	r2, sl
 80040c2:	4639      	mov	r1, r7
 80040c4:	4630      	mov	r0, r6
 80040c6:	47c0      	blx	r8
 80040c8:	3001      	adds	r0, #1
 80040ca:	d103      	bne.n	80040d4 <_printf_common+0xbc>
 80040cc:	f04f 30ff 	mov.w	r0, #4294967295
 80040d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040d4:	3501      	adds	r5, #1
 80040d6:	e7c2      	b.n	800405e <_printf_common+0x46>
 80040d8:	2030      	movs	r0, #48	; 0x30
 80040da:	18e1      	adds	r1, r4, r3
 80040dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040e6:	4422      	add	r2, r4
 80040e8:	3302      	adds	r3, #2
 80040ea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040ee:	e7c4      	b.n	800407a <_printf_common+0x62>
 80040f0:	2301      	movs	r3, #1
 80040f2:	4622      	mov	r2, r4
 80040f4:	4639      	mov	r1, r7
 80040f6:	4630      	mov	r0, r6
 80040f8:	47c0      	blx	r8
 80040fa:	3001      	adds	r0, #1
 80040fc:	d0e6      	beq.n	80040cc <_printf_common+0xb4>
 80040fe:	f109 0901 	add.w	r9, r9, #1
 8004102:	e7d8      	b.n	80040b6 <_printf_common+0x9e>

08004104 <_printf_i>:
 8004104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004108:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800410c:	460c      	mov	r4, r1
 800410e:	7e09      	ldrb	r1, [r1, #24]
 8004110:	b085      	sub	sp, #20
 8004112:	296e      	cmp	r1, #110	; 0x6e
 8004114:	4617      	mov	r7, r2
 8004116:	4606      	mov	r6, r0
 8004118:	4698      	mov	r8, r3
 800411a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800411c:	f000 80b3 	beq.w	8004286 <_printf_i+0x182>
 8004120:	d822      	bhi.n	8004168 <_printf_i+0x64>
 8004122:	2963      	cmp	r1, #99	; 0x63
 8004124:	d036      	beq.n	8004194 <_printf_i+0x90>
 8004126:	d80a      	bhi.n	800413e <_printf_i+0x3a>
 8004128:	2900      	cmp	r1, #0
 800412a:	f000 80b9 	beq.w	80042a0 <_printf_i+0x19c>
 800412e:	2958      	cmp	r1, #88	; 0x58
 8004130:	f000 8083 	beq.w	800423a <_printf_i+0x136>
 8004134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004138:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800413c:	e032      	b.n	80041a4 <_printf_i+0xa0>
 800413e:	2964      	cmp	r1, #100	; 0x64
 8004140:	d001      	beq.n	8004146 <_printf_i+0x42>
 8004142:	2969      	cmp	r1, #105	; 0x69
 8004144:	d1f6      	bne.n	8004134 <_printf_i+0x30>
 8004146:	6820      	ldr	r0, [r4, #0]
 8004148:	6813      	ldr	r3, [r2, #0]
 800414a:	0605      	lsls	r5, r0, #24
 800414c:	f103 0104 	add.w	r1, r3, #4
 8004150:	d52a      	bpl.n	80041a8 <_printf_i+0xa4>
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6011      	str	r1, [r2, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	da03      	bge.n	8004162 <_printf_i+0x5e>
 800415a:	222d      	movs	r2, #45	; 0x2d
 800415c:	425b      	negs	r3, r3
 800415e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004162:	486f      	ldr	r0, [pc, #444]	; (8004320 <_printf_i+0x21c>)
 8004164:	220a      	movs	r2, #10
 8004166:	e039      	b.n	80041dc <_printf_i+0xd8>
 8004168:	2973      	cmp	r1, #115	; 0x73
 800416a:	f000 809d 	beq.w	80042a8 <_printf_i+0x1a4>
 800416e:	d808      	bhi.n	8004182 <_printf_i+0x7e>
 8004170:	296f      	cmp	r1, #111	; 0x6f
 8004172:	d020      	beq.n	80041b6 <_printf_i+0xb2>
 8004174:	2970      	cmp	r1, #112	; 0x70
 8004176:	d1dd      	bne.n	8004134 <_printf_i+0x30>
 8004178:	6823      	ldr	r3, [r4, #0]
 800417a:	f043 0320 	orr.w	r3, r3, #32
 800417e:	6023      	str	r3, [r4, #0]
 8004180:	e003      	b.n	800418a <_printf_i+0x86>
 8004182:	2975      	cmp	r1, #117	; 0x75
 8004184:	d017      	beq.n	80041b6 <_printf_i+0xb2>
 8004186:	2978      	cmp	r1, #120	; 0x78
 8004188:	d1d4      	bne.n	8004134 <_printf_i+0x30>
 800418a:	2378      	movs	r3, #120	; 0x78
 800418c:	4865      	ldr	r0, [pc, #404]	; (8004324 <_printf_i+0x220>)
 800418e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004192:	e055      	b.n	8004240 <_printf_i+0x13c>
 8004194:	6813      	ldr	r3, [r2, #0]
 8004196:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800419a:	1d19      	adds	r1, r3, #4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6011      	str	r1, [r2, #0]
 80041a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041a4:	2301      	movs	r3, #1
 80041a6:	e08c      	b.n	80042c2 <_printf_i+0x1be>
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041ae:	6011      	str	r1, [r2, #0]
 80041b0:	bf18      	it	ne
 80041b2:	b21b      	sxthne	r3, r3
 80041b4:	e7cf      	b.n	8004156 <_printf_i+0x52>
 80041b6:	6813      	ldr	r3, [r2, #0]
 80041b8:	6825      	ldr	r5, [r4, #0]
 80041ba:	1d18      	adds	r0, r3, #4
 80041bc:	6010      	str	r0, [r2, #0]
 80041be:	0628      	lsls	r0, r5, #24
 80041c0:	d501      	bpl.n	80041c6 <_printf_i+0xc2>
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	e002      	b.n	80041cc <_printf_i+0xc8>
 80041c6:	0668      	lsls	r0, r5, #25
 80041c8:	d5fb      	bpl.n	80041c2 <_printf_i+0xbe>
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	296f      	cmp	r1, #111	; 0x6f
 80041ce:	bf14      	ite	ne
 80041d0:	220a      	movne	r2, #10
 80041d2:	2208      	moveq	r2, #8
 80041d4:	4852      	ldr	r0, [pc, #328]	; (8004320 <_printf_i+0x21c>)
 80041d6:	2100      	movs	r1, #0
 80041d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041dc:	6865      	ldr	r5, [r4, #4]
 80041de:	2d00      	cmp	r5, #0
 80041e0:	60a5      	str	r5, [r4, #8]
 80041e2:	f2c0 8095 	blt.w	8004310 <_printf_i+0x20c>
 80041e6:	6821      	ldr	r1, [r4, #0]
 80041e8:	f021 0104 	bic.w	r1, r1, #4
 80041ec:	6021      	str	r1, [r4, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d13d      	bne.n	800426e <_printf_i+0x16a>
 80041f2:	2d00      	cmp	r5, #0
 80041f4:	f040 808e 	bne.w	8004314 <_printf_i+0x210>
 80041f8:	4665      	mov	r5, ip
 80041fa:	2a08      	cmp	r2, #8
 80041fc:	d10b      	bne.n	8004216 <_printf_i+0x112>
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	07db      	lsls	r3, r3, #31
 8004202:	d508      	bpl.n	8004216 <_printf_i+0x112>
 8004204:	6923      	ldr	r3, [r4, #16]
 8004206:	6862      	ldr	r2, [r4, #4]
 8004208:	429a      	cmp	r2, r3
 800420a:	bfde      	ittt	le
 800420c:	2330      	movle	r3, #48	; 0x30
 800420e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004212:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004216:	ebac 0305 	sub.w	r3, ip, r5
 800421a:	6123      	str	r3, [r4, #16]
 800421c:	f8cd 8000 	str.w	r8, [sp]
 8004220:	463b      	mov	r3, r7
 8004222:	aa03      	add	r2, sp, #12
 8004224:	4621      	mov	r1, r4
 8004226:	4630      	mov	r0, r6
 8004228:	f7ff fef6 	bl	8004018 <_printf_common>
 800422c:	3001      	adds	r0, #1
 800422e:	d14d      	bne.n	80042cc <_printf_i+0x1c8>
 8004230:	f04f 30ff 	mov.w	r0, #4294967295
 8004234:	b005      	add	sp, #20
 8004236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800423a:	4839      	ldr	r0, [pc, #228]	; (8004320 <_printf_i+0x21c>)
 800423c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004240:	6813      	ldr	r3, [r2, #0]
 8004242:	6821      	ldr	r1, [r4, #0]
 8004244:	1d1d      	adds	r5, r3, #4
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6015      	str	r5, [r2, #0]
 800424a:	060a      	lsls	r2, r1, #24
 800424c:	d50b      	bpl.n	8004266 <_printf_i+0x162>
 800424e:	07ca      	lsls	r2, r1, #31
 8004250:	bf44      	itt	mi
 8004252:	f041 0120 	orrmi.w	r1, r1, #32
 8004256:	6021      	strmi	r1, [r4, #0]
 8004258:	b91b      	cbnz	r3, 8004262 <_printf_i+0x15e>
 800425a:	6822      	ldr	r2, [r4, #0]
 800425c:	f022 0220 	bic.w	r2, r2, #32
 8004260:	6022      	str	r2, [r4, #0]
 8004262:	2210      	movs	r2, #16
 8004264:	e7b7      	b.n	80041d6 <_printf_i+0xd2>
 8004266:	064d      	lsls	r5, r1, #25
 8004268:	bf48      	it	mi
 800426a:	b29b      	uxthmi	r3, r3
 800426c:	e7ef      	b.n	800424e <_printf_i+0x14a>
 800426e:	4665      	mov	r5, ip
 8004270:	fbb3 f1f2 	udiv	r1, r3, r2
 8004274:	fb02 3311 	mls	r3, r2, r1, r3
 8004278:	5cc3      	ldrb	r3, [r0, r3]
 800427a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800427e:	460b      	mov	r3, r1
 8004280:	2900      	cmp	r1, #0
 8004282:	d1f5      	bne.n	8004270 <_printf_i+0x16c>
 8004284:	e7b9      	b.n	80041fa <_printf_i+0xf6>
 8004286:	6813      	ldr	r3, [r2, #0]
 8004288:	6825      	ldr	r5, [r4, #0]
 800428a:	1d18      	adds	r0, r3, #4
 800428c:	6961      	ldr	r1, [r4, #20]
 800428e:	6010      	str	r0, [r2, #0]
 8004290:	0628      	lsls	r0, r5, #24
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	d501      	bpl.n	800429a <_printf_i+0x196>
 8004296:	6019      	str	r1, [r3, #0]
 8004298:	e002      	b.n	80042a0 <_printf_i+0x19c>
 800429a:	066a      	lsls	r2, r5, #25
 800429c:	d5fb      	bpl.n	8004296 <_printf_i+0x192>
 800429e:	8019      	strh	r1, [r3, #0]
 80042a0:	2300      	movs	r3, #0
 80042a2:	4665      	mov	r5, ip
 80042a4:	6123      	str	r3, [r4, #16]
 80042a6:	e7b9      	b.n	800421c <_printf_i+0x118>
 80042a8:	6813      	ldr	r3, [r2, #0]
 80042aa:	1d19      	adds	r1, r3, #4
 80042ac:	6011      	str	r1, [r2, #0]
 80042ae:	681d      	ldr	r5, [r3, #0]
 80042b0:	6862      	ldr	r2, [r4, #4]
 80042b2:	2100      	movs	r1, #0
 80042b4:	4628      	mov	r0, r5
 80042b6:	f002 fb77 	bl	80069a8 <memchr>
 80042ba:	b108      	cbz	r0, 80042c0 <_printf_i+0x1bc>
 80042bc:	1b40      	subs	r0, r0, r5
 80042be:	6060      	str	r0, [r4, #4]
 80042c0:	6863      	ldr	r3, [r4, #4]
 80042c2:	6123      	str	r3, [r4, #16]
 80042c4:	2300      	movs	r3, #0
 80042c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ca:	e7a7      	b.n	800421c <_printf_i+0x118>
 80042cc:	6923      	ldr	r3, [r4, #16]
 80042ce:	462a      	mov	r2, r5
 80042d0:	4639      	mov	r1, r7
 80042d2:	4630      	mov	r0, r6
 80042d4:	47c0      	blx	r8
 80042d6:	3001      	adds	r0, #1
 80042d8:	d0aa      	beq.n	8004230 <_printf_i+0x12c>
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	079b      	lsls	r3, r3, #30
 80042de:	d413      	bmi.n	8004308 <_printf_i+0x204>
 80042e0:	68e0      	ldr	r0, [r4, #12]
 80042e2:	9b03      	ldr	r3, [sp, #12]
 80042e4:	4298      	cmp	r0, r3
 80042e6:	bfb8      	it	lt
 80042e8:	4618      	movlt	r0, r3
 80042ea:	e7a3      	b.n	8004234 <_printf_i+0x130>
 80042ec:	2301      	movs	r3, #1
 80042ee:	464a      	mov	r2, r9
 80042f0:	4639      	mov	r1, r7
 80042f2:	4630      	mov	r0, r6
 80042f4:	47c0      	blx	r8
 80042f6:	3001      	adds	r0, #1
 80042f8:	d09a      	beq.n	8004230 <_printf_i+0x12c>
 80042fa:	3501      	adds	r5, #1
 80042fc:	68e3      	ldr	r3, [r4, #12]
 80042fe:	9a03      	ldr	r2, [sp, #12]
 8004300:	1a9b      	subs	r3, r3, r2
 8004302:	42ab      	cmp	r3, r5
 8004304:	dcf2      	bgt.n	80042ec <_printf_i+0x1e8>
 8004306:	e7eb      	b.n	80042e0 <_printf_i+0x1dc>
 8004308:	2500      	movs	r5, #0
 800430a:	f104 0919 	add.w	r9, r4, #25
 800430e:	e7f5      	b.n	80042fc <_printf_i+0x1f8>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1ac      	bne.n	800426e <_printf_i+0x16a>
 8004314:	7803      	ldrb	r3, [r0, #0]
 8004316:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800431a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800431e:	e76c      	b.n	80041fa <_printf_i+0xf6>
 8004320:	08007ef6 	.word	0x08007ef6
 8004324:	08007f07 	.word	0x08007f07

08004328 <_scanf_float>:
 8004328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800432c:	469a      	mov	sl, r3
 800432e:	688b      	ldr	r3, [r1, #8]
 8004330:	4616      	mov	r6, r2
 8004332:	1e5a      	subs	r2, r3, #1
 8004334:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004338:	bf88      	it	hi
 800433a:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800433e:	b087      	sub	sp, #28
 8004340:	bf85      	ittet	hi
 8004342:	189b      	addhi	r3, r3, r2
 8004344:	9301      	strhi	r3, [sp, #4]
 8004346:	2300      	movls	r3, #0
 8004348:	f240 135d 	movwhi	r3, #349	; 0x15d
 800434c:	4688      	mov	r8, r1
 800434e:	f04f 0b00 	mov.w	fp, #0
 8004352:	bf8c      	ite	hi
 8004354:	608b      	strhi	r3, [r1, #8]
 8004356:	9301      	strls	r3, [sp, #4]
 8004358:	680b      	ldr	r3, [r1, #0]
 800435a:	4607      	mov	r7, r0
 800435c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004360:	f848 3b1c 	str.w	r3, [r8], #28
 8004364:	460c      	mov	r4, r1
 8004366:	4645      	mov	r5, r8
 8004368:	465a      	mov	r2, fp
 800436a:	46d9      	mov	r9, fp
 800436c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004370:	f8cd b008 	str.w	fp, [sp, #8]
 8004374:	68a1      	ldr	r1, [r4, #8]
 8004376:	b181      	cbz	r1, 800439a <_scanf_float+0x72>
 8004378:	6833      	ldr	r3, [r6, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b49      	cmp	r3, #73	; 0x49
 800437e:	d071      	beq.n	8004464 <_scanf_float+0x13c>
 8004380:	d84d      	bhi.n	800441e <_scanf_float+0xf6>
 8004382:	2b39      	cmp	r3, #57	; 0x39
 8004384:	d840      	bhi.n	8004408 <_scanf_float+0xe0>
 8004386:	2b31      	cmp	r3, #49	; 0x31
 8004388:	f080 8088 	bcs.w	800449c <_scanf_float+0x174>
 800438c:	2b2d      	cmp	r3, #45	; 0x2d
 800438e:	f000 8090 	beq.w	80044b2 <_scanf_float+0x18a>
 8004392:	d815      	bhi.n	80043c0 <_scanf_float+0x98>
 8004394:	2b2b      	cmp	r3, #43	; 0x2b
 8004396:	f000 808c 	beq.w	80044b2 <_scanf_float+0x18a>
 800439a:	f1b9 0f00 	cmp.w	r9, #0
 800439e:	d003      	beq.n	80043a8 <_scanf_float+0x80>
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043a6:	6023      	str	r3, [r4, #0]
 80043a8:	3a01      	subs	r2, #1
 80043aa:	2a01      	cmp	r2, #1
 80043ac:	f200 80ea 	bhi.w	8004584 <_scanf_float+0x25c>
 80043b0:	4545      	cmp	r5, r8
 80043b2:	f200 80dc 	bhi.w	800456e <_scanf_float+0x246>
 80043b6:	2601      	movs	r6, #1
 80043b8:	4630      	mov	r0, r6
 80043ba:	b007      	add	sp, #28
 80043bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043c0:	2b2e      	cmp	r3, #46	; 0x2e
 80043c2:	f000 809f 	beq.w	8004504 <_scanf_float+0x1dc>
 80043c6:	2b30      	cmp	r3, #48	; 0x30
 80043c8:	d1e7      	bne.n	800439a <_scanf_float+0x72>
 80043ca:	6820      	ldr	r0, [r4, #0]
 80043cc:	f410 7f80 	tst.w	r0, #256	; 0x100
 80043d0:	d064      	beq.n	800449c <_scanf_float+0x174>
 80043d2:	9b01      	ldr	r3, [sp, #4]
 80043d4:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80043d8:	6020      	str	r0, [r4, #0]
 80043da:	f109 0901 	add.w	r9, r9, #1
 80043de:	b11b      	cbz	r3, 80043e8 <_scanf_float+0xc0>
 80043e0:	3b01      	subs	r3, #1
 80043e2:	3101      	adds	r1, #1
 80043e4:	9301      	str	r3, [sp, #4]
 80043e6:	60a1      	str	r1, [r4, #8]
 80043e8:	68a3      	ldr	r3, [r4, #8]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	60a3      	str	r3, [r4, #8]
 80043ee:	6923      	ldr	r3, [r4, #16]
 80043f0:	3301      	adds	r3, #1
 80043f2:	6123      	str	r3, [r4, #16]
 80043f4:	6873      	ldr	r3, [r6, #4]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	6073      	str	r3, [r6, #4]
 80043fc:	f340 80ac 	ble.w	8004558 <_scanf_float+0x230>
 8004400:	6833      	ldr	r3, [r6, #0]
 8004402:	3301      	adds	r3, #1
 8004404:	6033      	str	r3, [r6, #0]
 8004406:	e7b5      	b.n	8004374 <_scanf_float+0x4c>
 8004408:	2b45      	cmp	r3, #69	; 0x45
 800440a:	f000 8085 	beq.w	8004518 <_scanf_float+0x1f0>
 800440e:	2b46      	cmp	r3, #70	; 0x46
 8004410:	d06a      	beq.n	80044e8 <_scanf_float+0x1c0>
 8004412:	2b41      	cmp	r3, #65	; 0x41
 8004414:	d1c1      	bne.n	800439a <_scanf_float+0x72>
 8004416:	2a01      	cmp	r2, #1
 8004418:	d1bf      	bne.n	800439a <_scanf_float+0x72>
 800441a:	2202      	movs	r2, #2
 800441c:	e046      	b.n	80044ac <_scanf_float+0x184>
 800441e:	2b65      	cmp	r3, #101	; 0x65
 8004420:	d07a      	beq.n	8004518 <_scanf_float+0x1f0>
 8004422:	d818      	bhi.n	8004456 <_scanf_float+0x12e>
 8004424:	2b54      	cmp	r3, #84	; 0x54
 8004426:	d066      	beq.n	80044f6 <_scanf_float+0x1ce>
 8004428:	d811      	bhi.n	800444e <_scanf_float+0x126>
 800442a:	2b4e      	cmp	r3, #78	; 0x4e
 800442c:	d1b5      	bne.n	800439a <_scanf_float+0x72>
 800442e:	2a00      	cmp	r2, #0
 8004430:	d146      	bne.n	80044c0 <_scanf_float+0x198>
 8004432:	f1b9 0f00 	cmp.w	r9, #0
 8004436:	d145      	bne.n	80044c4 <_scanf_float+0x19c>
 8004438:	6821      	ldr	r1, [r4, #0]
 800443a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800443e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004442:	d13f      	bne.n	80044c4 <_scanf_float+0x19c>
 8004444:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004448:	6021      	str	r1, [r4, #0]
 800444a:	2201      	movs	r2, #1
 800444c:	e02e      	b.n	80044ac <_scanf_float+0x184>
 800444e:	2b59      	cmp	r3, #89	; 0x59
 8004450:	d01e      	beq.n	8004490 <_scanf_float+0x168>
 8004452:	2b61      	cmp	r3, #97	; 0x61
 8004454:	e7de      	b.n	8004414 <_scanf_float+0xec>
 8004456:	2b6e      	cmp	r3, #110	; 0x6e
 8004458:	d0e9      	beq.n	800442e <_scanf_float+0x106>
 800445a:	d815      	bhi.n	8004488 <_scanf_float+0x160>
 800445c:	2b66      	cmp	r3, #102	; 0x66
 800445e:	d043      	beq.n	80044e8 <_scanf_float+0x1c0>
 8004460:	2b69      	cmp	r3, #105	; 0x69
 8004462:	d19a      	bne.n	800439a <_scanf_float+0x72>
 8004464:	f1bb 0f00 	cmp.w	fp, #0
 8004468:	d138      	bne.n	80044dc <_scanf_float+0x1b4>
 800446a:	f1b9 0f00 	cmp.w	r9, #0
 800446e:	d197      	bne.n	80043a0 <_scanf_float+0x78>
 8004470:	6821      	ldr	r1, [r4, #0]
 8004472:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004476:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800447a:	d195      	bne.n	80043a8 <_scanf_float+0x80>
 800447c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004480:	6021      	str	r1, [r4, #0]
 8004482:	f04f 0b01 	mov.w	fp, #1
 8004486:	e011      	b.n	80044ac <_scanf_float+0x184>
 8004488:	2b74      	cmp	r3, #116	; 0x74
 800448a:	d034      	beq.n	80044f6 <_scanf_float+0x1ce>
 800448c:	2b79      	cmp	r3, #121	; 0x79
 800448e:	d184      	bne.n	800439a <_scanf_float+0x72>
 8004490:	f1bb 0f07 	cmp.w	fp, #7
 8004494:	d181      	bne.n	800439a <_scanf_float+0x72>
 8004496:	f04f 0b08 	mov.w	fp, #8
 800449a:	e007      	b.n	80044ac <_scanf_float+0x184>
 800449c:	eb12 0f0b 	cmn.w	r2, fp
 80044a0:	f47f af7b 	bne.w	800439a <_scanf_float+0x72>
 80044a4:	6821      	ldr	r1, [r4, #0]
 80044a6:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80044aa:	6021      	str	r1, [r4, #0]
 80044ac:	702b      	strb	r3, [r5, #0]
 80044ae:	3501      	adds	r5, #1
 80044b0:	e79a      	b.n	80043e8 <_scanf_float+0xc0>
 80044b2:	6821      	ldr	r1, [r4, #0]
 80044b4:	0608      	lsls	r0, r1, #24
 80044b6:	f57f af70 	bpl.w	800439a <_scanf_float+0x72>
 80044ba:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80044be:	e7f4      	b.n	80044aa <_scanf_float+0x182>
 80044c0:	2a02      	cmp	r2, #2
 80044c2:	d047      	beq.n	8004554 <_scanf_float+0x22c>
 80044c4:	f1bb 0f01 	cmp.w	fp, #1
 80044c8:	d003      	beq.n	80044d2 <_scanf_float+0x1aa>
 80044ca:	f1bb 0f04 	cmp.w	fp, #4
 80044ce:	f47f af64 	bne.w	800439a <_scanf_float+0x72>
 80044d2:	f10b 0b01 	add.w	fp, fp, #1
 80044d6:	fa5f fb8b 	uxtb.w	fp, fp
 80044da:	e7e7      	b.n	80044ac <_scanf_float+0x184>
 80044dc:	f1bb 0f03 	cmp.w	fp, #3
 80044e0:	d0f7      	beq.n	80044d2 <_scanf_float+0x1aa>
 80044e2:	f1bb 0f05 	cmp.w	fp, #5
 80044e6:	e7f2      	b.n	80044ce <_scanf_float+0x1a6>
 80044e8:	f1bb 0f02 	cmp.w	fp, #2
 80044ec:	f47f af55 	bne.w	800439a <_scanf_float+0x72>
 80044f0:	f04f 0b03 	mov.w	fp, #3
 80044f4:	e7da      	b.n	80044ac <_scanf_float+0x184>
 80044f6:	f1bb 0f06 	cmp.w	fp, #6
 80044fa:	f47f af4e 	bne.w	800439a <_scanf_float+0x72>
 80044fe:	f04f 0b07 	mov.w	fp, #7
 8004502:	e7d3      	b.n	80044ac <_scanf_float+0x184>
 8004504:	6821      	ldr	r1, [r4, #0]
 8004506:	0588      	lsls	r0, r1, #22
 8004508:	f57f af47 	bpl.w	800439a <_scanf_float+0x72>
 800450c:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004510:	6021      	str	r1, [r4, #0]
 8004512:	f8cd 9008 	str.w	r9, [sp, #8]
 8004516:	e7c9      	b.n	80044ac <_scanf_float+0x184>
 8004518:	6821      	ldr	r1, [r4, #0]
 800451a:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800451e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004522:	d006      	beq.n	8004532 <_scanf_float+0x20a>
 8004524:	0548      	lsls	r0, r1, #21
 8004526:	f57f af38 	bpl.w	800439a <_scanf_float+0x72>
 800452a:	f1b9 0f00 	cmp.w	r9, #0
 800452e:	f43f af3b 	beq.w	80043a8 <_scanf_float+0x80>
 8004532:	0588      	lsls	r0, r1, #22
 8004534:	bf58      	it	pl
 8004536:	9802      	ldrpl	r0, [sp, #8]
 8004538:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800453c:	bf58      	it	pl
 800453e:	eba9 0000 	subpl.w	r0, r9, r0
 8004542:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004546:	bf58      	it	pl
 8004548:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800454c:	6021      	str	r1, [r4, #0]
 800454e:	f04f 0900 	mov.w	r9, #0
 8004552:	e7ab      	b.n	80044ac <_scanf_float+0x184>
 8004554:	2203      	movs	r2, #3
 8004556:	e7a9      	b.n	80044ac <_scanf_float+0x184>
 8004558:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800455c:	4631      	mov	r1, r6
 800455e:	4638      	mov	r0, r7
 8004560:	9205      	str	r2, [sp, #20]
 8004562:	4798      	blx	r3
 8004564:	9a05      	ldr	r2, [sp, #20]
 8004566:	2800      	cmp	r0, #0
 8004568:	f43f af04 	beq.w	8004374 <_scanf_float+0x4c>
 800456c:	e715      	b.n	800439a <_scanf_float+0x72>
 800456e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004572:	4632      	mov	r2, r6
 8004574:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004578:	4638      	mov	r0, r7
 800457a:	4798      	blx	r3
 800457c:	6923      	ldr	r3, [r4, #16]
 800457e:	3b01      	subs	r3, #1
 8004580:	6123      	str	r3, [r4, #16]
 8004582:	e715      	b.n	80043b0 <_scanf_float+0x88>
 8004584:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004588:	2b06      	cmp	r3, #6
 800458a:	d80a      	bhi.n	80045a2 <_scanf_float+0x27a>
 800458c:	f1bb 0f02 	cmp.w	fp, #2
 8004590:	d967      	bls.n	8004662 <_scanf_float+0x33a>
 8004592:	f1ab 0b03 	sub.w	fp, fp, #3
 8004596:	fa5f fb8b 	uxtb.w	fp, fp
 800459a:	eba5 0b0b 	sub.w	fp, r5, fp
 800459e:	455d      	cmp	r5, fp
 80045a0:	d14a      	bne.n	8004638 <_scanf_float+0x310>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	05da      	lsls	r2, r3, #23
 80045a6:	d51f      	bpl.n	80045e8 <_scanf_float+0x2c0>
 80045a8:	055b      	lsls	r3, r3, #21
 80045aa:	d467      	bmi.n	800467c <_scanf_float+0x354>
 80045ac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80045b0:	6923      	ldr	r3, [r4, #16]
 80045b2:	2965      	cmp	r1, #101	; 0x65
 80045b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80045b8:	f105 3bff 	add.w	fp, r5, #4294967295
 80045bc:	6123      	str	r3, [r4, #16]
 80045be:	d00d      	beq.n	80045dc <_scanf_float+0x2b4>
 80045c0:	2945      	cmp	r1, #69	; 0x45
 80045c2:	d00b      	beq.n	80045dc <_scanf_float+0x2b4>
 80045c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045c8:	4632      	mov	r2, r6
 80045ca:	4638      	mov	r0, r7
 80045cc:	4798      	blx	r3
 80045ce:	6923      	ldr	r3, [r4, #16]
 80045d0:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80045d4:	3b01      	subs	r3, #1
 80045d6:	f1a5 0b02 	sub.w	fp, r5, #2
 80045da:	6123      	str	r3, [r4, #16]
 80045dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045e0:	4632      	mov	r2, r6
 80045e2:	4638      	mov	r0, r7
 80045e4:	4798      	blx	r3
 80045e6:	465d      	mov	r5, fp
 80045e8:	6826      	ldr	r6, [r4, #0]
 80045ea:	f016 0610 	ands.w	r6, r6, #16
 80045ee:	d176      	bne.n	80046de <_scanf_float+0x3b6>
 80045f0:	702e      	strb	r6, [r5, #0]
 80045f2:	6823      	ldr	r3, [r4, #0]
 80045f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045fc:	d141      	bne.n	8004682 <_scanf_float+0x35a>
 80045fe:	9b02      	ldr	r3, [sp, #8]
 8004600:	eba9 0303 	sub.w	r3, r9, r3
 8004604:	425a      	negs	r2, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d148      	bne.n	800469c <_scanf_float+0x374>
 800460a:	4641      	mov	r1, r8
 800460c:	2200      	movs	r2, #0
 800460e:	4638      	mov	r0, r7
 8004610:	f000 feca 	bl	80053a8 <_strtod_r>
 8004614:	6825      	ldr	r5, [r4, #0]
 8004616:	4680      	mov	r8, r0
 8004618:	f015 0f02 	tst.w	r5, #2
 800461c:	4689      	mov	r9, r1
 800461e:	f8da 3000 	ldr.w	r3, [sl]
 8004622:	d046      	beq.n	80046b2 <_scanf_float+0x38a>
 8004624:	1d1a      	adds	r2, r3, #4
 8004626:	f8ca 2000 	str.w	r2, [sl]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	e9c3 8900 	strd	r8, r9, [r3]
 8004630:	68e3      	ldr	r3, [r4, #12]
 8004632:	3301      	adds	r3, #1
 8004634:	60e3      	str	r3, [r4, #12]
 8004636:	e6bf      	b.n	80043b8 <_scanf_float+0x90>
 8004638:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800463c:	4632      	mov	r2, r6
 800463e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004642:	4638      	mov	r0, r7
 8004644:	4798      	blx	r3
 8004646:	6923      	ldr	r3, [r4, #16]
 8004648:	3b01      	subs	r3, #1
 800464a:	6123      	str	r3, [r4, #16]
 800464c:	e7a7      	b.n	800459e <_scanf_float+0x276>
 800464e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004652:	4632      	mov	r2, r6
 8004654:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004658:	4638      	mov	r0, r7
 800465a:	4798      	blx	r3
 800465c:	6923      	ldr	r3, [r4, #16]
 800465e:	3b01      	subs	r3, #1
 8004660:	6123      	str	r3, [r4, #16]
 8004662:	4545      	cmp	r5, r8
 8004664:	d8f3      	bhi.n	800464e <_scanf_float+0x326>
 8004666:	e6a6      	b.n	80043b6 <_scanf_float+0x8e>
 8004668:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800466c:	4632      	mov	r2, r6
 800466e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004672:	4638      	mov	r0, r7
 8004674:	4798      	blx	r3
 8004676:	6923      	ldr	r3, [r4, #16]
 8004678:	3b01      	subs	r3, #1
 800467a:	6123      	str	r3, [r4, #16]
 800467c:	4545      	cmp	r5, r8
 800467e:	d8f3      	bhi.n	8004668 <_scanf_float+0x340>
 8004680:	e699      	b.n	80043b6 <_scanf_float+0x8e>
 8004682:	9b03      	ldr	r3, [sp, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0c0      	beq.n	800460a <_scanf_float+0x2e2>
 8004688:	9904      	ldr	r1, [sp, #16]
 800468a:	230a      	movs	r3, #10
 800468c:	4632      	mov	r2, r6
 800468e:	3101      	adds	r1, #1
 8004690:	4638      	mov	r0, r7
 8004692:	f000 ff15 	bl	80054c0 <_strtol_r>
 8004696:	9b03      	ldr	r3, [sp, #12]
 8004698:	9d04      	ldr	r5, [sp, #16]
 800469a:	1ac2      	subs	r2, r0, r3
 800469c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80046a0:	429d      	cmp	r5, r3
 80046a2:	bf28      	it	cs
 80046a4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80046a8:	490e      	ldr	r1, [pc, #56]	; (80046e4 <_scanf_float+0x3bc>)
 80046aa:	4628      	mov	r0, r5
 80046ac:	f000 f838 	bl	8004720 <siprintf>
 80046b0:	e7ab      	b.n	800460a <_scanf_float+0x2e2>
 80046b2:	1d1f      	adds	r7, r3, #4
 80046b4:	f015 0504 	ands.w	r5, r5, #4
 80046b8:	f8ca 7000 	str.w	r7, [sl]
 80046bc:	d1b5      	bne.n	800462a <_scanf_float+0x302>
 80046be:	681f      	ldr	r7, [r3, #0]
 80046c0:	4602      	mov	r2, r0
 80046c2:	460b      	mov	r3, r1
 80046c4:	f7fc fa0e 	bl	8000ae4 <__aeabi_dcmpun>
 80046c8:	b120      	cbz	r0, 80046d4 <_scanf_float+0x3ac>
 80046ca:	4628      	mov	r0, r5
 80046cc:	f000 f824 	bl	8004718 <nanf>
 80046d0:	6038      	str	r0, [r7, #0]
 80046d2:	e7ad      	b.n	8004630 <_scanf_float+0x308>
 80046d4:	4640      	mov	r0, r8
 80046d6:	4649      	mov	r1, r9
 80046d8:	f7fc fa62 	bl	8000ba0 <__aeabi_d2f>
 80046dc:	e7f8      	b.n	80046d0 <_scanf_float+0x3a8>
 80046de:	2600      	movs	r6, #0
 80046e0:	e66a      	b.n	80043b8 <_scanf_float+0x90>
 80046e2:	bf00      	nop
 80046e4:	08007f18 	.word	0x08007f18

080046e8 <iprintf>:
 80046e8:	b40f      	push	{r0, r1, r2, r3}
 80046ea:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <iprintf+0x2c>)
 80046ec:	b513      	push	{r0, r1, r4, lr}
 80046ee:	681c      	ldr	r4, [r3, #0]
 80046f0:	b124      	cbz	r4, 80046fc <iprintf+0x14>
 80046f2:	69a3      	ldr	r3, [r4, #24]
 80046f4:	b913      	cbnz	r3, 80046fc <iprintf+0x14>
 80046f6:	4620      	mov	r0, r4
 80046f8:	f001 fd76 	bl	80061e8 <__sinit>
 80046fc:	ab05      	add	r3, sp, #20
 80046fe:	9a04      	ldr	r2, [sp, #16]
 8004700:	68a1      	ldr	r1, [r4, #8]
 8004702:	4620      	mov	r0, r4
 8004704:	9301      	str	r3, [sp, #4]
 8004706:	f002 ff8f 	bl	8007628 <_vfiprintf_r>
 800470a:	b002      	add	sp, #8
 800470c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004710:	b004      	add	sp, #16
 8004712:	4770      	bx	lr
 8004714:	2000000c 	.word	0x2000000c

08004718 <nanf>:
 8004718:	4800      	ldr	r0, [pc, #0]	; (800471c <nanf+0x4>)
 800471a:	4770      	bx	lr
 800471c:	7fc00000 	.word	0x7fc00000

08004720 <siprintf>:
 8004720:	b40e      	push	{r1, r2, r3}
 8004722:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004726:	b500      	push	{lr}
 8004728:	b09c      	sub	sp, #112	; 0x70
 800472a:	ab1d      	add	r3, sp, #116	; 0x74
 800472c:	9002      	str	r0, [sp, #8]
 800472e:	9006      	str	r0, [sp, #24]
 8004730:	9107      	str	r1, [sp, #28]
 8004732:	9104      	str	r1, [sp, #16]
 8004734:	4808      	ldr	r0, [pc, #32]	; (8004758 <siprintf+0x38>)
 8004736:	4909      	ldr	r1, [pc, #36]	; (800475c <siprintf+0x3c>)
 8004738:	f853 2b04 	ldr.w	r2, [r3], #4
 800473c:	9105      	str	r1, [sp, #20]
 800473e:	6800      	ldr	r0, [r0, #0]
 8004740:	a902      	add	r1, sp, #8
 8004742:	9301      	str	r3, [sp, #4]
 8004744:	f002 fe50 	bl	80073e8 <_svfiprintf_r>
 8004748:	2200      	movs	r2, #0
 800474a:	9b02      	ldr	r3, [sp, #8]
 800474c:	701a      	strb	r2, [r3, #0]
 800474e:	b01c      	add	sp, #112	; 0x70
 8004750:	f85d eb04 	ldr.w	lr, [sp], #4
 8004754:	b003      	add	sp, #12
 8004756:	4770      	bx	lr
 8004758:	2000000c 	.word	0x2000000c
 800475c:	ffff0208 	.word	0xffff0208

08004760 <sulp>:
 8004760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004764:	460f      	mov	r7, r1
 8004766:	4690      	mov	r8, r2
 8004768:	f002 fc02 	bl	8006f70 <__ulp>
 800476c:	4604      	mov	r4, r0
 800476e:	460d      	mov	r5, r1
 8004770:	f1b8 0f00 	cmp.w	r8, #0
 8004774:	d011      	beq.n	800479a <sulp+0x3a>
 8004776:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800477a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800477e:	2b00      	cmp	r3, #0
 8004780:	dd0b      	ble.n	800479a <sulp+0x3a>
 8004782:	2400      	movs	r4, #0
 8004784:	051b      	lsls	r3, r3, #20
 8004786:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800478a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800478e:	4622      	mov	r2, r4
 8004790:	462b      	mov	r3, r5
 8004792:	f7fb ff0d 	bl	80005b0 <__aeabi_dmul>
 8004796:	4604      	mov	r4, r0
 8004798:	460d      	mov	r5, r1
 800479a:	4620      	mov	r0, r4
 800479c:	4629      	mov	r1, r5
 800479e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047a2:	0000      	movs	r0, r0
 80047a4:	0000      	movs	r0, r0
	...

080047a8 <_strtod_l>:
 80047a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ac:	461f      	mov	r7, r3
 80047ae:	2300      	movs	r3, #0
 80047b0:	b0a1      	sub	sp, #132	; 0x84
 80047b2:	4683      	mov	fp, r0
 80047b4:	4638      	mov	r0, r7
 80047b6:	460e      	mov	r6, r1
 80047b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80047ba:	931c      	str	r3, [sp, #112]	; 0x70
 80047bc:	f002 f8c9 	bl	8006952 <__localeconv_l>
 80047c0:	4680      	mov	r8, r0
 80047c2:	6800      	ldr	r0, [r0, #0]
 80047c4:	f7fb fd30 	bl	8000228 <strlen>
 80047c8:	f04f 0900 	mov.w	r9, #0
 80047cc:	4604      	mov	r4, r0
 80047ce:	f04f 0a00 	mov.w	sl, #0
 80047d2:	961b      	str	r6, [sp, #108]	; 0x6c
 80047d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80047d6:	781a      	ldrb	r2, [r3, #0]
 80047d8:	2a0d      	cmp	r2, #13
 80047da:	d832      	bhi.n	8004842 <_strtod_l+0x9a>
 80047dc:	2a09      	cmp	r2, #9
 80047de:	d236      	bcs.n	800484e <_strtod_l+0xa6>
 80047e0:	2a00      	cmp	r2, #0
 80047e2:	d03e      	beq.n	8004862 <_strtod_l+0xba>
 80047e4:	2300      	movs	r3, #0
 80047e6:	930d      	str	r3, [sp, #52]	; 0x34
 80047e8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80047ea:	782b      	ldrb	r3, [r5, #0]
 80047ec:	2b30      	cmp	r3, #48	; 0x30
 80047ee:	f040 80ac 	bne.w	800494a <_strtod_l+0x1a2>
 80047f2:	786b      	ldrb	r3, [r5, #1]
 80047f4:	2b58      	cmp	r3, #88	; 0x58
 80047f6:	d001      	beq.n	80047fc <_strtod_l+0x54>
 80047f8:	2b78      	cmp	r3, #120	; 0x78
 80047fa:	d167      	bne.n	80048cc <_strtod_l+0x124>
 80047fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047fe:	9702      	str	r7, [sp, #8]
 8004800:	9301      	str	r3, [sp, #4]
 8004802:	ab1c      	add	r3, sp, #112	; 0x70
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	4a89      	ldr	r2, [pc, #548]	; (8004a2c <_strtod_l+0x284>)
 8004808:	ab1d      	add	r3, sp, #116	; 0x74
 800480a:	a91b      	add	r1, sp, #108	; 0x6c
 800480c:	4658      	mov	r0, fp
 800480e:	f001 fdc5 	bl	800639c <__gethex>
 8004812:	f010 0407 	ands.w	r4, r0, #7
 8004816:	4606      	mov	r6, r0
 8004818:	d005      	beq.n	8004826 <_strtod_l+0x7e>
 800481a:	2c06      	cmp	r4, #6
 800481c:	d12b      	bne.n	8004876 <_strtod_l+0xce>
 800481e:	2300      	movs	r3, #0
 8004820:	3501      	adds	r5, #1
 8004822:	951b      	str	r5, [sp, #108]	; 0x6c
 8004824:	930d      	str	r3, [sp, #52]	; 0x34
 8004826:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004828:	2b00      	cmp	r3, #0
 800482a:	f040 85a6 	bne.w	800537a <_strtod_l+0xbd2>
 800482e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004830:	b1e3      	cbz	r3, 800486c <_strtod_l+0xc4>
 8004832:	464a      	mov	r2, r9
 8004834:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004838:	4610      	mov	r0, r2
 800483a:	4619      	mov	r1, r3
 800483c:	b021      	add	sp, #132	; 0x84
 800483e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004842:	2a2b      	cmp	r2, #43	; 0x2b
 8004844:	d015      	beq.n	8004872 <_strtod_l+0xca>
 8004846:	2a2d      	cmp	r2, #45	; 0x2d
 8004848:	d004      	beq.n	8004854 <_strtod_l+0xac>
 800484a:	2a20      	cmp	r2, #32
 800484c:	d1ca      	bne.n	80047e4 <_strtod_l+0x3c>
 800484e:	3301      	adds	r3, #1
 8004850:	931b      	str	r3, [sp, #108]	; 0x6c
 8004852:	e7bf      	b.n	80047d4 <_strtod_l+0x2c>
 8004854:	2201      	movs	r2, #1
 8004856:	920d      	str	r2, [sp, #52]	; 0x34
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	921b      	str	r2, [sp, #108]	; 0x6c
 800485c:	785b      	ldrb	r3, [r3, #1]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1c2      	bne.n	80047e8 <_strtod_l+0x40>
 8004862:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004864:	961b      	str	r6, [sp, #108]	; 0x6c
 8004866:	2b00      	cmp	r3, #0
 8004868:	f040 8585 	bne.w	8005376 <_strtod_l+0xbce>
 800486c:	464a      	mov	r2, r9
 800486e:	4653      	mov	r3, sl
 8004870:	e7e2      	b.n	8004838 <_strtod_l+0x90>
 8004872:	2200      	movs	r2, #0
 8004874:	e7ef      	b.n	8004856 <_strtod_l+0xae>
 8004876:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004878:	b13a      	cbz	r2, 800488a <_strtod_l+0xe2>
 800487a:	2135      	movs	r1, #53	; 0x35
 800487c:	a81e      	add	r0, sp, #120	; 0x78
 800487e:	f002 fc6a 	bl	8007156 <__copybits>
 8004882:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004884:	4658      	mov	r0, fp
 8004886:	f002 f8dc 	bl	8006a42 <_Bfree>
 800488a:	3c01      	subs	r4, #1
 800488c:	2c04      	cmp	r4, #4
 800488e:	d806      	bhi.n	800489e <_strtod_l+0xf6>
 8004890:	e8df f004 	tbb	[pc, r4]
 8004894:	1714030a 	.word	0x1714030a
 8004898:	0a          	.byte	0x0a
 8004899:	00          	.byte	0x00
 800489a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 800489e:	0731      	lsls	r1, r6, #28
 80048a0:	d5c1      	bpl.n	8004826 <_strtod_l+0x7e>
 80048a2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80048a6:	e7be      	b.n	8004826 <_strtod_l+0x7e>
 80048a8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80048aa:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80048ae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80048b2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048b6:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 80048ba:	e7f0      	b.n	800489e <_strtod_l+0xf6>
 80048bc:	f8df a170 	ldr.w	sl, [pc, #368]	; 8004a30 <_strtod_l+0x288>
 80048c0:	e7ed      	b.n	800489e <_strtod_l+0xf6>
 80048c2:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 80048c6:	f04f 39ff 	mov.w	r9, #4294967295
 80048ca:	e7e8      	b.n	800489e <_strtod_l+0xf6>
 80048cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80048d2:	785b      	ldrb	r3, [r3, #1]
 80048d4:	2b30      	cmp	r3, #48	; 0x30
 80048d6:	d0f9      	beq.n	80048cc <_strtod_l+0x124>
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0a4      	beq.n	8004826 <_strtod_l+0x7e>
 80048dc:	2301      	movs	r3, #1
 80048de:	2500      	movs	r5, #0
 80048e0:	220a      	movs	r2, #10
 80048e2:	9307      	str	r3, [sp, #28]
 80048e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048e6:	9506      	str	r5, [sp, #24]
 80048e8:	9308      	str	r3, [sp, #32]
 80048ea:	9504      	str	r5, [sp, #16]
 80048ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80048ee:	7807      	ldrb	r7, [r0, #0]
 80048f0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80048f4:	b2d9      	uxtb	r1, r3
 80048f6:	2909      	cmp	r1, #9
 80048f8:	d929      	bls.n	800494e <_strtod_l+0x1a6>
 80048fa:	4622      	mov	r2, r4
 80048fc:	f8d8 1000 	ldr.w	r1, [r8]
 8004900:	f002 fffb 	bl	80078fa <strncmp>
 8004904:	2800      	cmp	r0, #0
 8004906:	d031      	beq.n	800496c <_strtod_l+0x1c4>
 8004908:	2000      	movs	r0, #0
 800490a:	463b      	mov	r3, r7
 800490c:	4602      	mov	r2, r0
 800490e:	9c04      	ldr	r4, [sp, #16]
 8004910:	9005      	str	r0, [sp, #20]
 8004912:	2b65      	cmp	r3, #101	; 0x65
 8004914:	d001      	beq.n	800491a <_strtod_l+0x172>
 8004916:	2b45      	cmp	r3, #69	; 0x45
 8004918:	d114      	bne.n	8004944 <_strtod_l+0x19c>
 800491a:	b924      	cbnz	r4, 8004926 <_strtod_l+0x17e>
 800491c:	b910      	cbnz	r0, 8004924 <_strtod_l+0x17c>
 800491e:	9b07      	ldr	r3, [sp, #28]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d09e      	beq.n	8004862 <_strtod_l+0xba>
 8004924:	2400      	movs	r4, #0
 8004926:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004928:	1c73      	adds	r3, r6, #1
 800492a:	931b      	str	r3, [sp, #108]	; 0x6c
 800492c:	7873      	ldrb	r3, [r6, #1]
 800492e:	2b2b      	cmp	r3, #43	; 0x2b
 8004930:	d078      	beq.n	8004a24 <_strtod_l+0x27c>
 8004932:	2b2d      	cmp	r3, #45	; 0x2d
 8004934:	d070      	beq.n	8004a18 <_strtod_l+0x270>
 8004936:	f04f 0c00 	mov.w	ip, #0
 800493a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800493e:	2f09      	cmp	r7, #9
 8004940:	d97c      	bls.n	8004a3c <_strtod_l+0x294>
 8004942:	961b      	str	r6, [sp, #108]	; 0x6c
 8004944:	f04f 0e00 	mov.w	lr, #0
 8004948:	e09a      	b.n	8004a80 <_strtod_l+0x2d8>
 800494a:	2300      	movs	r3, #0
 800494c:	e7c7      	b.n	80048de <_strtod_l+0x136>
 800494e:	9904      	ldr	r1, [sp, #16]
 8004950:	3001      	adds	r0, #1
 8004952:	2908      	cmp	r1, #8
 8004954:	bfd7      	itett	le
 8004956:	9906      	ldrle	r1, [sp, #24]
 8004958:	fb02 3505 	mlagt	r5, r2, r5, r3
 800495c:	fb02 3301 	mlale	r3, r2, r1, r3
 8004960:	9306      	strle	r3, [sp, #24]
 8004962:	9b04      	ldr	r3, [sp, #16]
 8004964:	901b      	str	r0, [sp, #108]	; 0x6c
 8004966:	3301      	adds	r3, #1
 8004968:	9304      	str	r3, [sp, #16]
 800496a:	e7bf      	b.n	80048ec <_strtod_l+0x144>
 800496c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800496e:	191a      	adds	r2, r3, r4
 8004970:	921b      	str	r2, [sp, #108]	; 0x6c
 8004972:	9a04      	ldr	r2, [sp, #16]
 8004974:	5d1b      	ldrb	r3, [r3, r4]
 8004976:	2a00      	cmp	r2, #0
 8004978:	d037      	beq.n	80049ea <_strtod_l+0x242>
 800497a:	4602      	mov	r2, r0
 800497c:	9c04      	ldr	r4, [sp, #16]
 800497e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004982:	2909      	cmp	r1, #9
 8004984:	d913      	bls.n	80049ae <_strtod_l+0x206>
 8004986:	2101      	movs	r1, #1
 8004988:	9105      	str	r1, [sp, #20]
 800498a:	e7c2      	b.n	8004912 <_strtod_l+0x16a>
 800498c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800498e:	3001      	adds	r0, #1
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	921b      	str	r2, [sp, #108]	; 0x6c
 8004994:	785b      	ldrb	r3, [r3, #1]
 8004996:	2b30      	cmp	r3, #48	; 0x30
 8004998:	d0f8      	beq.n	800498c <_strtod_l+0x1e4>
 800499a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800499e:	2a08      	cmp	r2, #8
 80049a0:	f200 84f0 	bhi.w	8005384 <_strtod_l+0xbdc>
 80049a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80049a6:	9208      	str	r2, [sp, #32]
 80049a8:	4602      	mov	r2, r0
 80049aa:	2000      	movs	r0, #0
 80049ac:	4604      	mov	r4, r0
 80049ae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80049b2:	f100 0101 	add.w	r1, r0, #1
 80049b6:	d012      	beq.n	80049de <_strtod_l+0x236>
 80049b8:	440a      	add	r2, r1
 80049ba:	270a      	movs	r7, #10
 80049bc:	4621      	mov	r1, r4
 80049be:	eb00 0c04 	add.w	ip, r0, r4
 80049c2:	458c      	cmp	ip, r1
 80049c4:	d113      	bne.n	80049ee <_strtod_l+0x246>
 80049c6:	1821      	adds	r1, r4, r0
 80049c8:	2908      	cmp	r1, #8
 80049ca:	f104 0401 	add.w	r4, r4, #1
 80049ce:	4404      	add	r4, r0
 80049d0:	dc19      	bgt.n	8004a06 <_strtod_l+0x25e>
 80049d2:	210a      	movs	r1, #10
 80049d4:	9b06      	ldr	r3, [sp, #24]
 80049d6:	fb01 e303 	mla	r3, r1, r3, lr
 80049da:	9306      	str	r3, [sp, #24]
 80049dc:	2100      	movs	r1, #0
 80049de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80049e0:	1c58      	adds	r0, r3, #1
 80049e2:	901b      	str	r0, [sp, #108]	; 0x6c
 80049e4:	785b      	ldrb	r3, [r3, #1]
 80049e6:	4608      	mov	r0, r1
 80049e8:	e7c9      	b.n	800497e <_strtod_l+0x1d6>
 80049ea:	9804      	ldr	r0, [sp, #16]
 80049ec:	e7d3      	b.n	8004996 <_strtod_l+0x1ee>
 80049ee:	2908      	cmp	r1, #8
 80049f0:	f101 0101 	add.w	r1, r1, #1
 80049f4:	dc03      	bgt.n	80049fe <_strtod_l+0x256>
 80049f6:	9b06      	ldr	r3, [sp, #24]
 80049f8:	437b      	muls	r3, r7
 80049fa:	9306      	str	r3, [sp, #24]
 80049fc:	e7e1      	b.n	80049c2 <_strtod_l+0x21a>
 80049fe:	2910      	cmp	r1, #16
 8004a00:	bfd8      	it	le
 8004a02:	437d      	mulle	r5, r7
 8004a04:	e7dd      	b.n	80049c2 <_strtod_l+0x21a>
 8004a06:	2c10      	cmp	r4, #16
 8004a08:	bfdc      	itt	le
 8004a0a:	210a      	movle	r1, #10
 8004a0c:	fb01 e505 	mlale	r5, r1, r5, lr
 8004a10:	e7e4      	b.n	80049dc <_strtod_l+0x234>
 8004a12:	2301      	movs	r3, #1
 8004a14:	9305      	str	r3, [sp, #20]
 8004a16:	e781      	b.n	800491c <_strtod_l+0x174>
 8004a18:	f04f 0c01 	mov.w	ip, #1
 8004a1c:	1cb3      	adds	r3, r6, #2
 8004a1e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004a20:	78b3      	ldrb	r3, [r6, #2]
 8004a22:	e78a      	b.n	800493a <_strtod_l+0x192>
 8004a24:	f04f 0c00 	mov.w	ip, #0
 8004a28:	e7f8      	b.n	8004a1c <_strtod_l+0x274>
 8004a2a:	bf00      	nop
 8004a2c:	08007f20 	.word	0x08007f20
 8004a30:	7ff00000 	.word	0x7ff00000
 8004a34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a36:	1c5f      	adds	r7, r3, #1
 8004a38:	971b      	str	r7, [sp, #108]	; 0x6c
 8004a3a:	785b      	ldrb	r3, [r3, #1]
 8004a3c:	2b30      	cmp	r3, #48	; 0x30
 8004a3e:	d0f9      	beq.n	8004a34 <_strtod_l+0x28c>
 8004a40:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8004a44:	2f08      	cmp	r7, #8
 8004a46:	f63f af7d 	bhi.w	8004944 <_strtod_l+0x19c>
 8004a4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004a4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a50:	9309      	str	r3, [sp, #36]	; 0x24
 8004a52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a54:	1c5f      	adds	r7, r3, #1
 8004a56:	971b      	str	r7, [sp, #108]	; 0x6c
 8004a58:	785b      	ldrb	r3, [r3, #1]
 8004a5a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004a5e:	f1b8 0f09 	cmp.w	r8, #9
 8004a62:	d937      	bls.n	8004ad4 <_strtod_l+0x32c>
 8004a64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a66:	1a7f      	subs	r7, r7, r1
 8004a68:	2f08      	cmp	r7, #8
 8004a6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8004a6e:	dc37      	bgt.n	8004ae0 <_strtod_l+0x338>
 8004a70:	45be      	cmp	lr, r7
 8004a72:	bfa8      	it	ge
 8004a74:	46be      	movge	lr, r7
 8004a76:	f1bc 0f00 	cmp.w	ip, #0
 8004a7a:	d001      	beq.n	8004a80 <_strtod_l+0x2d8>
 8004a7c:	f1ce 0e00 	rsb	lr, lr, #0
 8004a80:	2c00      	cmp	r4, #0
 8004a82:	d151      	bne.n	8004b28 <_strtod_l+0x380>
 8004a84:	2800      	cmp	r0, #0
 8004a86:	f47f aece 	bne.w	8004826 <_strtod_l+0x7e>
 8004a8a:	9a07      	ldr	r2, [sp, #28]
 8004a8c:	2a00      	cmp	r2, #0
 8004a8e:	f47f aeca 	bne.w	8004826 <_strtod_l+0x7e>
 8004a92:	9a05      	ldr	r2, [sp, #20]
 8004a94:	2a00      	cmp	r2, #0
 8004a96:	f47f aee4 	bne.w	8004862 <_strtod_l+0xba>
 8004a9a:	2b4e      	cmp	r3, #78	; 0x4e
 8004a9c:	d027      	beq.n	8004aee <_strtod_l+0x346>
 8004a9e:	dc21      	bgt.n	8004ae4 <_strtod_l+0x33c>
 8004aa0:	2b49      	cmp	r3, #73	; 0x49
 8004aa2:	f47f aede 	bne.w	8004862 <_strtod_l+0xba>
 8004aa6:	49a4      	ldr	r1, [pc, #656]	; (8004d38 <_strtod_l+0x590>)
 8004aa8:	a81b      	add	r0, sp, #108	; 0x6c
 8004aaa:	f001 feab 	bl	8006804 <__match>
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	f43f aed7 	beq.w	8004862 <_strtod_l+0xba>
 8004ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ab6:	49a1      	ldr	r1, [pc, #644]	; (8004d3c <_strtod_l+0x594>)
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	a81b      	add	r0, sp, #108	; 0x6c
 8004abc:	931b      	str	r3, [sp, #108]	; 0x6c
 8004abe:	f001 fea1 	bl	8006804 <__match>
 8004ac2:	b910      	cbnz	r0, 8004aca <_strtod_l+0x322>
 8004ac4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	931b      	str	r3, [sp, #108]	; 0x6c
 8004aca:	f8df a284 	ldr.w	sl, [pc, #644]	; 8004d50 <_strtod_l+0x5a8>
 8004ace:	f04f 0900 	mov.w	r9, #0
 8004ad2:	e6a8      	b.n	8004826 <_strtod_l+0x7e>
 8004ad4:	210a      	movs	r1, #10
 8004ad6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004ada:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004ade:	e7b8      	b.n	8004a52 <_strtod_l+0x2aa>
 8004ae0:	46be      	mov	lr, r7
 8004ae2:	e7c8      	b.n	8004a76 <_strtod_l+0x2ce>
 8004ae4:	2b69      	cmp	r3, #105	; 0x69
 8004ae6:	d0de      	beq.n	8004aa6 <_strtod_l+0x2fe>
 8004ae8:	2b6e      	cmp	r3, #110	; 0x6e
 8004aea:	f47f aeba 	bne.w	8004862 <_strtod_l+0xba>
 8004aee:	4994      	ldr	r1, [pc, #592]	; (8004d40 <_strtod_l+0x598>)
 8004af0:	a81b      	add	r0, sp, #108	; 0x6c
 8004af2:	f001 fe87 	bl	8006804 <__match>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	f43f aeb3 	beq.w	8004862 <_strtod_l+0xba>
 8004afc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	2b28      	cmp	r3, #40	; 0x28
 8004b02:	d10e      	bne.n	8004b22 <_strtod_l+0x37a>
 8004b04:	aa1e      	add	r2, sp, #120	; 0x78
 8004b06:	498f      	ldr	r1, [pc, #572]	; (8004d44 <_strtod_l+0x59c>)
 8004b08:	a81b      	add	r0, sp, #108	; 0x6c
 8004b0a:	f001 fe8f 	bl	800682c <__hexnan>
 8004b0e:	2805      	cmp	r0, #5
 8004b10:	d107      	bne.n	8004b22 <_strtod_l+0x37a>
 8004b12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004b14:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8004b18:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8004b1c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8004b20:	e681      	b.n	8004826 <_strtod_l+0x7e>
 8004b22:	f8df a234 	ldr.w	sl, [pc, #564]	; 8004d58 <_strtod_l+0x5b0>
 8004b26:	e7d2      	b.n	8004ace <_strtod_l+0x326>
 8004b28:	ebae 0302 	sub.w	r3, lr, r2
 8004b2c:	9307      	str	r3, [sp, #28]
 8004b2e:	9b04      	ldr	r3, [sp, #16]
 8004b30:	9806      	ldr	r0, [sp, #24]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	bf08      	it	eq
 8004b36:	4623      	moveq	r3, r4
 8004b38:	2c10      	cmp	r4, #16
 8004b3a:	9304      	str	r3, [sp, #16]
 8004b3c:	46a0      	mov	r8, r4
 8004b3e:	bfa8      	it	ge
 8004b40:	f04f 0810 	movge.w	r8, #16
 8004b44:	f7fb fcba 	bl	80004bc <__aeabi_ui2d>
 8004b48:	2c09      	cmp	r4, #9
 8004b4a:	4681      	mov	r9, r0
 8004b4c:	468a      	mov	sl, r1
 8004b4e:	dc13      	bgt.n	8004b78 <_strtod_l+0x3d0>
 8004b50:	9b07      	ldr	r3, [sp, #28]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f43f ae67 	beq.w	8004826 <_strtod_l+0x7e>
 8004b58:	9b07      	ldr	r3, [sp, #28]
 8004b5a:	dd7e      	ble.n	8004c5a <_strtod_l+0x4b2>
 8004b5c:	2b16      	cmp	r3, #22
 8004b5e:	dc65      	bgt.n	8004c2c <_strtod_l+0x484>
 8004b60:	4a79      	ldr	r2, [pc, #484]	; (8004d48 <_strtod_l+0x5a0>)
 8004b62:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8004b66:	464a      	mov	r2, r9
 8004b68:	e9de 0100 	ldrd	r0, r1, [lr]
 8004b6c:	4653      	mov	r3, sl
 8004b6e:	f7fb fd1f 	bl	80005b0 <__aeabi_dmul>
 8004b72:	4681      	mov	r9, r0
 8004b74:	468a      	mov	sl, r1
 8004b76:	e656      	b.n	8004826 <_strtod_l+0x7e>
 8004b78:	4b73      	ldr	r3, [pc, #460]	; (8004d48 <_strtod_l+0x5a0>)
 8004b7a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004b7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004b82:	f7fb fd15 	bl	80005b0 <__aeabi_dmul>
 8004b86:	4606      	mov	r6, r0
 8004b88:	4628      	mov	r0, r5
 8004b8a:	460f      	mov	r7, r1
 8004b8c:	f7fb fc96 	bl	80004bc <__aeabi_ui2d>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4630      	mov	r0, r6
 8004b96:	4639      	mov	r1, r7
 8004b98:	f7fb fb54 	bl	8000244 <__adddf3>
 8004b9c:	2c0f      	cmp	r4, #15
 8004b9e:	4681      	mov	r9, r0
 8004ba0:	468a      	mov	sl, r1
 8004ba2:	ddd5      	ble.n	8004b50 <_strtod_l+0x3a8>
 8004ba4:	9b07      	ldr	r3, [sp, #28]
 8004ba6:	eba4 0808 	sub.w	r8, r4, r8
 8004baa:	4498      	add	r8, r3
 8004bac:	f1b8 0f00 	cmp.w	r8, #0
 8004bb0:	f340 809a 	ble.w	8004ce8 <_strtod_l+0x540>
 8004bb4:	f018 030f 	ands.w	r3, r8, #15
 8004bb8:	d00a      	beq.n	8004bd0 <_strtod_l+0x428>
 8004bba:	4963      	ldr	r1, [pc, #396]	; (8004d48 <_strtod_l+0x5a0>)
 8004bbc:	464a      	mov	r2, r9
 8004bbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004bc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bc6:	4653      	mov	r3, sl
 8004bc8:	f7fb fcf2 	bl	80005b0 <__aeabi_dmul>
 8004bcc:	4681      	mov	r9, r0
 8004bce:	468a      	mov	sl, r1
 8004bd0:	f038 080f 	bics.w	r8, r8, #15
 8004bd4:	d077      	beq.n	8004cc6 <_strtod_l+0x51e>
 8004bd6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004bda:	dd4b      	ble.n	8004c74 <_strtod_l+0x4cc>
 8004bdc:	f04f 0800 	mov.w	r8, #0
 8004be0:	f8cd 8010 	str.w	r8, [sp, #16]
 8004be4:	f8cd 8020 	str.w	r8, [sp, #32]
 8004be8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bec:	2322      	movs	r3, #34	; 0x22
 8004bee:	f04f 0900 	mov.w	r9, #0
 8004bf2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8004d50 <_strtod_l+0x5a8>
 8004bf6:	f8cb 3000 	str.w	r3, [fp]
 8004bfa:	9b08      	ldr	r3, [sp, #32]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f43f ae12 	beq.w	8004826 <_strtod_l+0x7e>
 8004c02:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c04:	4658      	mov	r0, fp
 8004c06:	f001 ff1c 	bl	8006a42 <_Bfree>
 8004c0a:	9906      	ldr	r1, [sp, #24]
 8004c0c:	4658      	mov	r0, fp
 8004c0e:	f001 ff18 	bl	8006a42 <_Bfree>
 8004c12:	9904      	ldr	r1, [sp, #16]
 8004c14:	4658      	mov	r0, fp
 8004c16:	f001 ff14 	bl	8006a42 <_Bfree>
 8004c1a:	9908      	ldr	r1, [sp, #32]
 8004c1c:	4658      	mov	r0, fp
 8004c1e:	f001 ff10 	bl	8006a42 <_Bfree>
 8004c22:	4641      	mov	r1, r8
 8004c24:	4658      	mov	r0, fp
 8004c26:	f001 ff0c 	bl	8006a42 <_Bfree>
 8004c2a:	e5fc      	b.n	8004826 <_strtod_l+0x7e>
 8004c2c:	9a07      	ldr	r2, [sp, #28]
 8004c2e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004c32:	4293      	cmp	r3, r2
 8004c34:	dbb6      	blt.n	8004ba4 <_strtod_l+0x3fc>
 8004c36:	4d44      	ldr	r5, [pc, #272]	; (8004d48 <_strtod_l+0x5a0>)
 8004c38:	f1c4 040f 	rsb	r4, r4, #15
 8004c3c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004c40:	464a      	mov	r2, r9
 8004c42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c46:	4653      	mov	r3, sl
 8004c48:	f7fb fcb2 	bl	80005b0 <__aeabi_dmul>
 8004c4c:	9b07      	ldr	r3, [sp, #28]
 8004c4e:	1b1c      	subs	r4, r3, r4
 8004c50:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004c54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c58:	e789      	b.n	8004b6e <_strtod_l+0x3c6>
 8004c5a:	f113 0f16 	cmn.w	r3, #22
 8004c5e:	dba1      	blt.n	8004ba4 <_strtod_l+0x3fc>
 8004c60:	4a39      	ldr	r2, [pc, #228]	; (8004d48 <_strtod_l+0x5a0>)
 8004c62:	4648      	mov	r0, r9
 8004c64:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8004c68:	e9d2 2300 	ldrd	r2, r3, [r2]
 8004c6c:	4651      	mov	r1, sl
 8004c6e:	f7fb fdc9 	bl	8000804 <__aeabi_ddiv>
 8004c72:	e77e      	b.n	8004b72 <_strtod_l+0x3ca>
 8004c74:	2300      	movs	r3, #0
 8004c76:	4648      	mov	r0, r9
 8004c78:	4651      	mov	r1, sl
 8004c7a:	461d      	mov	r5, r3
 8004c7c:	4e33      	ldr	r6, [pc, #204]	; (8004d4c <_strtod_l+0x5a4>)
 8004c7e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004c82:	f1b8 0f01 	cmp.w	r8, #1
 8004c86:	dc21      	bgt.n	8004ccc <_strtod_l+0x524>
 8004c88:	b10b      	cbz	r3, 8004c8e <_strtod_l+0x4e6>
 8004c8a:	4681      	mov	r9, r0
 8004c8c:	468a      	mov	sl, r1
 8004c8e:	4b2f      	ldr	r3, [pc, #188]	; (8004d4c <_strtod_l+0x5a4>)
 8004c90:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8004c94:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004c98:	464a      	mov	r2, r9
 8004c9a:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004c9e:	4653      	mov	r3, sl
 8004ca0:	f7fb fc86 	bl	80005b0 <__aeabi_dmul>
 8004ca4:	4b2a      	ldr	r3, [pc, #168]	; (8004d50 <_strtod_l+0x5a8>)
 8004ca6:	460a      	mov	r2, r1
 8004ca8:	400b      	ands	r3, r1
 8004caa:	492a      	ldr	r1, [pc, #168]	; (8004d54 <_strtod_l+0x5ac>)
 8004cac:	4681      	mov	r9, r0
 8004cae:	428b      	cmp	r3, r1
 8004cb0:	d894      	bhi.n	8004bdc <_strtod_l+0x434>
 8004cb2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004cb6:	428b      	cmp	r3, r1
 8004cb8:	bf86      	itte	hi
 8004cba:	f04f 39ff 	movhi.w	r9, #4294967295
 8004cbe:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8004d5c <_strtod_l+0x5b4>
 8004cc2:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	9305      	str	r3, [sp, #20]
 8004cca:	e07b      	b.n	8004dc4 <_strtod_l+0x61c>
 8004ccc:	f018 0f01 	tst.w	r8, #1
 8004cd0:	d006      	beq.n	8004ce0 <_strtod_l+0x538>
 8004cd2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8004cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cda:	f7fb fc69 	bl	80005b0 <__aeabi_dmul>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	3501      	adds	r5, #1
 8004ce2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004ce6:	e7cc      	b.n	8004c82 <_strtod_l+0x4da>
 8004ce8:	d0ed      	beq.n	8004cc6 <_strtod_l+0x51e>
 8004cea:	f1c8 0800 	rsb	r8, r8, #0
 8004cee:	f018 020f 	ands.w	r2, r8, #15
 8004cf2:	d00a      	beq.n	8004d0a <_strtod_l+0x562>
 8004cf4:	4b14      	ldr	r3, [pc, #80]	; (8004d48 <_strtod_l+0x5a0>)
 8004cf6:	4648      	mov	r0, r9
 8004cf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cfc:	4651      	mov	r1, sl
 8004cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d02:	f7fb fd7f 	bl	8000804 <__aeabi_ddiv>
 8004d06:	4681      	mov	r9, r0
 8004d08:	468a      	mov	sl, r1
 8004d0a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004d0e:	d0da      	beq.n	8004cc6 <_strtod_l+0x51e>
 8004d10:	f1b8 0f1f 	cmp.w	r8, #31
 8004d14:	dd24      	ble.n	8004d60 <_strtod_l+0x5b8>
 8004d16:	f04f 0800 	mov.w	r8, #0
 8004d1a:	f8cd 8010 	str.w	r8, [sp, #16]
 8004d1e:	f8cd 8020 	str.w	r8, [sp, #32]
 8004d22:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d26:	2322      	movs	r3, #34	; 0x22
 8004d28:	f04f 0900 	mov.w	r9, #0
 8004d2c:	f04f 0a00 	mov.w	sl, #0
 8004d30:	f8cb 3000 	str.w	r3, [fp]
 8004d34:	e761      	b.n	8004bfa <_strtod_l+0x452>
 8004d36:	bf00      	nop
 8004d38:	08007ee9 	.word	0x08007ee9
 8004d3c:	08007f73 	.word	0x08007f73
 8004d40:	08007ef1 	.word	0x08007ef1
 8004d44:	08007f34 	.word	0x08007f34
 8004d48:	08008018 	.word	0x08008018
 8004d4c:	08007ff0 	.word	0x08007ff0
 8004d50:	7ff00000 	.word	0x7ff00000
 8004d54:	7ca00000 	.word	0x7ca00000
 8004d58:	fff80000 	.word	0xfff80000
 8004d5c:	7fefffff 	.word	0x7fefffff
 8004d60:	f018 0310 	ands.w	r3, r8, #16
 8004d64:	bf18      	it	ne
 8004d66:	236a      	movne	r3, #106	; 0x6a
 8004d68:	4648      	mov	r0, r9
 8004d6a:	9305      	str	r3, [sp, #20]
 8004d6c:	4651      	mov	r1, sl
 8004d6e:	2300      	movs	r3, #0
 8004d70:	4da1      	ldr	r5, [pc, #644]	; (8004ff8 <_strtod_l+0x850>)
 8004d72:	f1b8 0f00 	cmp.w	r8, #0
 8004d76:	f300 8113 	bgt.w	8004fa0 <_strtod_l+0x7f8>
 8004d7a:	b10b      	cbz	r3, 8004d80 <_strtod_l+0x5d8>
 8004d7c:	4681      	mov	r9, r0
 8004d7e:	468a      	mov	sl, r1
 8004d80:	9b05      	ldr	r3, [sp, #20]
 8004d82:	b1bb      	cbz	r3, 8004db4 <_strtod_l+0x60c>
 8004d84:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8004d88:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	4651      	mov	r1, sl
 8004d90:	dd10      	ble.n	8004db4 <_strtod_l+0x60c>
 8004d92:	2b1f      	cmp	r3, #31
 8004d94:	f340 8110 	ble.w	8004fb8 <_strtod_l+0x810>
 8004d98:	2b34      	cmp	r3, #52	; 0x34
 8004d9a:	bfd8      	it	le
 8004d9c:	f04f 32ff 	movle.w	r2, #4294967295
 8004da0:	f04f 0900 	mov.w	r9, #0
 8004da4:	bfcf      	iteee	gt
 8004da6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8004daa:	3b20      	suble	r3, #32
 8004dac:	fa02 f303 	lslle.w	r3, r2, r3
 8004db0:	ea03 0a01 	andle.w	sl, r3, r1
 8004db4:	2200      	movs	r2, #0
 8004db6:	2300      	movs	r3, #0
 8004db8:	4648      	mov	r0, r9
 8004dba:	4651      	mov	r1, sl
 8004dbc:	f7fb fe60 	bl	8000a80 <__aeabi_dcmpeq>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	d1a8      	bne.n	8004d16 <_strtod_l+0x56e>
 8004dc4:	9b06      	ldr	r3, [sp, #24]
 8004dc6:	9a04      	ldr	r2, [sp, #16]
 8004dc8:	9300      	str	r3, [sp, #0]
 8004dca:	9908      	ldr	r1, [sp, #32]
 8004dcc:	4623      	mov	r3, r4
 8004dce:	4658      	mov	r0, fp
 8004dd0:	f001 fe89 	bl	8006ae6 <__s2b>
 8004dd4:	9008      	str	r0, [sp, #32]
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f43f af00 	beq.w	8004bdc <_strtod_l+0x434>
 8004ddc:	9a07      	ldr	r2, [sp, #28]
 8004dde:	9b07      	ldr	r3, [sp, #28]
 8004de0:	2a00      	cmp	r2, #0
 8004de2:	f1c3 0300 	rsb	r3, r3, #0
 8004de6:	bfa8      	it	ge
 8004de8:	2300      	movge	r3, #0
 8004dea:	f04f 0800 	mov.w	r8, #0
 8004dee:	930e      	str	r3, [sp, #56]	; 0x38
 8004df0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004df4:	9316      	str	r3, [sp, #88]	; 0x58
 8004df6:	f8cd 8010 	str.w	r8, [sp, #16]
 8004dfa:	9b08      	ldr	r3, [sp, #32]
 8004dfc:	4658      	mov	r0, fp
 8004dfe:	6859      	ldr	r1, [r3, #4]
 8004e00:	f001 fdeb 	bl	80069da <_Balloc>
 8004e04:	9006      	str	r0, [sp, #24]
 8004e06:	2800      	cmp	r0, #0
 8004e08:	f43f aef0 	beq.w	8004bec <_strtod_l+0x444>
 8004e0c:	9b08      	ldr	r3, [sp, #32]
 8004e0e:	300c      	adds	r0, #12
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	f103 010c 	add.w	r1, r3, #12
 8004e16:	3202      	adds	r2, #2
 8004e18:	0092      	lsls	r2, r2, #2
 8004e1a:	f001 fdd3 	bl	80069c4 <memcpy>
 8004e1e:	ab1e      	add	r3, sp, #120	; 0x78
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	ab1d      	add	r3, sp, #116	; 0x74
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	464a      	mov	r2, r9
 8004e28:	4653      	mov	r3, sl
 8004e2a:	4658      	mov	r0, fp
 8004e2c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8004e30:	f002 f914 	bl	800705c <__d2b>
 8004e34:	901c      	str	r0, [sp, #112]	; 0x70
 8004e36:	2800      	cmp	r0, #0
 8004e38:	f43f aed8 	beq.w	8004bec <_strtod_l+0x444>
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	4658      	mov	r0, fp
 8004e40:	f001 fedd 	bl	8006bfe <__i2b>
 8004e44:	9004      	str	r0, [sp, #16]
 8004e46:	4603      	mov	r3, r0
 8004e48:	2800      	cmp	r0, #0
 8004e4a:	f43f aecf 	beq.w	8004bec <_strtod_l+0x444>
 8004e4e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e50:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004e52:	2d00      	cmp	r5, #0
 8004e54:	bfab      	itete	ge
 8004e56:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004e58:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004e5a:	18ee      	addge	r6, r5, r3
 8004e5c:	1b5c      	sublt	r4, r3, r5
 8004e5e:	9b05      	ldr	r3, [sp, #20]
 8004e60:	bfa8      	it	ge
 8004e62:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004e64:	eba5 0503 	sub.w	r5, r5, r3
 8004e68:	4415      	add	r5, r2
 8004e6a:	4b64      	ldr	r3, [pc, #400]	; (8004ffc <_strtod_l+0x854>)
 8004e6c:	f105 35ff 	add.w	r5, r5, #4294967295
 8004e70:	bfb8      	it	lt
 8004e72:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004e74:	429d      	cmp	r5, r3
 8004e76:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004e7a:	f280 80af 	bge.w	8004fdc <_strtod_l+0x834>
 8004e7e:	1b5b      	subs	r3, r3, r5
 8004e80:	2b1f      	cmp	r3, #31
 8004e82:	eba2 0203 	sub.w	r2, r2, r3
 8004e86:	f04f 0701 	mov.w	r7, #1
 8004e8a:	f300 809c 	bgt.w	8004fc6 <_strtod_l+0x81e>
 8004e8e:	2500      	movs	r5, #0
 8004e90:	fa07 f303 	lsl.w	r3, r7, r3
 8004e94:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e96:	18b7      	adds	r7, r6, r2
 8004e98:	9b05      	ldr	r3, [sp, #20]
 8004e9a:	42be      	cmp	r6, r7
 8004e9c:	4414      	add	r4, r2
 8004e9e:	441c      	add	r4, r3
 8004ea0:	4633      	mov	r3, r6
 8004ea2:	bfa8      	it	ge
 8004ea4:	463b      	movge	r3, r7
 8004ea6:	42a3      	cmp	r3, r4
 8004ea8:	bfa8      	it	ge
 8004eaa:	4623      	movge	r3, r4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	bfc2      	ittt	gt
 8004eb0:	1aff      	subgt	r7, r7, r3
 8004eb2:	1ae4      	subgt	r4, r4, r3
 8004eb4:	1af6      	subgt	r6, r6, r3
 8004eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004eb8:	b1bb      	cbz	r3, 8004eea <_strtod_l+0x742>
 8004eba:	461a      	mov	r2, r3
 8004ebc:	9904      	ldr	r1, [sp, #16]
 8004ebe:	4658      	mov	r0, fp
 8004ec0:	f001 ff3c 	bl	8006d3c <__pow5mult>
 8004ec4:	9004      	str	r0, [sp, #16]
 8004ec6:	2800      	cmp	r0, #0
 8004ec8:	f43f ae90 	beq.w	8004bec <_strtod_l+0x444>
 8004ecc:	4601      	mov	r1, r0
 8004ece:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004ed0:	4658      	mov	r0, fp
 8004ed2:	f001 fe9d 	bl	8006c10 <__multiply>
 8004ed6:	9009      	str	r0, [sp, #36]	; 0x24
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	f43f ae87 	beq.w	8004bec <_strtod_l+0x444>
 8004ede:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ee0:	4658      	mov	r0, fp
 8004ee2:	f001 fdae 	bl	8006a42 <_Bfree>
 8004ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee8:	931c      	str	r3, [sp, #112]	; 0x70
 8004eea:	2f00      	cmp	r7, #0
 8004eec:	dc7a      	bgt.n	8004fe4 <_strtod_l+0x83c>
 8004eee:	9b07      	ldr	r3, [sp, #28]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	dd08      	ble.n	8004f06 <_strtod_l+0x75e>
 8004ef4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004ef6:	9906      	ldr	r1, [sp, #24]
 8004ef8:	4658      	mov	r0, fp
 8004efa:	f001 ff1f 	bl	8006d3c <__pow5mult>
 8004efe:	9006      	str	r0, [sp, #24]
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f43f ae73 	beq.w	8004bec <_strtod_l+0x444>
 8004f06:	2c00      	cmp	r4, #0
 8004f08:	dd08      	ble.n	8004f1c <_strtod_l+0x774>
 8004f0a:	4622      	mov	r2, r4
 8004f0c:	9906      	ldr	r1, [sp, #24]
 8004f0e:	4658      	mov	r0, fp
 8004f10:	f001 ff62 	bl	8006dd8 <__lshift>
 8004f14:	9006      	str	r0, [sp, #24]
 8004f16:	2800      	cmp	r0, #0
 8004f18:	f43f ae68 	beq.w	8004bec <_strtod_l+0x444>
 8004f1c:	2e00      	cmp	r6, #0
 8004f1e:	dd08      	ble.n	8004f32 <_strtod_l+0x78a>
 8004f20:	4632      	mov	r2, r6
 8004f22:	9904      	ldr	r1, [sp, #16]
 8004f24:	4658      	mov	r0, fp
 8004f26:	f001 ff57 	bl	8006dd8 <__lshift>
 8004f2a:	9004      	str	r0, [sp, #16]
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	f43f ae5d 	beq.w	8004bec <_strtod_l+0x444>
 8004f32:	9a06      	ldr	r2, [sp, #24]
 8004f34:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f36:	4658      	mov	r0, fp
 8004f38:	f001 ffbc 	bl	8006eb4 <__mdiff>
 8004f3c:	4680      	mov	r8, r0
 8004f3e:	2800      	cmp	r0, #0
 8004f40:	f43f ae54 	beq.w	8004bec <_strtod_l+0x444>
 8004f44:	2400      	movs	r4, #0
 8004f46:	68c3      	ldr	r3, [r0, #12]
 8004f48:	9904      	ldr	r1, [sp, #16]
 8004f4a:	60c4      	str	r4, [r0, #12]
 8004f4c:	930c      	str	r3, [sp, #48]	; 0x30
 8004f4e:	f001 ff97 	bl	8006e80 <__mcmp>
 8004f52:	42a0      	cmp	r0, r4
 8004f54:	da54      	bge.n	8005000 <_strtod_l+0x858>
 8004f56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f58:	b9f3      	cbnz	r3, 8004f98 <_strtod_l+0x7f0>
 8004f5a:	f1b9 0f00 	cmp.w	r9, #0
 8004f5e:	d11b      	bne.n	8004f98 <_strtod_l+0x7f0>
 8004f60:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8004f64:	b9c3      	cbnz	r3, 8004f98 <_strtod_l+0x7f0>
 8004f66:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004f6a:	0d1b      	lsrs	r3, r3, #20
 8004f6c:	051b      	lsls	r3, r3, #20
 8004f6e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004f72:	d911      	bls.n	8004f98 <_strtod_l+0x7f0>
 8004f74:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8004f78:	b91b      	cbnz	r3, 8004f82 <_strtod_l+0x7da>
 8004f7a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	dd0a      	ble.n	8004f98 <_strtod_l+0x7f0>
 8004f82:	4641      	mov	r1, r8
 8004f84:	2201      	movs	r2, #1
 8004f86:	4658      	mov	r0, fp
 8004f88:	f001 ff26 	bl	8006dd8 <__lshift>
 8004f8c:	9904      	ldr	r1, [sp, #16]
 8004f8e:	4680      	mov	r8, r0
 8004f90:	f001 ff76 	bl	8006e80 <__mcmp>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	dc68      	bgt.n	800506a <_strtod_l+0x8c2>
 8004f98:	9b05      	ldr	r3, [sp, #20]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d172      	bne.n	8005084 <_strtod_l+0x8dc>
 8004f9e:	e630      	b.n	8004c02 <_strtod_l+0x45a>
 8004fa0:	f018 0f01 	tst.w	r8, #1
 8004fa4:	d004      	beq.n	8004fb0 <_strtod_l+0x808>
 8004fa6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004faa:	f7fb fb01 	bl	80005b0 <__aeabi_dmul>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004fb4:	3508      	adds	r5, #8
 8004fb6:	e6dc      	b.n	8004d72 <_strtod_l+0x5ca>
 8004fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	ea03 0909 	and.w	r9, r3, r9
 8004fc4:	e6f6      	b.n	8004db4 <_strtod_l+0x60c>
 8004fc6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004fca:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004fce:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004fd2:	35e2      	adds	r5, #226	; 0xe2
 8004fd4:	fa07 f505 	lsl.w	r5, r7, r5
 8004fd8:	970f      	str	r7, [sp, #60]	; 0x3c
 8004fda:	e75c      	b.n	8004e96 <_strtod_l+0x6ee>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	2500      	movs	r5, #0
 8004fe0:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fe2:	e758      	b.n	8004e96 <_strtod_l+0x6ee>
 8004fe4:	463a      	mov	r2, r7
 8004fe6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004fe8:	4658      	mov	r0, fp
 8004fea:	f001 fef5 	bl	8006dd8 <__lshift>
 8004fee:	901c      	str	r0, [sp, #112]	; 0x70
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	f47f af7c 	bne.w	8004eee <_strtod_l+0x746>
 8004ff6:	e5f9      	b.n	8004bec <_strtod_l+0x444>
 8004ff8:	08007f48 	.word	0x08007f48
 8004ffc:	fffffc02 	.word	0xfffffc02
 8005000:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005004:	f040 8089 	bne.w	800511a <_strtod_l+0x972>
 8005008:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800500a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800500e:	b342      	cbz	r2, 8005062 <_strtod_l+0x8ba>
 8005010:	4aaf      	ldr	r2, [pc, #700]	; (80052d0 <_strtod_l+0xb28>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d156      	bne.n	80050c4 <_strtod_l+0x91c>
 8005016:	9b05      	ldr	r3, [sp, #20]
 8005018:	4648      	mov	r0, r9
 800501a:	b1eb      	cbz	r3, 8005058 <_strtod_l+0x8b0>
 800501c:	4653      	mov	r3, sl
 800501e:	4aad      	ldr	r2, [pc, #692]	; (80052d4 <_strtod_l+0xb2c>)
 8005020:	f04f 31ff 	mov.w	r1, #4294967295
 8005024:	401a      	ands	r2, r3
 8005026:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800502a:	d818      	bhi.n	800505e <_strtod_l+0x8b6>
 800502c:	0d12      	lsrs	r2, r2, #20
 800502e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005032:	fa01 f303 	lsl.w	r3, r1, r3
 8005036:	4298      	cmp	r0, r3
 8005038:	d144      	bne.n	80050c4 <_strtod_l+0x91c>
 800503a:	4ba7      	ldr	r3, [pc, #668]	; (80052d8 <_strtod_l+0xb30>)
 800503c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800503e:	429a      	cmp	r2, r3
 8005040:	d102      	bne.n	8005048 <_strtod_l+0x8a0>
 8005042:	3001      	adds	r0, #1
 8005044:	f43f add2 	beq.w	8004bec <_strtod_l+0x444>
 8005048:	4ba2      	ldr	r3, [pc, #648]	; (80052d4 <_strtod_l+0xb2c>)
 800504a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800504c:	f04f 0900 	mov.w	r9, #0
 8005050:	401a      	ands	r2, r3
 8005052:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8005056:	e79f      	b.n	8004f98 <_strtod_l+0x7f0>
 8005058:	f04f 33ff 	mov.w	r3, #4294967295
 800505c:	e7eb      	b.n	8005036 <_strtod_l+0x88e>
 800505e:	460b      	mov	r3, r1
 8005060:	e7e9      	b.n	8005036 <_strtod_l+0x88e>
 8005062:	bb7b      	cbnz	r3, 80050c4 <_strtod_l+0x91c>
 8005064:	f1b9 0f00 	cmp.w	r9, #0
 8005068:	d12c      	bne.n	80050c4 <_strtod_l+0x91c>
 800506a:	9905      	ldr	r1, [sp, #20]
 800506c:	4653      	mov	r3, sl
 800506e:	4a99      	ldr	r2, [pc, #612]	; (80052d4 <_strtod_l+0xb2c>)
 8005070:	b1f1      	cbz	r1, 80050b0 <_strtod_l+0x908>
 8005072:	ea02 010a 	and.w	r1, r2, sl
 8005076:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800507a:	dc19      	bgt.n	80050b0 <_strtod_l+0x908>
 800507c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005080:	f77f ae51 	ble.w	8004d26 <_strtod_l+0x57e>
 8005084:	2300      	movs	r3, #0
 8005086:	4a95      	ldr	r2, [pc, #596]	; (80052dc <_strtod_l+0xb34>)
 8005088:	4648      	mov	r0, r9
 800508a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800508e:	4651      	mov	r1, sl
 8005090:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005094:	f7fb fa8c 	bl	80005b0 <__aeabi_dmul>
 8005098:	4681      	mov	r9, r0
 800509a:	468a      	mov	sl, r1
 800509c:	2900      	cmp	r1, #0
 800509e:	f47f adb0 	bne.w	8004c02 <_strtod_l+0x45a>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	f47f adad 	bne.w	8004c02 <_strtod_l+0x45a>
 80050a8:	2322      	movs	r3, #34	; 0x22
 80050aa:	f8cb 3000 	str.w	r3, [fp]
 80050ae:	e5a8      	b.n	8004c02 <_strtod_l+0x45a>
 80050b0:	4013      	ands	r3, r2
 80050b2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80050b6:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80050ba:	f04f 39ff 	mov.w	r9, #4294967295
 80050be:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80050c2:	e769      	b.n	8004f98 <_strtod_l+0x7f0>
 80050c4:	b19d      	cbz	r5, 80050ee <_strtod_l+0x946>
 80050c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050c8:	421d      	tst	r5, r3
 80050ca:	f43f af65 	beq.w	8004f98 <_strtod_l+0x7f0>
 80050ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050d0:	9a05      	ldr	r2, [sp, #20]
 80050d2:	4648      	mov	r0, r9
 80050d4:	4651      	mov	r1, sl
 80050d6:	b173      	cbz	r3, 80050f6 <_strtod_l+0x94e>
 80050d8:	f7ff fb42 	bl	8004760 <sulp>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80050e4:	f7fb f8ae 	bl	8000244 <__adddf3>
 80050e8:	4681      	mov	r9, r0
 80050ea:	468a      	mov	sl, r1
 80050ec:	e754      	b.n	8004f98 <_strtod_l+0x7f0>
 80050ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050f0:	ea13 0f09 	tst.w	r3, r9
 80050f4:	e7e9      	b.n	80050ca <_strtod_l+0x922>
 80050f6:	f7ff fb33 	bl	8004760 <sulp>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005102:	f7fb f89d 	bl	8000240 <__aeabi_dsub>
 8005106:	2200      	movs	r2, #0
 8005108:	2300      	movs	r3, #0
 800510a:	4681      	mov	r9, r0
 800510c:	468a      	mov	sl, r1
 800510e:	f7fb fcb7 	bl	8000a80 <__aeabi_dcmpeq>
 8005112:	2800      	cmp	r0, #0
 8005114:	f47f ae07 	bne.w	8004d26 <_strtod_l+0x57e>
 8005118:	e73e      	b.n	8004f98 <_strtod_l+0x7f0>
 800511a:	9904      	ldr	r1, [sp, #16]
 800511c:	4640      	mov	r0, r8
 800511e:	f001 ffec 	bl	80070fa <__ratio>
 8005122:	2200      	movs	r2, #0
 8005124:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005128:	4606      	mov	r6, r0
 800512a:	460f      	mov	r7, r1
 800512c:	f7fb fcbc 	bl	8000aa8 <__aeabi_dcmple>
 8005130:	2800      	cmp	r0, #0
 8005132:	d075      	beq.n	8005220 <_strtod_l+0xa78>
 8005134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005136:	2b00      	cmp	r3, #0
 8005138:	d047      	beq.n	80051ca <_strtod_l+0xa22>
 800513a:	2600      	movs	r6, #0
 800513c:	4f68      	ldr	r7, [pc, #416]	; (80052e0 <_strtod_l+0xb38>)
 800513e:	4d68      	ldr	r5, [pc, #416]	; (80052e0 <_strtod_l+0xb38>)
 8005140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005142:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005146:	0d1b      	lsrs	r3, r3, #20
 8005148:	051b      	lsls	r3, r3, #20
 800514a:	930f      	str	r3, [sp, #60]	; 0x3c
 800514c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800514e:	4b65      	ldr	r3, [pc, #404]	; (80052e4 <_strtod_l+0xb3c>)
 8005150:	429a      	cmp	r2, r3
 8005152:	f040 80cf 	bne.w	80052f4 <_strtod_l+0xb4c>
 8005156:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800515a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800515e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005160:	4648      	mov	r0, r9
 8005162:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8005166:	4651      	mov	r1, sl
 8005168:	f001 ff02 	bl	8006f70 <__ulp>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4630      	mov	r0, r6
 8005172:	4639      	mov	r1, r7
 8005174:	f7fb fa1c 	bl	80005b0 <__aeabi_dmul>
 8005178:	464a      	mov	r2, r9
 800517a:	4653      	mov	r3, sl
 800517c:	f7fb f862 	bl	8000244 <__adddf3>
 8005180:	460b      	mov	r3, r1
 8005182:	4954      	ldr	r1, [pc, #336]	; (80052d4 <_strtod_l+0xb2c>)
 8005184:	4a58      	ldr	r2, [pc, #352]	; (80052e8 <_strtod_l+0xb40>)
 8005186:	4019      	ands	r1, r3
 8005188:	4291      	cmp	r1, r2
 800518a:	4681      	mov	r9, r0
 800518c:	d95e      	bls.n	800524c <_strtod_l+0xaa4>
 800518e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005190:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005194:	4293      	cmp	r3, r2
 8005196:	d103      	bne.n	80051a0 <_strtod_l+0x9f8>
 8005198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800519a:	3301      	adds	r3, #1
 800519c:	f43f ad26 	beq.w	8004bec <_strtod_l+0x444>
 80051a0:	f04f 39ff 	mov.w	r9, #4294967295
 80051a4:	f8df a130 	ldr.w	sl, [pc, #304]	; 80052d8 <_strtod_l+0xb30>
 80051a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80051aa:	4658      	mov	r0, fp
 80051ac:	f001 fc49 	bl	8006a42 <_Bfree>
 80051b0:	9906      	ldr	r1, [sp, #24]
 80051b2:	4658      	mov	r0, fp
 80051b4:	f001 fc45 	bl	8006a42 <_Bfree>
 80051b8:	9904      	ldr	r1, [sp, #16]
 80051ba:	4658      	mov	r0, fp
 80051bc:	f001 fc41 	bl	8006a42 <_Bfree>
 80051c0:	4641      	mov	r1, r8
 80051c2:	4658      	mov	r0, fp
 80051c4:	f001 fc3d 	bl	8006a42 <_Bfree>
 80051c8:	e617      	b.n	8004dfa <_strtod_l+0x652>
 80051ca:	f1b9 0f00 	cmp.w	r9, #0
 80051ce:	d119      	bne.n	8005204 <_strtod_l+0xa5c>
 80051d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051d6:	b9e3      	cbnz	r3, 8005212 <_strtod_l+0xa6a>
 80051d8:	2200      	movs	r2, #0
 80051da:	4b41      	ldr	r3, [pc, #260]	; (80052e0 <_strtod_l+0xb38>)
 80051dc:	4630      	mov	r0, r6
 80051de:	4639      	mov	r1, r7
 80051e0:	f7fb fc58 	bl	8000a94 <__aeabi_dcmplt>
 80051e4:	b9c8      	cbnz	r0, 800521a <_strtod_l+0xa72>
 80051e6:	2200      	movs	r2, #0
 80051e8:	4b40      	ldr	r3, [pc, #256]	; (80052ec <_strtod_l+0xb44>)
 80051ea:	4630      	mov	r0, r6
 80051ec:	4639      	mov	r1, r7
 80051ee:	f7fb f9df 	bl	80005b0 <__aeabi_dmul>
 80051f2:	4604      	mov	r4, r0
 80051f4:	460d      	mov	r5, r1
 80051f6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80051fa:	9418      	str	r4, [sp, #96]	; 0x60
 80051fc:	9319      	str	r3, [sp, #100]	; 0x64
 80051fe:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005202:	e79d      	b.n	8005140 <_strtod_l+0x998>
 8005204:	f1b9 0f01 	cmp.w	r9, #1
 8005208:	d103      	bne.n	8005212 <_strtod_l+0xa6a>
 800520a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800520c:	2b00      	cmp	r3, #0
 800520e:	f43f ad8a 	beq.w	8004d26 <_strtod_l+0x57e>
 8005212:	2600      	movs	r6, #0
 8005214:	4f36      	ldr	r7, [pc, #216]	; (80052f0 <_strtod_l+0xb48>)
 8005216:	2400      	movs	r4, #0
 8005218:	e791      	b.n	800513e <_strtod_l+0x996>
 800521a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800521c:	4d33      	ldr	r5, [pc, #204]	; (80052ec <_strtod_l+0xb44>)
 800521e:	e7ea      	b.n	80051f6 <_strtod_l+0xa4e>
 8005220:	4b32      	ldr	r3, [pc, #200]	; (80052ec <_strtod_l+0xb44>)
 8005222:	2200      	movs	r2, #0
 8005224:	4630      	mov	r0, r6
 8005226:	4639      	mov	r1, r7
 8005228:	f7fb f9c2 	bl	80005b0 <__aeabi_dmul>
 800522c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800522e:	4604      	mov	r4, r0
 8005230:	460d      	mov	r5, r1
 8005232:	b933      	cbnz	r3, 8005242 <_strtod_l+0xa9a>
 8005234:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005238:	9010      	str	r0, [sp, #64]	; 0x40
 800523a:	9311      	str	r3, [sp, #68]	; 0x44
 800523c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005240:	e77e      	b.n	8005140 <_strtod_l+0x998>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800524a:	e7f7      	b.n	800523c <_strtod_l+0xa94>
 800524c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8005250:	9b05      	ldr	r3, [sp, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1a8      	bne.n	80051a8 <_strtod_l+0xa00>
 8005256:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800525a:	0d1b      	lsrs	r3, r3, #20
 800525c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800525e:	051b      	lsls	r3, r3, #20
 8005260:	429a      	cmp	r2, r3
 8005262:	4656      	mov	r6, sl
 8005264:	d1a0      	bne.n	80051a8 <_strtod_l+0xa00>
 8005266:	4629      	mov	r1, r5
 8005268:	4620      	mov	r0, r4
 800526a:	f7fb fc51 	bl	8000b10 <__aeabi_d2iz>
 800526e:	f7fb f935 	bl	80004dc <__aeabi_i2d>
 8005272:	460b      	mov	r3, r1
 8005274:	4602      	mov	r2, r0
 8005276:	4629      	mov	r1, r5
 8005278:	4620      	mov	r0, r4
 800527a:	f7fa ffe1 	bl	8000240 <__aeabi_dsub>
 800527e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005280:	4604      	mov	r4, r0
 8005282:	460d      	mov	r5, r1
 8005284:	b933      	cbnz	r3, 8005294 <_strtod_l+0xaec>
 8005286:	f1b9 0f00 	cmp.w	r9, #0
 800528a:	d103      	bne.n	8005294 <_strtod_l+0xaec>
 800528c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005290:	2e00      	cmp	r6, #0
 8005292:	d06a      	beq.n	800536a <_strtod_l+0xbc2>
 8005294:	a30a      	add	r3, pc, #40	; (adr r3, 80052c0 <_strtod_l+0xb18>)
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	4620      	mov	r0, r4
 800529c:	4629      	mov	r1, r5
 800529e:	f7fb fbf9 	bl	8000a94 <__aeabi_dcmplt>
 80052a2:	2800      	cmp	r0, #0
 80052a4:	f47f acad 	bne.w	8004c02 <_strtod_l+0x45a>
 80052a8:	a307      	add	r3, pc, #28	; (adr r3, 80052c8 <_strtod_l+0xb20>)
 80052aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ae:	4620      	mov	r0, r4
 80052b0:	4629      	mov	r1, r5
 80052b2:	f7fb fc0d 	bl	8000ad0 <__aeabi_dcmpgt>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	f43f af76 	beq.w	80051a8 <_strtod_l+0xa00>
 80052bc:	e4a1      	b.n	8004c02 <_strtod_l+0x45a>
 80052be:	bf00      	nop
 80052c0:	94a03595 	.word	0x94a03595
 80052c4:	3fdfffff 	.word	0x3fdfffff
 80052c8:	35afe535 	.word	0x35afe535
 80052cc:	3fe00000 	.word	0x3fe00000
 80052d0:	000fffff 	.word	0x000fffff
 80052d4:	7ff00000 	.word	0x7ff00000
 80052d8:	7fefffff 	.word	0x7fefffff
 80052dc:	39500000 	.word	0x39500000
 80052e0:	3ff00000 	.word	0x3ff00000
 80052e4:	7fe00000 	.word	0x7fe00000
 80052e8:	7c9fffff 	.word	0x7c9fffff
 80052ec:	3fe00000 	.word	0x3fe00000
 80052f0:	bff00000 	.word	0xbff00000
 80052f4:	9b05      	ldr	r3, [sp, #20]
 80052f6:	b313      	cbz	r3, 800533e <_strtod_l+0xb96>
 80052f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052fa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80052fe:	d81e      	bhi.n	800533e <_strtod_l+0xb96>
 8005300:	a325      	add	r3, pc, #148	; (adr r3, 8005398 <_strtod_l+0xbf0>)
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	4620      	mov	r0, r4
 8005308:	4629      	mov	r1, r5
 800530a:	f7fb fbcd 	bl	8000aa8 <__aeabi_dcmple>
 800530e:	b190      	cbz	r0, 8005336 <_strtod_l+0xb8e>
 8005310:	4629      	mov	r1, r5
 8005312:	4620      	mov	r0, r4
 8005314:	f7fb fc24 	bl	8000b60 <__aeabi_d2uiz>
 8005318:	2800      	cmp	r0, #0
 800531a:	bf08      	it	eq
 800531c:	2001      	moveq	r0, #1
 800531e:	f7fb f8cd 	bl	80004bc <__aeabi_ui2d>
 8005322:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005324:	4604      	mov	r4, r0
 8005326:	460d      	mov	r5, r1
 8005328:	b9d3      	cbnz	r3, 8005360 <_strtod_l+0xbb8>
 800532a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800532e:	9012      	str	r0, [sp, #72]	; 0x48
 8005330:	9313      	str	r3, [sp, #76]	; 0x4c
 8005332:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005336:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005338:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800533c:	1a9f      	subs	r7, r3, r2
 800533e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005342:	f001 fe15 	bl	8006f70 <__ulp>
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	4630      	mov	r0, r6
 800534c:	4639      	mov	r1, r7
 800534e:	f7fb f92f 	bl	80005b0 <__aeabi_dmul>
 8005352:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005356:	f7fa ff75 	bl	8000244 <__adddf3>
 800535a:	4681      	mov	r9, r0
 800535c:	468a      	mov	sl, r1
 800535e:	e777      	b.n	8005250 <_strtod_l+0xaa8>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005368:	e7e3      	b.n	8005332 <_strtod_l+0xb8a>
 800536a:	a30d      	add	r3, pc, #52	; (adr r3, 80053a0 <_strtod_l+0xbf8>)
 800536c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005370:	f7fb fb90 	bl	8000a94 <__aeabi_dcmplt>
 8005374:	e79f      	b.n	80052b6 <_strtod_l+0xb0e>
 8005376:	2300      	movs	r3, #0
 8005378:	930d      	str	r3, [sp, #52]	; 0x34
 800537a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800537c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	f7ff ba55 	b.w	800482e <_strtod_l+0x86>
 8005384:	2b65      	cmp	r3, #101	; 0x65
 8005386:	f04f 0200 	mov.w	r2, #0
 800538a:	f43f ab42 	beq.w	8004a12 <_strtod_l+0x26a>
 800538e:	2101      	movs	r1, #1
 8005390:	4614      	mov	r4, r2
 8005392:	9105      	str	r1, [sp, #20]
 8005394:	f7ff babf 	b.w	8004916 <_strtod_l+0x16e>
 8005398:	ffc00000 	.word	0xffc00000
 800539c:	41dfffff 	.word	0x41dfffff
 80053a0:	94a03595 	.word	0x94a03595
 80053a4:	3fcfffff 	.word	0x3fcfffff

080053a8 <_strtod_r>:
 80053a8:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <_strtod_r+0x18>)
 80053aa:	b410      	push	{r4}
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4c05      	ldr	r4, [pc, #20]	; (80053c4 <_strtod_r+0x1c>)
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bf08      	it	eq
 80053b6:	4623      	moveq	r3, r4
 80053b8:	bc10      	pop	{r4}
 80053ba:	f7ff b9f5 	b.w	80047a8 <_strtod_l>
 80053be:	bf00      	nop
 80053c0:	2000000c 	.word	0x2000000c
 80053c4:	20000070 	.word	0x20000070

080053c8 <_strtol_l.isra.0>:
 80053c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053cc:	4680      	mov	r8, r0
 80053ce:	4689      	mov	r9, r1
 80053d0:	4692      	mov	sl, r2
 80053d2:	461e      	mov	r6, r3
 80053d4:	460f      	mov	r7, r1
 80053d6:	463d      	mov	r5, r7
 80053d8:	9808      	ldr	r0, [sp, #32]
 80053da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053de:	f001 fab5 	bl	800694c <__locale_ctype_ptr_l>
 80053e2:	4420      	add	r0, r4
 80053e4:	7843      	ldrb	r3, [r0, #1]
 80053e6:	f013 0308 	ands.w	r3, r3, #8
 80053ea:	d132      	bne.n	8005452 <_strtol_l.isra.0+0x8a>
 80053ec:	2c2d      	cmp	r4, #45	; 0x2d
 80053ee:	d132      	bne.n	8005456 <_strtol_l.isra.0+0x8e>
 80053f0:	2201      	movs	r2, #1
 80053f2:	787c      	ldrb	r4, [r7, #1]
 80053f4:	1cbd      	adds	r5, r7, #2
 80053f6:	2e00      	cmp	r6, #0
 80053f8:	d05d      	beq.n	80054b6 <_strtol_l.isra.0+0xee>
 80053fa:	2e10      	cmp	r6, #16
 80053fc:	d109      	bne.n	8005412 <_strtol_l.isra.0+0x4a>
 80053fe:	2c30      	cmp	r4, #48	; 0x30
 8005400:	d107      	bne.n	8005412 <_strtol_l.isra.0+0x4a>
 8005402:	782b      	ldrb	r3, [r5, #0]
 8005404:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005408:	2b58      	cmp	r3, #88	; 0x58
 800540a:	d14f      	bne.n	80054ac <_strtol_l.isra.0+0xe4>
 800540c:	2610      	movs	r6, #16
 800540e:	786c      	ldrb	r4, [r5, #1]
 8005410:	3502      	adds	r5, #2
 8005412:	2a00      	cmp	r2, #0
 8005414:	bf14      	ite	ne
 8005416:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800541a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800541e:	2700      	movs	r7, #0
 8005420:	fbb1 fcf6 	udiv	ip, r1, r6
 8005424:	4638      	mov	r0, r7
 8005426:	fb06 1e1c 	mls	lr, r6, ip, r1
 800542a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800542e:	2b09      	cmp	r3, #9
 8005430:	d817      	bhi.n	8005462 <_strtol_l.isra.0+0x9a>
 8005432:	461c      	mov	r4, r3
 8005434:	42a6      	cmp	r6, r4
 8005436:	dd23      	ble.n	8005480 <_strtol_l.isra.0+0xb8>
 8005438:	1c7b      	adds	r3, r7, #1
 800543a:	d007      	beq.n	800544c <_strtol_l.isra.0+0x84>
 800543c:	4584      	cmp	ip, r0
 800543e:	d31c      	bcc.n	800547a <_strtol_l.isra.0+0xb2>
 8005440:	d101      	bne.n	8005446 <_strtol_l.isra.0+0x7e>
 8005442:	45a6      	cmp	lr, r4
 8005444:	db19      	blt.n	800547a <_strtol_l.isra.0+0xb2>
 8005446:	2701      	movs	r7, #1
 8005448:	fb00 4006 	mla	r0, r0, r6, r4
 800544c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005450:	e7eb      	b.n	800542a <_strtol_l.isra.0+0x62>
 8005452:	462f      	mov	r7, r5
 8005454:	e7bf      	b.n	80053d6 <_strtol_l.isra.0+0xe>
 8005456:	2c2b      	cmp	r4, #43	; 0x2b
 8005458:	bf04      	itt	eq
 800545a:	1cbd      	addeq	r5, r7, #2
 800545c:	787c      	ldrbeq	r4, [r7, #1]
 800545e:	461a      	mov	r2, r3
 8005460:	e7c9      	b.n	80053f6 <_strtol_l.isra.0+0x2e>
 8005462:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005466:	2b19      	cmp	r3, #25
 8005468:	d801      	bhi.n	800546e <_strtol_l.isra.0+0xa6>
 800546a:	3c37      	subs	r4, #55	; 0x37
 800546c:	e7e2      	b.n	8005434 <_strtol_l.isra.0+0x6c>
 800546e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005472:	2b19      	cmp	r3, #25
 8005474:	d804      	bhi.n	8005480 <_strtol_l.isra.0+0xb8>
 8005476:	3c57      	subs	r4, #87	; 0x57
 8005478:	e7dc      	b.n	8005434 <_strtol_l.isra.0+0x6c>
 800547a:	f04f 37ff 	mov.w	r7, #4294967295
 800547e:	e7e5      	b.n	800544c <_strtol_l.isra.0+0x84>
 8005480:	1c7b      	adds	r3, r7, #1
 8005482:	d108      	bne.n	8005496 <_strtol_l.isra.0+0xce>
 8005484:	2322      	movs	r3, #34	; 0x22
 8005486:	4608      	mov	r0, r1
 8005488:	f8c8 3000 	str.w	r3, [r8]
 800548c:	f1ba 0f00 	cmp.w	sl, #0
 8005490:	d107      	bne.n	80054a2 <_strtol_l.isra.0+0xda>
 8005492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005496:	b102      	cbz	r2, 800549a <_strtol_l.isra.0+0xd2>
 8005498:	4240      	negs	r0, r0
 800549a:	f1ba 0f00 	cmp.w	sl, #0
 800549e:	d0f8      	beq.n	8005492 <_strtol_l.isra.0+0xca>
 80054a0:	b10f      	cbz	r7, 80054a6 <_strtol_l.isra.0+0xde>
 80054a2:	f105 39ff 	add.w	r9, r5, #4294967295
 80054a6:	f8ca 9000 	str.w	r9, [sl]
 80054aa:	e7f2      	b.n	8005492 <_strtol_l.isra.0+0xca>
 80054ac:	2430      	movs	r4, #48	; 0x30
 80054ae:	2e00      	cmp	r6, #0
 80054b0:	d1af      	bne.n	8005412 <_strtol_l.isra.0+0x4a>
 80054b2:	2608      	movs	r6, #8
 80054b4:	e7ad      	b.n	8005412 <_strtol_l.isra.0+0x4a>
 80054b6:	2c30      	cmp	r4, #48	; 0x30
 80054b8:	d0a3      	beq.n	8005402 <_strtol_l.isra.0+0x3a>
 80054ba:	260a      	movs	r6, #10
 80054bc:	e7a9      	b.n	8005412 <_strtol_l.isra.0+0x4a>
	...

080054c0 <_strtol_r>:
 80054c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054c2:	4c06      	ldr	r4, [pc, #24]	; (80054dc <_strtol_r+0x1c>)
 80054c4:	4d06      	ldr	r5, [pc, #24]	; (80054e0 <_strtol_r+0x20>)
 80054c6:	6824      	ldr	r4, [r4, #0]
 80054c8:	6a24      	ldr	r4, [r4, #32]
 80054ca:	2c00      	cmp	r4, #0
 80054cc:	bf08      	it	eq
 80054ce:	462c      	moveq	r4, r5
 80054d0:	9400      	str	r4, [sp, #0]
 80054d2:	f7ff ff79 	bl	80053c8 <_strtol_l.isra.0>
 80054d6:	b003      	add	sp, #12
 80054d8:	bd30      	pop	{r4, r5, pc}
 80054da:	bf00      	nop
 80054dc:	2000000c 	.word	0x2000000c
 80054e0:	20000070 	.word	0x20000070

080054e4 <quorem>:
 80054e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e8:	6903      	ldr	r3, [r0, #16]
 80054ea:	690c      	ldr	r4, [r1, #16]
 80054ec:	4680      	mov	r8, r0
 80054ee:	42a3      	cmp	r3, r4
 80054f0:	f2c0 8084 	blt.w	80055fc <quorem+0x118>
 80054f4:	3c01      	subs	r4, #1
 80054f6:	f101 0714 	add.w	r7, r1, #20
 80054fa:	f100 0614 	add.w	r6, r0, #20
 80054fe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005502:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005506:	3501      	adds	r5, #1
 8005508:	fbb0 f5f5 	udiv	r5, r0, r5
 800550c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005510:	eb06 030c 	add.w	r3, r6, ip
 8005514:	eb07 090c 	add.w	r9, r7, ip
 8005518:	9301      	str	r3, [sp, #4]
 800551a:	b39d      	cbz	r5, 8005584 <quorem+0xa0>
 800551c:	f04f 0a00 	mov.w	sl, #0
 8005520:	4638      	mov	r0, r7
 8005522:	46b6      	mov	lr, r6
 8005524:	46d3      	mov	fp, sl
 8005526:	f850 2b04 	ldr.w	r2, [r0], #4
 800552a:	b293      	uxth	r3, r2
 800552c:	fb05 a303 	mla	r3, r5, r3, sl
 8005530:	0c12      	lsrs	r2, r2, #16
 8005532:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005536:	fb05 a202 	mla	r2, r5, r2, sl
 800553a:	b29b      	uxth	r3, r3
 800553c:	ebab 0303 	sub.w	r3, fp, r3
 8005540:	f8de b000 	ldr.w	fp, [lr]
 8005544:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005548:	fa1f fb8b 	uxth.w	fp, fp
 800554c:	445b      	add	r3, fp
 800554e:	fa1f fb82 	uxth.w	fp, r2
 8005552:	f8de 2000 	ldr.w	r2, [lr]
 8005556:	4581      	cmp	r9, r0
 8005558:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800555c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005560:	b29b      	uxth	r3, r3
 8005562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005566:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800556a:	f84e 3b04 	str.w	r3, [lr], #4
 800556e:	d2da      	bcs.n	8005526 <quorem+0x42>
 8005570:	f856 300c 	ldr.w	r3, [r6, ip]
 8005574:	b933      	cbnz	r3, 8005584 <quorem+0xa0>
 8005576:	9b01      	ldr	r3, [sp, #4]
 8005578:	3b04      	subs	r3, #4
 800557a:	429e      	cmp	r6, r3
 800557c:	461a      	mov	r2, r3
 800557e:	d331      	bcc.n	80055e4 <quorem+0x100>
 8005580:	f8c8 4010 	str.w	r4, [r8, #16]
 8005584:	4640      	mov	r0, r8
 8005586:	f001 fc7b 	bl	8006e80 <__mcmp>
 800558a:	2800      	cmp	r0, #0
 800558c:	db26      	blt.n	80055dc <quorem+0xf8>
 800558e:	4630      	mov	r0, r6
 8005590:	f04f 0c00 	mov.w	ip, #0
 8005594:	3501      	adds	r5, #1
 8005596:	f857 1b04 	ldr.w	r1, [r7], #4
 800559a:	f8d0 e000 	ldr.w	lr, [r0]
 800559e:	b28b      	uxth	r3, r1
 80055a0:	ebac 0303 	sub.w	r3, ip, r3
 80055a4:	fa1f f28e 	uxth.w	r2, lr
 80055a8:	4413      	add	r3, r2
 80055aa:	0c0a      	lsrs	r2, r1, #16
 80055ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80055b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055ba:	45b9      	cmp	r9, r7
 80055bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80055c0:	f840 3b04 	str.w	r3, [r0], #4
 80055c4:	d2e7      	bcs.n	8005596 <quorem+0xb2>
 80055c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80055ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80055ce:	b92a      	cbnz	r2, 80055dc <quorem+0xf8>
 80055d0:	3b04      	subs	r3, #4
 80055d2:	429e      	cmp	r6, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	d30b      	bcc.n	80055f0 <quorem+0x10c>
 80055d8:	f8c8 4010 	str.w	r4, [r8, #16]
 80055dc:	4628      	mov	r0, r5
 80055de:	b003      	add	sp, #12
 80055e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	3b04      	subs	r3, #4
 80055e8:	2a00      	cmp	r2, #0
 80055ea:	d1c9      	bne.n	8005580 <quorem+0x9c>
 80055ec:	3c01      	subs	r4, #1
 80055ee:	e7c4      	b.n	800557a <quorem+0x96>
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	3b04      	subs	r3, #4
 80055f4:	2a00      	cmp	r2, #0
 80055f6:	d1ef      	bne.n	80055d8 <quorem+0xf4>
 80055f8:	3c01      	subs	r4, #1
 80055fa:	e7ea      	b.n	80055d2 <quorem+0xee>
 80055fc:	2000      	movs	r0, #0
 80055fe:	e7ee      	b.n	80055de <quorem+0xfa>

08005600 <_dtoa_r>:
 8005600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005604:	4616      	mov	r6, r2
 8005606:	461f      	mov	r7, r3
 8005608:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800560a:	b095      	sub	sp, #84	; 0x54
 800560c:	4604      	mov	r4, r0
 800560e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005612:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005616:	b93d      	cbnz	r5, 8005628 <_dtoa_r+0x28>
 8005618:	2010      	movs	r0, #16
 800561a:	f001 f9ab 	bl	8006974 <malloc>
 800561e:	6260      	str	r0, [r4, #36]	; 0x24
 8005620:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005624:	6005      	str	r5, [r0, #0]
 8005626:	60c5      	str	r5, [r0, #12]
 8005628:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800562a:	6819      	ldr	r1, [r3, #0]
 800562c:	b151      	cbz	r1, 8005644 <_dtoa_r+0x44>
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	2301      	movs	r3, #1
 8005632:	4093      	lsls	r3, r2
 8005634:	604a      	str	r2, [r1, #4]
 8005636:	608b      	str	r3, [r1, #8]
 8005638:	4620      	mov	r0, r4
 800563a:	f001 fa02 	bl	8006a42 <_Bfree>
 800563e:	2200      	movs	r2, #0
 8005640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	1e3b      	subs	r3, r7, #0
 8005646:	bfaf      	iteee	ge
 8005648:	2300      	movge	r3, #0
 800564a:	2201      	movlt	r2, #1
 800564c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005650:	9303      	strlt	r3, [sp, #12]
 8005652:	bfac      	ite	ge
 8005654:	f8c8 3000 	strge.w	r3, [r8]
 8005658:	f8c8 2000 	strlt.w	r2, [r8]
 800565c:	4bae      	ldr	r3, [pc, #696]	; (8005918 <_dtoa_r+0x318>)
 800565e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005662:	ea33 0308 	bics.w	r3, r3, r8
 8005666:	d11b      	bne.n	80056a0 <_dtoa_r+0xa0>
 8005668:	f242 730f 	movw	r3, #9999	; 0x270f
 800566c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	9b02      	ldr	r3, [sp, #8]
 8005672:	b923      	cbnz	r3, 800567e <_dtoa_r+0x7e>
 8005674:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005678:	2800      	cmp	r0, #0
 800567a:	f000 8545 	beq.w	8006108 <_dtoa_r+0xb08>
 800567e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005680:	b953      	cbnz	r3, 8005698 <_dtoa_r+0x98>
 8005682:	4ba6      	ldr	r3, [pc, #664]	; (800591c <_dtoa_r+0x31c>)
 8005684:	e021      	b.n	80056ca <_dtoa_r+0xca>
 8005686:	4ba6      	ldr	r3, [pc, #664]	; (8005920 <_dtoa_r+0x320>)
 8005688:	9306      	str	r3, [sp, #24]
 800568a:	3308      	adds	r3, #8
 800568c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	9806      	ldr	r0, [sp, #24]
 8005692:	b015      	add	sp, #84	; 0x54
 8005694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005698:	4ba0      	ldr	r3, [pc, #640]	; (800591c <_dtoa_r+0x31c>)
 800569a:	9306      	str	r3, [sp, #24]
 800569c:	3303      	adds	r3, #3
 800569e:	e7f5      	b.n	800568c <_dtoa_r+0x8c>
 80056a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80056a4:	2200      	movs	r2, #0
 80056a6:	2300      	movs	r3, #0
 80056a8:	4630      	mov	r0, r6
 80056aa:	4639      	mov	r1, r7
 80056ac:	f7fb f9e8 	bl	8000a80 <__aeabi_dcmpeq>
 80056b0:	4682      	mov	sl, r0
 80056b2:	b160      	cbz	r0, 80056ce <_dtoa_r+0xce>
 80056b4:	2301      	movs	r3, #1
 80056b6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 8520 	beq.w	8006102 <_dtoa_r+0xb02>
 80056c2:	4b98      	ldr	r3, [pc, #608]	; (8005924 <_dtoa_r+0x324>)
 80056c4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80056c6:	6013      	str	r3, [r2, #0]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	9306      	str	r3, [sp, #24]
 80056cc:	e7e0      	b.n	8005690 <_dtoa_r+0x90>
 80056ce:	ab12      	add	r3, sp, #72	; 0x48
 80056d0:	9301      	str	r3, [sp, #4]
 80056d2:	ab13      	add	r3, sp, #76	; 0x4c
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	4632      	mov	r2, r6
 80056d8:	463b      	mov	r3, r7
 80056da:	4620      	mov	r0, r4
 80056dc:	f001 fcbe 	bl	800705c <__d2b>
 80056e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80056e4:	4683      	mov	fp, r0
 80056e6:	2d00      	cmp	r5, #0
 80056e8:	d07d      	beq.n	80057e6 <_dtoa_r+0x1e6>
 80056ea:	46b0      	mov	r8, r6
 80056ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056f0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80056f4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80056f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056fc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005700:	2200      	movs	r2, #0
 8005702:	4b89      	ldr	r3, [pc, #548]	; (8005928 <_dtoa_r+0x328>)
 8005704:	4640      	mov	r0, r8
 8005706:	4649      	mov	r1, r9
 8005708:	f7fa fd9a 	bl	8000240 <__aeabi_dsub>
 800570c:	a37c      	add	r3, pc, #496	; (adr r3, 8005900 <_dtoa_r+0x300>)
 800570e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005712:	f7fa ff4d 	bl	80005b0 <__aeabi_dmul>
 8005716:	a37c      	add	r3, pc, #496	; (adr r3, 8005908 <_dtoa_r+0x308>)
 8005718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571c:	f7fa fd92 	bl	8000244 <__adddf3>
 8005720:	4606      	mov	r6, r0
 8005722:	4628      	mov	r0, r5
 8005724:	460f      	mov	r7, r1
 8005726:	f7fa fed9 	bl	80004dc <__aeabi_i2d>
 800572a:	a379      	add	r3, pc, #484	; (adr r3, 8005910 <_dtoa_r+0x310>)
 800572c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005730:	f7fa ff3e 	bl	80005b0 <__aeabi_dmul>
 8005734:	4602      	mov	r2, r0
 8005736:	460b      	mov	r3, r1
 8005738:	4630      	mov	r0, r6
 800573a:	4639      	mov	r1, r7
 800573c:	f7fa fd82 	bl	8000244 <__adddf3>
 8005740:	4606      	mov	r6, r0
 8005742:	460f      	mov	r7, r1
 8005744:	f7fb f9e4 	bl	8000b10 <__aeabi_d2iz>
 8005748:	2200      	movs	r2, #0
 800574a:	4682      	mov	sl, r0
 800574c:	2300      	movs	r3, #0
 800574e:	4630      	mov	r0, r6
 8005750:	4639      	mov	r1, r7
 8005752:	f7fb f99f 	bl	8000a94 <__aeabi_dcmplt>
 8005756:	b148      	cbz	r0, 800576c <_dtoa_r+0x16c>
 8005758:	4650      	mov	r0, sl
 800575a:	f7fa febf 	bl	80004dc <__aeabi_i2d>
 800575e:	4632      	mov	r2, r6
 8005760:	463b      	mov	r3, r7
 8005762:	f7fb f98d 	bl	8000a80 <__aeabi_dcmpeq>
 8005766:	b908      	cbnz	r0, 800576c <_dtoa_r+0x16c>
 8005768:	f10a 3aff 	add.w	sl, sl, #4294967295
 800576c:	f1ba 0f16 	cmp.w	sl, #22
 8005770:	d85a      	bhi.n	8005828 <_dtoa_r+0x228>
 8005772:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005776:	496d      	ldr	r1, [pc, #436]	; (800592c <_dtoa_r+0x32c>)
 8005778:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800577c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005780:	f7fb f9a6 	bl	8000ad0 <__aeabi_dcmpgt>
 8005784:	2800      	cmp	r0, #0
 8005786:	d051      	beq.n	800582c <_dtoa_r+0x22c>
 8005788:	2300      	movs	r3, #0
 800578a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800578e:	930d      	str	r3, [sp, #52]	; 0x34
 8005790:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005792:	1b5d      	subs	r5, r3, r5
 8005794:	1e6b      	subs	r3, r5, #1
 8005796:	9307      	str	r3, [sp, #28]
 8005798:	bf43      	ittte	mi
 800579a:	2300      	movmi	r3, #0
 800579c:	f1c5 0901 	rsbmi	r9, r5, #1
 80057a0:	9307      	strmi	r3, [sp, #28]
 80057a2:	f04f 0900 	movpl.w	r9, #0
 80057a6:	f1ba 0f00 	cmp.w	sl, #0
 80057aa:	db41      	blt.n	8005830 <_dtoa_r+0x230>
 80057ac:	9b07      	ldr	r3, [sp, #28]
 80057ae:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80057b2:	4453      	add	r3, sl
 80057b4:	9307      	str	r3, [sp, #28]
 80057b6:	2300      	movs	r3, #0
 80057b8:	9308      	str	r3, [sp, #32]
 80057ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80057bc:	2b09      	cmp	r3, #9
 80057be:	f200 808f 	bhi.w	80058e0 <_dtoa_r+0x2e0>
 80057c2:	2b05      	cmp	r3, #5
 80057c4:	bfc4      	itt	gt
 80057c6:	3b04      	subgt	r3, #4
 80057c8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80057ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80057cc:	bfc8      	it	gt
 80057ce:	2500      	movgt	r5, #0
 80057d0:	f1a3 0302 	sub.w	r3, r3, #2
 80057d4:	bfd8      	it	le
 80057d6:	2501      	movle	r5, #1
 80057d8:	2b03      	cmp	r3, #3
 80057da:	f200 808d 	bhi.w	80058f8 <_dtoa_r+0x2f8>
 80057de:	e8df f003 	tbb	[pc, r3]
 80057e2:	7d7b      	.short	0x7d7b
 80057e4:	6f2f      	.short	0x6f2f
 80057e6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80057ea:	441d      	add	r5, r3
 80057ec:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80057f0:	2820      	cmp	r0, #32
 80057f2:	dd13      	ble.n	800581c <_dtoa_r+0x21c>
 80057f4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80057f8:	9b02      	ldr	r3, [sp, #8]
 80057fa:	fa08 f800 	lsl.w	r8, r8, r0
 80057fe:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005802:	fa23 f000 	lsr.w	r0, r3, r0
 8005806:	ea48 0000 	orr.w	r0, r8, r0
 800580a:	f7fa fe57 	bl	80004bc <__aeabi_ui2d>
 800580e:	2301      	movs	r3, #1
 8005810:	4680      	mov	r8, r0
 8005812:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005816:	3d01      	subs	r5, #1
 8005818:	9310      	str	r3, [sp, #64]	; 0x40
 800581a:	e771      	b.n	8005700 <_dtoa_r+0x100>
 800581c:	9b02      	ldr	r3, [sp, #8]
 800581e:	f1c0 0020 	rsb	r0, r0, #32
 8005822:	fa03 f000 	lsl.w	r0, r3, r0
 8005826:	e7f0      	b.n	800580a <_dtoa_r+0x20a>
 8005828:	2301      	movs	r3, #1
 800582a:	e7b0      	b.n	800578e <_dtoa_r+0x18e>
 800582c:	900d      	str	r0, [sp, #52]	; 0x34
 800582e:	e7af      	b.n	8005790 <_dtoa_r+0x190>
 8005830:	f1ca 0300 	rsb	r3, sl, #0
 8005834:	9308      	str	r3, [sp, #32]
 8005836:	2300      	movs	r3, #0
 8005838:	eba9 090a 	sub.w	r9, r9, sl
 800583c:	930c      	str	r3, [sp, #48]	; 0x30
 800583e:	e7bc      	b.n	80057ba <_dtoa_r+0x1ba>
 8005840:	2301      	movs	r3, #1
 8005842:	9309      	str	r3, [sp, #36]	; 0x24
 8005844:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005846:	2b00      	cmp	r3, #0
 8005848:	dd74      	ble.n	8005934 <_dtoa_r+0x334>
 800584a:	4698      	mov	r8, r3
 800584c:	9304      	str	r3, [sp, #16]
 800584e:	2200      	movs	r2, #0
 8005850:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005852:	6072      	str	r2, [r6, #4]
 8005854:	2204      	movs	r2, #4
 8005856:	f102 0014 	add.w	r0, r2, #20
 800585a:	4298      	cmp	r0, r3
 800585c:	6871      	ldr	r1, [r6, #4]
 800585e:	d96e      	bls.n	800593e <_dtoa_r+0x33e>
 8005860:	4620      	mov	r0, r4
 8005862:	f001 f8ba 	bl	80069da <_Balloc>
 8005866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005868:	6030      	str	r0, [r6, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f1b8 0f0e 	cmp.w	r8, #14
 8005870:	9306      	str	r3, [sp, #24]
 8005872:	f200 80ed 	bhi.w	8005a50 <_dtoa_r+0x450>
 8005876:	2d00      	cmp	r5, #0
 8005878:	f000 80ea 	beq.w	8005a50 <_dtoa_r+0x450>
 800587c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005880:	f1ba 0f00 	cmp.w	sl, #0
 8005884:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005888:	dd77      	ble.n	800597a <_dtoa_r+0x37a>
 800588a:	4a28      	ldr	r2, [pc, #160]	; (800592c <_dtoa_r+0x32c>)
 800588c:	f00a 030f 	and.w	r3, sl, #15
 8005890:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005894:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005898:	06f0      	lsls	r0, r6, #27
 800589a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80058a2:	d568      	bpl.n	8005976 <_dtoa_r+0x376>
 80058a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058a8:	4b21      	ldr	r3, [pc, #132]	; (8005930 <_dtoa_r+0x330>)
 80058aa:	2503      	movs	r5, #3
 80058ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058b0:	f7fa ffa8 	bl	8000804 <__aeabi_ddiv>
 80058b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058b8:	f006 060f 	and.w	r6, r6, #15
 80058bc:	4f1c      	ldr	r7, [pc, #112]	; (8005930 <_dtoa_r+0x330>)
 80058be:	e04f      	b.n	8005960 <_dtoa_r+0x360>
 80058c0:	2301      	movs	r3, #1
 80058c2:	9309      	str	r3, [sp, #36]	; 0x24
 80058c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80058c6:	4453      	add	r3, sl
 80058c8:	f103 0801 	add.w	r8, r3, #1
 80058cc:	9304      	str	r3, [sp, #16]
 80058ce:	4643      	mov	r3, r8
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	bfb8      	it	lt
 80058d4:	2301      	movlt	r3, #1
 80058d6:	e7ba      	b.n	800584e <_dtoa_r+0x24e>
 80058d8:	2300      	movs	r3, #0
 80058da:	e7b2      	b.n	8005842 <_dtoa_r+0x242>
 80058dc:	2300      	movs	r3, #0
 80058de:	e7f0      	b.n	80058c2 <_dtoa_r+0x2c2>
 80058e0:	2501      	movs	r5, #1
 80058e2:	2300      	movs	r3, #0
 80058e4:	9509      	str	r5, [sp, #36]	; 0x24
 80058e6:	931e      	str	r3, [sp, #120]	; 0x78
 80058e8:	f04f 33ff 	mov.w	r3, #4294967295
 80058ec:	2200      	movs	r2, #0
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	4698      	mov	r8, r3
 80058f2:	2312      	movs	r3, #18
 80058f4:	921f      	str	r2, [sp, #124]	; 0x7c
 80058f6:	e7aa      	b.n	800584e <_dtoa_r+0x24e>
 80058f8:	2301      	movs	r3, #1
 80058fa:	9309      	str	r3, [sp, #36]	; 0x24
 80058fc:	e7f4      	b.n	80058e8 <_dtoa_r+0x2e8>
 80058fe:	bf00      	nop
 8005900:	636f4361 	.word	0x636f4361
 8005904:	3fd287a7 	.word	0x3fd287a7
 8005908:	8b60c8b3 	.word	0x8b60c8b3
 800590c:	3fc68a28 	.word	0x3fc68a28
 8005910:	509f79fb 	.word	0x509f79fb
 8005914:	3fd34413 	.word	0x3fd34413
 8005918:	7ff00000 	.word	0x7ff00000
 800591c:	08007f79 	.word	0x08007f79
 8005920:	08007f70 	.word	0x08007f70
 8005924:	08007ef5 	.word	0x08007ef5
 8005928:	3ff80000 	.word	0x3ff80000
 800592c:	08008018 	.word	0x08008018
 8005930:	08007ff0 	.word	0x08007ff0
 8005934:	2301      	movs	r3, #1
 8005936:	9304      	str	r3, [sp, #16]
 8005938:	4698      	mov	r8, r3
 800593a:	461a      	mov	r2, r3
 800593c:	e7da      	b.n	80058f4 <_dtoa_r+0x2f4>
 800593e:	3101      	adds	r1, #1
 8005940:	6071      	str	r1, [r6, #4]
 8005942:	0052      	lsls	r2, r2, #1
 8005944:	e787      	b.n	8005856 <_dtoa_r+0x256>
 8005946:	07f1      	lsls	r1, r6, #31
 8005948:	d508      	bpl.n	800595c <_dtoa_r+0x35c>
 800594a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800594e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005952:	f7fa fe2d 	bl	80005b0 <__aeabi_dmul>
 8005956:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800595a:	3501      	adds	r5, #1
 800595c:	1076      	asrs	r6, r6, #1
 800595e:	3708      	adds	r7, #8
 8005960:	2e00      	cmp	r6, #0
 8005962:	d1f0      	bne.n	8005946 <_dtoa_r+0x346>
 8005964:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800596c:	f7fa ff4a 	bl	8000804 <__aeabi_ddiv>
 8005970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005974:	e01b      	b.n	80059ae <_dtoa_r+0x3ae>
 8005976:	2502      	movs	r5, #2
 8005978:	e7a0      	b.n	80058bc <_dtoa_r+0x2bc>
 800597a:	f000 80a4 	beq.w	8005ac6 <_dtoa_r+0x4c6>
 800597e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005982:	f1ca 0600 	rsb	r6, sl, #0
 8005986:	4ba0      	ldr	r3, [pc, #640]	; (8005c08 <_dtoa_r+0x608>)
 8005988:	f006 020f 	and.w	r2, r6, #15
 800598c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005994:	f7fa fe0c 	bl	80005b0 <__aeabi_dmul>
 8005998:	2502      	movs	r5, #2
 800599a:	2300      	movs	r3, #0
 800599c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a0:	4f9a      	ldr	r7, [pc, #616]	; (8005c0c <_dtoa_r+0x60c>)
 80059a2:	1136      	asrs	r6, r6, #4
 80059a4:	2e00      	cmp	r6, #0
 80059a6:	f040 8083 	bne.w	8005ab0 <_dtoa_r+0x4b0>
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e0      	bne.n	8005970 <_dtoa_r+0x370>
 80059ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 808a 	beq.w	8005aca <_dtoa_r+0x4ca>
 80059b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059ba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80059be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059c2:	2200      	movs	r2, #0
 80059c4:	4b92      	ldr	r3, [pc, #584]	; (8005c10 <_dtoa_r+0x610>)
 80059c6:	f7fb f865 	bl	8000a94 <__aeabi_dcmplt>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d07d      	beq.n	8005aca <_dtoa_r+0x4ca>
 80059ce:	f1b8 0f00 	cmp.w	r8, #0
 80059d2:	d07a      	beq.n	8005aca <_dtoa_r+0x4ca>
 80059d4:	9b04      	ldr	r3, [sp, #16]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	dd36      	ble.n	8005a48 <_dtoa_r+0x448>
 80059da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059de:	2200      	movs	r2, #0
 80059e0:	4b8c      	ldr	r3, [pc, #560]	; (8005c14 <_dtoa_r+0x614>)
 80059e2:	f7fa fde5 	bl	80005b0 <__aeabi_dmul>
 80059e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ea:	9e04      	ldr	r6, [sp, #16]
 80059ec:	f10a 37ff 	add.w	r7, sl, #4294967295
 80059f0:	3501      	adds	r5, #1
 80059f2:	4628      	mov	r0, r5
 80059f4:	f7fa fd72 	bl	80004dc <__aeabi_i2d>
 80059f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059fc:	f7fa fdd8 	bl	80005b0 <__aeabi_dmul>
 8005a00:	2200      	movs	r2, #0
 8005a02:	4b85      	ldr	r3, [pc, #532]	; (8005c18 <_dtoa_r+0x618>)
 8005a04:	f7fa fc1e 	bl	8000244 <__adddf3>
 8005a08:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005a0c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a10:	950b      	str	r5, [sp, #44]	; 0x2c
 8005a12:	2e00      	cmp	r6, #0
 8005a14:	d15c      	bne.n	8005ad0 <_dtoa_r+0x4d0>
 8005a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	4b7f      	ldr	r3, [pc, #508]	; (8005c1c <_dtoa_r+0x61c>)
 8005a1e:	f7fa fc0f 	bl	8000240 <__aeabi_dsub>
 8005a22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a24:	462b      	mov	r3, r5
 8005a26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a2a:	f7fb f851 	bl	8000ad0 <__aeabi_dcmpgt>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f040 8281 	bne.w	8005f36 <_dtoa_r+0x936>
 8005a34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a3a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005a3e:	f7fb f829 	bl	8000a94 <__aeabi_dcmplt>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	f040 8275 	bne.w	8005f32 <_dtoa_r+0x932>
 8005a48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005a4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f2c0 814b 	blt.w	8005cee <_dtoa_r+0x6ee>
 8005a58:	f1ba 0f0e 	cmp.w	sl, #14
 8005a5c:	f300 8147 	bgt.w	8005cee <_dtoa_r+0x6ee>
 8005a60:	4b69      	ldr	r3, [pc, #420]	; (8005c08 <_dtoa_r+0x608>)
 8005a62:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a6e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f280 80d7 	bge.w	8005c24 <_dtoa_r+0x624>
 8005a76:	f1b8 0f00 	cmp.w	r8, #0
 8005a7a:	f300 80d3 	bgt.w	8005c24 <_dtoa_r+0x624>
 8005a7e:	f040 8257 	bne.w	8005f30 <_dtoa_r+0x930>
 8005a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a86:	2200      	movs	r2, #0
 8005a88:	4b64      	ldr	r3, [pc, #400]	; (8005c1c <_dtoa_r+0x61c>)
 8005a8a:	f7fa fd91 	bl	80005b0 <__aeabi_dmul>
 8005a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a92:	f7fb f813 	bl	8000abc <__aeabi_dcmpge>
 8005a96:	4646      	mov	r6, r8
 8005a98:	4647      	mov	r7, r8
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	f040 822d 	bne.w	8005efa <_dtoa_r+0x8fa>
 8005aa0:	9b06      	ldr	r3, [sp, #24]
 8005aa2:	9a06      	ldr	r2, [sp, #24]
 8005aa4:	1c5d      	adds	r5, r3, #1
 8005aa6:	2331      	movs	r3, #49	; 0x31
 8005aa8:	f10a 0a01 	add.w	sl, sl, #1
 8005aac:	7013      	strb	r3, [r2, #0]
 8005aae:	e228      	b.n	8005f02 <_dtoa_r+0x902>
 8005ab0:	07f2      	lsls	r2, r6, #31
 8005ab2:	d505      	bpl.n	8005ac0 <_dtoa_r+0x4c0>
 8005ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ab8:	f7fa fd7a 	bl	80005b0 <__aeabi_dmul>
 8005abc:	2301      	movs	r3, #1
 8005abe:	3501      	adds	r5, #1
 8005ac0:	1076      	asrs	r6, r6, #1
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	e76e      	b.n	80059a4 <_dtoa_r+0x3a4>
 8005ac6:	2502      	movs	r5, #2
 8005ac8:	e771      	b.n	80059ae <_dtoa_r+0x3ae>
 8005aca:	4657      	mov	r7, sl
 8005acc:	4646      	mov	r6, r8
 8005ace:	e790      	b.n	80059f2 <_dtoa_r+0x3f2>
 8005ad0:	4b4d      	ldr	r3, [pc, #308]	; (8005c08 <_dtoa_r+0x608>)
 8005ad2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ad6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d048      	beq.n	8005b72 <_dtoa_r+0x572>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	494e      	ldr	r1, [pc, #312]	; (8005c20 <_dtoa_r+0x620>)
 8005ae8:	f7fa fe8c 	bl	8000804 <__aeabi_ddiv>
 8005aec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005af0:	f7fa fba6 	bl	8000240 <__aeabi_dsub>
 8005af4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005af8:	9d06      	ldr	r5, [sp, #24]
 8005afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005afe:	f7fb f807 	bl	8000b10 <__aeabi_d2iz>
 8005b02:	9011      	str	r0, [sp, #68]	; 0x44
 8005b04:	f7fa fcea 	bl	80004dc <__aeabi_i2d>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b10:	f7fa fb96 	bl	8000240 <__aeabi_dsub>
 8005b14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1a:	3330      	adds	r3, #48	; 0x30
 8005b1c:	f805 3b01 	strb.w	r3, [r5], #1
 8005b20:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b24:	f7fa ffb6 	bl	8000a94 <__aeabi_dcmplt>
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	d163      	bne.n	8005bf4 <_dtoa_r+0x5f4>
 8005b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b30:	2000      	movs	r0, #0
 8005b32:	4937      	ldr	r1, [pc, #220]	; (8005c10 <_dtoa_r+0x610>)
 8005b34:	f7fa fb84 	bl	8000240 <__aeabi_dsub>
 8005b38:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b3c:	f7fa ffaa 	bl	8000a94 <__aeabi_dcmplt>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	f040 80b5 	bne.w	8005cb0 <_dtoa_r+0x6b0>
 8005b46:	9b06      	ldr	r3, [sp, #24]
 8005b48:	1aeb      	subs	r3, r5, r3
 8005b4a:	429e      	cmp	r6, r3
 8005b4c:	f77f af7c 	ble.w	8005a48 <_dtoa_r+0x448>
 8005b50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b54:	2200      	movs	r2, #0
 8005b56:	4b2f      	ldr	r3, [pc, #188]	; (8005c14 <_dtoa_r+0x614>)
 8005b58:	f7fa fd2a 	bl	80005b0 <__aeabi_dmul>
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b66:	4b2b      	ldr	r3, [pc, #172]	; (8005c14 <_dtoa_r+0x614>)
 8005b68:	f7fa fd22 	bl	80005b0 <__aeabi_dmul>
 8005b6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b70:	e7c3      	b.n	8005afa <_dtoa_r+0x4fa>
 8005b72:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b76:	f7fa fd1b 	bl	80005b0 <__aeabi_dmul>
 8005b7a:	9b06      	ldr	r3, [sp, #24]
 8005b7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b80:	199d      	adds	r5, r3, r6
 8005b82:	461e      	mov	r6, r3
 8005b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b88:	f7fa ffc2 	bl	8000b10 <__aeabi_d2iz>
 8005b8c:	9011      	str	r0, [sp, #68]	; 0x44
 8005b8e:	f7fa fca5 	bl	80004dc <__aeabi_i2d>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b9a:	f7fa fb51 	bl	8000240 <__aeabi_dsub>
 8005b9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ba0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ba4:	3330      	adds	r3, #48	; 0x30
 8005ba6:	f806 3b01 	strb.w	r3, [r6], #1
 8005baa:	42ae      	cmp	r6, r5
 8005bac:	f04f 0200 	mov.w	r2, #0
 8005bb0:	d124      	bne.n	8005bfc <_dtoa_r+0x5fc>
 8005bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005bb6:	4b1a      	ldr	r3, [pc, #104]	; (8005c20 <_dtoa_r+0x620>)
 8005bb8:	f7fa fb44 	bl	8000244 <__adddf3>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bc4:	f7fa ff84 	bl	8000ad0 <__aeabi_dcmpgt>
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	d171      	bne.n	8005cb0 <_dtoa_r+0x6b0>
 8005bcc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	4913      	ldr	r1, [pc, #76]	; (8005c20 <_dtoa_r+0x620>)
 8005bd4:	f7fa fb34 	bl	8000240 <__aeabi_dsub>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be0:	f7fa ff58 	bl	8000a94 <__aeabi_dcmplt>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	f43f af2f 	beq.w	8005a48 <_dtoa_r+0x448>
 8005bea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bee:	1e6a      	subs	r2, r5, #1
 8005bf0:	2b30      	cmp	r3, #48	; 0x30
 8005bf2:	d001      	beq.n	8005bf8 <_dtoa_r+0x5f8>
 8005bf4:	46ba      	mov	sl, r7
 8005bf6:	e04a      	b.n	8005c8e <_dtoa_r+0x68e>
 8005bf8:	4615      	mov	r5, r2
 8005bfa:	e7f6      	b.n	8005bea <_dtoa_r+0x5ea>
 8005bfc:	4b05      	ldr	r3, [pc, #20]	; (8005c14 <_dtoa_r+0x614>)
 8005bfe:	f7fa fcd7 	bl	80005b0 <__aeabi_dmul>
 8005c02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c06:	e7bd      	b.n	8005b84 <_dtoa_r+0x584>
 8005c08:	08008018 	.word	0x08008018
 8005c0c:	08007ff0 	.word	0x08007ff0
 8005c10:	3ff00000 	.word	0x3ff00000
 8005c14:	40240000 	.word	0x40240000
 8005c18:	401c0000 	.word	0x401c0000
 8005c1c:	40140000 	.word	0x40140000
 8005c20:	3fe00000 	.word	0x3fe00000
 8005c24:	9d06      	ldr	r5, [sp, #24]
 8005c26:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c2e:	4630      	mov	r0, r6
 8005c30:	4639      	mov	r1, r7
 8005c32:	f7fa fde7 	bl	8000804 <__aeabi_ddiv>
 8005c36:	f7fa ff6b 	bl	8000b10 <__aeabi_d2iz>
 8005c3a:	4681      	mov	r9, r0
 8005c3c:	f7fa fc4e 	bl	80004dc <__aeabi_i2d>
 8005c40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c44:	f7fa fcb4 	bl	80005b0 <__aeabi_dmul>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	4639      	mov	r1, r7
 8005c50:	f7fa faf6 	bl	8000240 <__aeabi_dsub>
 8005c54:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005c58:	f805 6b01 	strb.w	r6, [r5], #1
 8005c5c:	9e06      	ldr	r6, [sp, #24]
 8005c5e:	4602      	mov	r2, r0
 8005c60:	1bae      	subs	r6, r5, r6
 8005c62:	45b0      	cmp	r8, r6
 8005c64:	460b      	mov	r3, r1
 8005c66:	d135      	bne.n	8005cd4 <_dtoa_r+0x6d4>
 8005c68:	f7fa faec 	bl	8000244 <__adddf3>
 8005c6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c70:	4606      	mov	r6, r0
 8005c72:	460f      	mov	r7, r1
 8005c74:	f7fa ff2c 	bl	8000ad0 <__aeabi_dcmpgt>
 8005c78:	b9c8      	cbnz	r0, 8005cae <_dtoa_r+0x6ae>
 8005c7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c7e:	4630      	mov	r0, r6
 8005c80:	4639      	mov	r1, r7
 8005c82:	f7fa fefd 	bl	8000a80 <__aeabi_dcmpeq>
 8005c86:	b110      	cbz	r0, 8005c8e <_dtoa_r+0x68e>
 8005c88:	f019 0f01 	tst.w	r9, #1
 8005c8c:	d10f      	bne.n	8005cae <_dtoa_r+0x6ae>
 8005c8e:	4659      	mov	r1, fp
 8005c90:	4620      	mov	r0, r4
 8005c92:	f000 fed6 	bl	8006a42 <_Bfree>
 8005c96:	2300      	movs	r3, #0
 8005c98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c9a:	702b      	strb	r3, [r5, #0]
 8005c9c:	f10a 0301 	add.w	r3, sl, #1
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f43f acf3 	beq.w	8005690 <_dtoa_r+0x90>
 8005caa:	601d      	str	r5, [r3, #0]
 8005cac:	e4f0      	b.n	8005690 <_dtoa_r+0x90>
 8005cae:	4657      	mov	r7, sl
 8005cb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005cb4:	1e6b      	subs	r3, r5, #1
 8005cb6:	2a39      	cmp	r2, #57	; 0x39
 8005cb8:	d106      	bne.n	8005cc8 <_dtoa_r+0x6c8>
 8005cba:	9a06      	ldr	r2, [sp, #24]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d107      	bne.n	8005cd0 <_dtoa_r+0x6d0>
 8005cc0:	2330      	movs	r3, #48	; 0x30
 8005cc2:	7013      	strb	r3, [r2, #0]
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	3701      	adds	r7, #1
 8005cc8:	781a      	ldrb	r2, [r3, #0]
 8005cca:	3201      	adds	r2, #1
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e791      	b.n	8005bf4 <_dtoa_r+0x5f4>
 8005cd0:	461d      	mov	r5, r3
 8005cd2:	e7ed      	b.n	8005cb0 <_dtoa_r+0x6b0>
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	4b99      	ldr	r3, [pc, #612]	; (8005f3c <_dtoa_r+0x93c>)
 8005cd8:	f7fa fc6a 	bl	80005b0 <__aeabi_dmul>
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2300      	movs	r3, #0
 8005ce0:	4606      	mov	r6, r0
 8005ce2:	460f      	mov	r7, r1
 8005ce4:	f7fa fecc 	bl	8000a80 <__aeabi_dcmpeq>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	d09e      	beq.n	8005c2a <_dtoa_r+0x62a>
 8005cec:	e7cf      	b.n	8005c8e <_dtoa_r+0x68e>
 8005cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cf0:	2a00      	cmp	r2, #0
 8005cf2:	f000 8088 	beq.w	8005e06 <_dtoa_r+0x806>
 8005cf6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005cf8:	2a01      	cmp	r2, #1
 8005cfa:	dc6d      	bgt.n	8005dd8 <_dtoa_r+0x7d8>
 8005cfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005cfe:	2a00      	cmp	r2, #0
 8005d00:	d066      	beq.n	8005dd0 <_dtoa_r+0x7d0>
 8005d02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d06:	464d      	mov	r5, r9
 8005d08:	9e08      	ldr	r6, [sp, #32]
 8005d0a:	9a07      	ldr	r2, [sp, #28]
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	441a      	add	r2, r3
 8005d10:	4620      	mov	r0, r4
 8005d12:	4499      	add	r9, r3
 8005d14:	9207      	str	r2, [sp, #28]
 8005d16:	f000 ff72 	bl	8006bfe <__i2b>
 8005d1a:	4607      	mov	r7, r0
 8005d1c:	2d00      	cmp	r5, #0
 8005d1e:	dd0b      	ble.n	8005d38 <_dtoa_r+0x738>
 8005d20:	9b07      	ldr	r3, [sp, #28]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	dd08      	ble.n	8005d38 <_dtoa_r+0x738>
 8005d26:	42ab      	cmp	r3, r5
 8005d28:	bfa8      	it	ge
 8005d2a:	462b      	movge	r3, r5
 8005d2c:	9a07      	ldr	r2, [sp, #28]
 8005d2e:	eba9 0903 	sub.w	r9, r9, r3
 8005d32:	1aed      	subs	r5, r5, r3
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	9307      	str	r3, [sp, #28]
 8005d38:	9b08      	ldr	r3, [sp, #32]
 8005d3a:	b1eb      	cbz	r3, 8005d78 <_dtoa_r+0x778>
 8005d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d065      	beq.n	8005e0e <_dtoa_r+0x80e>
 8005d42:	b18e      	cbz	r6, 8005d68 <_dtoa_r+0x768>
 8005d44:	4639      	mov	r1, r7
 8005d46:	4632      	mov	r2, r6
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f000 fff7 	bl	8006d3c <__pow5mult>
 8005d4e:	465a      	mov	r2, fp
 8005d50:	4601      	mov	r1, r0
 8005d52:	4607      	mov	r7, r0
 8005d54:	4620      	mov	r0, r4
 8005d56:	f000 ff5b 	bl	8006c10 <__multiply>
 8005d5a:	4659      	mov	r1, fp
 8005d5c:	900a      	str	r0, [sp, #40]	; 0x28
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f000 fe6f 	bl	8006a42 <_Bfree>
 8005d64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d66:	469b      	mov	fp, r3
 8005d68:	9b08      	ldr	r3, [sp, #32]
 8005d6a:	1b9a      	subs	r2, r3, r6
 8005d6c:	d004      	beq.n	8005d78 <_dtoa_r+0x778>
 8005d6e:	4659      	mov	r1, fp
 8005d70:	4620      	mov	r0, r4
 8005d72:	f000 ffe3 	bl	8006d3c <__pow5mult>
 8005d76:	4683      	mov	fp, r0
 8005d78:	2101      	movs	r1, #1
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	f000 ff3f 	bl	8006bfe <__i2b>
 8005d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d82:	4606      	mov	r6, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 81c6 	beq.w	8006116 <_dtoa_r+0xb16>
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	4601      	mov	r1, r0
 8005d8e:	4620      	mov	r0, r4
 8005d90:	f000 ffd4 	bl	8006d3c <__pow5mult>
 8005d94:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005d96:	4606      	mov	r6, r0
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	dc3e      	bgt.n	8005e1a <_dtoa_r+0x81a>
 8005d9c:	9b02      	ldr	r3, [sp, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d137      	bne.n	8005e12 <_dtoa_r+0x812>
 8005da2:	9b03      	ldr	r3, [sp, #12]
 8005da4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d134      	bne.n	8005e16 <_dtoa_r+0x816>
 8005dac:	9b03      	ldr	r3, [sp, #12]
 8005dae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005db2:	0d1b      	lsrs	r3, r3, #20
 8005db4:	051b      	lsls	r3, r3, #20
 8005db6:	b12b      	cbz	r3, 8005dc4 <_dtoa_r+0x7c4>
 8005db8:	9b07      	ldr	r3, [sp, #28]
 8005dba:	f109 0901 	add.w	r9, r9, #1
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	9307      	str	r3, [sp, #28]
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	9308      	str	r3, [sp, #32]
 8005dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d128      	bne.n	8005e1e <_dtoa_r+0x81e>
 8005dcc:	2001      	movs	r0, #1
 8005dce:	e02e      	b.n	8005e2e <_dtoa_r+0x82e>
 8005dd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dd2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005dd6:	e796      	b.n	8005d06 <_dtoa_r+0x706>
 8005dd8:	9b08      	ldr	r3, [sp, #32]
 8005dda:	f108 36ff 	add.w	r6, r8, #4294967295
 8005dde:	42b3      	cmp	r3, r6
 8005de0:	bfb7      	itett	lt
 8005de2:	9b08      	ldrlt	r3, [sp, #32]
 8005de4:	1b9e      	subge	r6, r3, r6
 8005de6:	1af2      	sublt	r2, r6, r3
 8005de8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005dea:	bfbf      	itttt	lt
 8005dec:	9608      	strlt	r6, [sp, #32]
 8005dee:	189b      	addlt	r3, r3, r2
 8005df0:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005df2:	2600      	movlt	r6, #0
 8005df4:	f1b8 0f00 	cmp.w	r8, #0
 8005df8:	bfb9      	ittee	lt
 8005dfa:	eba9 0508 	sublt.w	r5, r9, r8
 8005dfe:	2300      	movlt	r3, #0
 8005e00:	464d      	movge	r5, r9
 8005e02:	4643      	movge	r3, r8
 8005e04:	e781      	b.n	8005d0a <_dtoa_r+0x70a>
 8005e06:	9e08      	ldr	r6, [sp, #32]
 8005e08:	464d      	mov	r5, r9
 8005e0a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005e0c:	e786      	b.n	8005d1c <_dtoa_r+0x71c>
 8005e0e:	9a08      	ldr	r2, [sp, #32]
 8005e10:	e7ad      	b.n	8005d6e <_dtoa_r+0x76e>
 8005e12:	2300      	movs	r3, #0
 8005e14:	e7d6      	b.n	8005dc4 <_dtoa_r+0x7c4>
 8005e16:	9b02      	ldr	r3, [sp, #8]
 8005e18:	e7d4      	b.n	8005dc4 <_dtoa_r+0x7c4>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	9308      	str	r3, [sp, #32]
 8005e1e:	6933      	ldr	r3, [r6, #16]
 8005e20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e24:	6918      	ldr	r0, [r3, #16]
 8005e26:	f000 fe9c 	bl	8006b62 <__hi0bits>
 8005e2a:	f1c0 0020 	rsb	r0, r0, #32
 8005e2e:	9b07      	ldr	r3, [sp, #28]
 8005e30:	4418      	add	r0, r3
 8005e32:	f010 001f 	ands.w	r0, r0, #31
 8005e36:	d047      	beq.n	8005ec8 <_dtoa_r+0x8c8>
 8005e38:	f1c0 0320 	rsb	r3, r0, #32
 8005e3c:	2b04      	cmp	r3, #4
 8005e3e:	dd3b      	ble.n	8005eb8 <_dtoa_r+0x8b8>
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	f1c0 001c 	rsb	r0, r0, #28
 8005e46:	4481      	add	r9, r0
 8005e48:	4405      	add	r5, r0
 8005e4a:	4403      	add	r3, r0
 8005e4c:	9307      	str	r3, [sp, #28]
 8005e4e:	f1b9 0f00 	cmp.w	r9, #0
 8005e52:	dd05      	ble.n	8005e60 <_dtoa_r+0x860>
 8005e54:	4659      	mov	r1, fp
 8005e56:	464a      	mov	r2, r9
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f000 ffbd 	bl	8006dd8 <__lshift>
 8005e5e:	4683      	mov	fp, r0
 8005e60:	9b07      	ldr	r3, [sp, #28]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	dd05      	ble.n	8005e72 <_dtoa_r+0x872>
 8005e66:	4631      	mov	r1, r6
 8005e68:	461a      	mov	r2, r3
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 ffb4 	bl	8006dd8 <__lshift>
 8005e70:	4606      	mov	r6, r0
 8005e72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e74:	b353      	cbz	r3, 8005ecc <_dtoa_r+0x8cc>
 8005e76:	4631      	mov	r1, r6
 8005e78:	4658      	mov	r0, fp
 8005e7a:	f001 f801 	bl	8006e80 <__mcmp>
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	da24      	bge.n	8005ecc <_dtoa_r+0x8cc>
 8005e82:	2300      	movs	r3, #0
 8005e84:	4659      	mov	r1, fp
 8005e86:	220a      	movs	r2, #10
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f000 fdf1 	bl	8006a70 <__multadd>
 8005e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e94:	4683      	mov	fp, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 8144 	beq.w	8006124 <_dtoa_r+0xb24>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4639      	mov	r1, r7
 8005ea0:	220a      	movs	r2, #10
 8005ea2:	4620      	mov	r0, r4
 8005ea4:	f000 fde4 	bl	8006a70 <__multadd>
 8005ea8:	9b04      	ldr	r3, [sp, #16]
 8005eaa:	4607      	mov	r7, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	dc4d      	bgt.n	8005f4c <_dtoa_r+0x94c>
 8005eb0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	dd4a      	ble.n	8005f4c <_dtoa_r+0x94c>
 8005eb6:	e011      	b.n	8005edc <_dtoa_r+0x8dc>
 8005eb8:	d0c9      	beq.n	8005e4e <_dtoa_r+0x84e>
 8005eba:	9a07      	ldr	r2, [sp, #28]
 8005ebc:	331c      	adds	r3, #28
 8005ebe:	441a      	add	r2, r3
 8005ec0:	4499      	add	r9, r3
 8005ec2:	441d      	add	r5, r3
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	e7c1      	b.n	8005e4c <_dtoa_r+0x84c>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	e7f6      	b.n	8005eba <_dtoa_r+0x8ba>
 8005ecc:	f1b8 0f00 	cmp.w	r8, #0
 8005ed0:	dc36      	bgt.n	8005f40 <_dtoa_r+0x940>
 8005ed2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	dd33      	ble.n	8005f40 <_dtoa_r+0x940>
 8005ed8:	f8cd 8010 	str.w	r8, [sp, #16]
 8005edc:	9b04      	ldr	r3, [sp, #16]
 8005ede:	b963      	cbnz	r3, 8005efa <_dtoa_r+0x8fa>
 8005ee0:	4631      	mov	r1, r6
 8005ee2:	2205      	movs	r2, #5
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	f000 fdc3 	bl	8006a70 <__multadd>
 8005eea:	4601      	mov	r1, r0
 8005eec:	4606      	mov	r6, r0
 8005eee:	4658      	mov	r0, fp
 8005ef0:	f000 ffc6 	bl	8006e80 <__mcmp>
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	f73f add3 	bgt.w	8005aa0 <_dtoa_r+0x4a0>
 8005efa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005efc:	9d06      	ldr	r5, [sp, #24]
 8005efe:	ea6f 0a03 	mvn.w	sl, r3
 8005f02:	f04f 0900 	mov.w	r9, #0
 8005f06:	4631      	mov	r1, r6
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f000 fd9a 	bl	8006a42 <_Bfree>
 8005f0e:	2f00      	cmp	r7, #0
 8005f10:	f43f aebd 	beq.w	8005c8e <_dtoa_r+0x68e>
 8005f14:	f1b9 0f00 	cmp.w	r9, #0
 8005f18:	d005      	beq.n	8005f26 <_dtoa_r+0x926>
 8005f1a:	45b9      	cmp	r9, r7
 8005f1c:	d003      	beq.n	8005f26 <_dtoa_r+0x926>
 8005f1e:	4649      	mov	r1, r9
 8005f20:	4620      	mov	r0, r4
 8005f22:	f000 fd8e 	bl	8006a42 <_Bfree>
 8005f26:	4639      	mov	r1, r7
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f000 fd8a 	bl	8006a42 <_Bfree>
 8005f2e:	e6ae      	b.n	8005c8e <_dtoa_r+0x68e>
 8005f30:	2600      	movs	r6, #0
 8005f32:	4637      	mov	r7, r6
 8005f34:	e7e1      	b.n	8005efa <_dtoa_r+0x8fa>
 8005f36:	46ba      	mov	sl, r7
 8005f38:	4637      	mov	r7, r6
 8005f3a:	e5b1      	b.n	8005aa0 <_dtoa_r+0x4a0>
 8005f3c:	40240000 	.word	0x40240000
 8005f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f42:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 80f3 	beq.w	8006132 <_dtoa_r+0xb32>
 8005f4c:	2d00      	cmp	r5, #0
 8005f4e:	dd05      	ble.n	8005f5c <_dtoa_r+0x95c>
 8005f50:	4639      	mov	r1, r7
 8005f52:	462a      	mov	r2, r5
 8005f54:	4620      	mov	r0, r4
 8005f56:	f000 ff3f 	bl	8006dd8 <__lshift>
 8005f5a:	4607      	mov	r7, r0
 8005f5c:	9b08      	ldr	r3, [sp, #32]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d04c      	beq.n	8005ffc <_dtoa_r+0x9fc>
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	4620      	mov	r0, r4
 8005f66:	f000 fd38 	bl	80069da <_Balloc>
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	f107 010c 	add.w	r1, r7, #12
 8005f72:	3202      	adds	r2, #2
 8005f74:	0092      	lsls	r2, r2, #2
 8005f76:	300c      	adds	r0, #12
 8005f78:	f000 fd24 	bl	80069c4 <memcpy>
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4620      	mov	r0, r4
 8005f82:	f000 ff29 	bl	8006dd8 <__lshift>
 8005f86:	46b9      	mov	r9, r7
 8005f88:	4607      	mov	r7, r0
 8005f8a:	9b06      	ldr	r3, [sp, #24]
 8005f8c:	9307      	str	r3, [sp, #28]
 8005f8e:	9b02      	ldr	r3, [sp, #8]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	9308      	str	r3, [sp, #32]
 8005f96:	4631      	mov	r1, r6
 8005f98:	4658      	mov	r0, fp
 8005f9a:	f7ff faa3 	bl	80054e4 <quorem>
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005fa6:	4658      	mov	r0, fp
 8005fa8:	f000 ff6a 	bl	8006e80 <__mcmp>
 8005fac:	463a      	mov	r2, r7
 8005fae:	9002      	str	r0, [sp, #8]
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	f000 ff7e 	bl	8006eb4 <__mdiff>
 8005fb8:	68c3      	ldr	r3, [r0, #12]
 8005fba:	4602      	mov	r2, r0
 8005fbc:	bb03      	cbnz	r3, 8006000 <_dtoa_r+0xa00>
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	9009      	str	r0, [sp, #36]	; 0x24
 8005fc2:	4658      	mov	r0, fp
 8005fc4:	f000 ff5c 	bl	8006e80 <__mcmp>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fcc:	4611      	mov	r1, r2
 8005fce:	4620      	mov	r0, r4
 8005fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd2:	f000 fd36 	bl	8006a42 <_Bfree>
 8005fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd8:	b9a3      	cbnz	r3, 8006004 <_dtoa_r+0xa04>
 8005fda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005fdc:	b992      	cbnz	r2, 8006004 <_dtoa_r+0xa04>
 8005fde:	9a08      	ldr	r2, [sp, #32]
 8005fe0:	b982      	cbnz	r2, 8006004 <_dtoa_r+0xa04>
 8005fe2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005fe6:	d029      	beq.n	800603c <_dtoa_r+0xa3c>
 8005fe8:	9b02      	ldr	r3, [sp, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	dd01      	ble.n	8005ff2 <_dtoa_r+0x9f2>
 8005fee:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005ff2:	9b07      	ldr	r3, [sp, #28]
 8005ff4:	1c5d      	adds	r5, r3, #1
 8005ff6:	f883 8000 	strb.w	r8, [r3]
 8005ffa:	e784      	b.n	8005f06 <_dtoa_r+0x906>
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	e7c2      	b.n	8005f86 <_dtoa_r+0x986>
 8006000:	2301      	movs	r3, #1
 8006002:	e7e3      	b.n	8005fcc <_dtoa_r+0x9cc>
 8006004:	9a02      	ldr	r2, [sp, #8]
 8006006:	2a00      	cmp	r2, #0
 8006008:	db04      	blt.n	8006014 <_dtoa_r+0xa14>
 800600a:	d123      	bne.n	8006054 <_dtoa_r+0xa54>
 800600c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800600e:	bb0a      	cbnz	r2, 8006054 <_dtoa_r+0xa54>
 8006010:	9a08      	ldr	r2, [sp, #32]
 8006012:	b9fa      	cbnz	r2, 8006054 <_dtoa_r+0xa54>
 8006014:	2b00      	cmp	r3, #0
 8006016:	ddec      	ble.n	8005ff2 <_dtoa_r+0x9f2>
 8006018:	4659      	mov	r1, fp
 800601a:	2201      	movs	r2, #1
 800601c:	4620      	mov	r0, r4
 800601e:	f000 fedb 	bl	8006dd8 <__lshift>
 8006022:	4631      	mov	r1, r6
 8006024:	4683      	mov	fp, r0
 8006026:	f000 ff2b 	bl	8006e80 <__mcmp>
 800602a:	2800      	cmp	r0, #0
 800602c:	dc03      	bgt.n	8006036 <_dtoa_r+0xa36>
 800602e:	d1e0      	bne.n	8005ff2 <_dtoa_r+0x9f2>
 8006030:	f018 0f01 	tst.w	r8, #1
 8006034:	d0dd      	beq.n	8005ff2 <_dtoa_r+0x9f2>
 8006036:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800603a:	d1d8      	bne.n	8005fee <_dtoa_r+0x9ee>
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	9a07      	ldr	r2, [sp, #28]
 8006040:	1c5d      	adds	r5, r3, #1
 8006042:	2339      	movs	r3, #57	; 0x39
 8006044:	7013      	strb	r3, [r2, #0]
 8006046:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800604a:	1e6a      	subs	r2, r5, #1
 800604c:	2b39      	cmp	r3, #57	; 0x39
 800604e:	d04d      	beq.n	80060ec <_dtoa_r+0xaec>
 8006050:	3301      	adds	r3, #1
 8006052:	e052      	b.n	80060fa <_dtoa_r+0xafa>
 8006054:	9a07      	ldr	r2, [sp, #28]
 8006056:	2b00      	cmp	r3, #0
 8006058:	f102 0501 	add.w	r5, r2, #1
 800605c:	dd06      	ble.n	800606c <_dtoa_r+0xa6c>
 800605e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006062:	d0eb      	beq.n	800603c <_dtoa_r+0xa3c>
 8006064:	f108 0801 	add.w	r8, r8, #1
 8006068:	9b07      	ldr	r3, [sp, #28]
 800606a:	e7c4      	b.n	8005ff6 <_dtoa_r+0x9f6>
 800606c:	9b06      	ldr	r3, [sp, #24]
 800606e:	9a04      	ldr	r2, [sp, #16]
 8006070:	1aeb      	subs	r3, r5, r3
 8006072:	4293      	cmp	r3, r2
 8006074:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006078:	d021      	beq.n	80060be <_dtoa_r+0xabe>
 800607a:	4659      	mov	r1, fp
 800607c:	2300      	movs	r3, #0
 800607e:	220a      	movs	r2, #10
 8006080:	4620      	mov	r0, r4
 8006082:	f000 fcf5 	bl	8006a70 <__multadd>
 8006086:	45b9      	cmp	r9, r7
 8006088:	4683      	mov	fp, r0
 800608a:	f04f 0300 	mov.w	r3, #0
 800608e:	f04f 020a 	mov.w	r2, #10
 8006092:	4649      	mov	r1, r9
 8006094:	4620      	mov	r0, r4
 8006096:	d105      	bne.n	80060a4 <_dtoa_r+0xaa4>
 8006098:	f000 fcea 	bl	8006a70 <__multadd>
 800609c:	4681      	mov	r9, r0
 800609e:	4607      	mov	r7, r0
 80060a0:	9507      	str	r5, [sp, #28]
 80060a2:	e778      	b.n	8005f96 <_dtoa_r+0x996>
 80060a4:	f000 fce4 	bl	8006a70 <__multadd>
 80060a8:	4639      	mov	r1, r7
 80060aa:	4681      	mov	r9, r0
 80060ac:	2300      	movs	r3, #0
 80060ae:	220a      	movs	r2, #10
 80060b0:	4620      	mov	r0, r4
 80060b2:	f000 fcdd 	bl	8006a70 <__multadd>
 80060b6:	4607      	mov	r7, r0
 80060b8:	e7f2      	b.n	80060a0 <_dtoa_r+0xaa0>
 80060ba:	f04f 0900 	mov.w	r9, #0
 80060be:	4659      	mov	r1, fp
 80060c0:	2201      	movs	r2, #1
 80060c2:	4620      	mov	r0, r4
 80060c4:	f000 fe88 	bl	8006dd8 <__lshift>
 80060c8:	4631      	mov	r1, r6
 80060ca:	4683      	mov	fp, r0
 80060cc:	f000 fed8 	bl	8006e80 <__mcmp>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	dcb8      	bgt.n	8006046 <_dtoa_r+0xa46>
 80060d4:	d102      	bne.n	80060dc <_dtoa_r+0xadc>
 80060d6:	f018 0f01 	tst.w	r8, #1
 80060da:	d1b4      	bne.n	8006046 <_dtoa_r+0xa46>
 80060dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060e0:	1e6a      	subs	r2, r5, #1
 80060e2:	2b30      	cmp	r3, #48	; 0x30
 80060e4:	f47f af0f 	bne.w	8005f06 <_dtoa_r+0x906>
 80060e8:	4615      	mov	r5, r2
 80060ea:	e7f7      	b.n	80060dc <_dtoa_r+0xadc>
 80060ec:	9b06      	ldr	r3, [sp, #24]
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d105      	bne.n	80060fe <_dtoa_r+0xafe>
 80060f2:	2331      	movs	r3, #49	; 0x31
 80060f4:	9a06      	ldr	r2, [sp, #24]
 80060f6:	f10a 0a01 	add.w	sl, sl, #1
 80060fa:	7013      	strb	r3, [r2, #0]
 80060fc:	e703      	b.n	8005f06 <_dtoa_r+0x906>
 80060fe:	4615      	mov	r5, r2
 8006100:	e7a1      	b.n	8006046 <_dtoa_r+0xa46>
 8006102:	4b17      	ldr	r3, [pc, #92]	; (8006160 <_dtoa_r+0xb60>)
 8006104:	f7ff bae1 	b.w	80056ca <_dtoa_r+0xca>
 8006108:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800610a:	2b00      	cmp	r3, #0
 800610c:	f47f aabb 	bne.w	8005686 <_dtoa_r+0x86>
 8006110:	4b14      	ldr	r3, [pc, #80]	; (8006164 <_dtoa_r+0xb64>)
 8006112:	f7ff bada 	b.w	80056ca <_dtoa_r+0xca>
 8006116:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006118:	2b01      	cmp	r3, #1
 800611a:	f77f ae3f 	ble.w	8005d9c <_dtoa_r+0x79c>
 800611e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006120:	9308      	str	r3, [sp, #32]
 8006122:	e653      	b.n	8005dcc <_dtoa_r+0x7cc>
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	2b00      	cmp	r3, #0
 8006128:	dc03      	bgt.n	8006132 <_dtoa_r+0xb32>
 800612a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800612c:	2b02      	cmp	r3, #2
 800612e:	f73f aed5 	bgt.w	8005edc <_dtoa_r+0x8dc>
 8006132:	9d06      	ldr	r5, [sp, #24]
 8006134:	4631      	mov	r1, r6
 8006136:	4658      	mov	r0, fp
 8006138:	f7ff f9d4 	bl	80054e4 <quorem>
 800613c:	9b06      	ldr	r3, [sp, #24]
 800613e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006142:	f805 8b01 	strb.w	r8, [r5], #1
 8006146:	9a04      	ldr	r2, [sp, #16]
 8006148:	1aeb      	subs	r3, r5, r3
 800614a:	429a      	cmp	r2, r3
 800614c:	ddb5      	ble.n	80060ba <_dtoa_r+0xaba>
 800614e:	4659      	mov	r1, fp
 8006150:	2300      	movs	r3, #0
 8006152:	220a      	movs	r2, #10
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fc8b 	bl	8006a70 <__multadd>
 800615a:	4683      	mov	fp, r0
 800615c:	e7ea      	b.n	8006134 <_dtoa_r+0xb34>
 800615e:	bf00      	nop
 8006160:	08007ef4 	.word	0x08007ef4
 8006164:	08007f70 	.word	0x08007f70

08006168 <std>:
 8006168:	2300      	movs	r3, #0
 800616a:	b510      	push	{r4, lr}
 800616c:	4604      	mov	r4, r0
 800616e:	e9c0 3300 	strd	r3, r3, [r0]
 8006172:	6083      	str	r3, [r0, #8]
 8006174:	8181      	strh	r1, [r0, #12]
 8006176:	6643      	str	r3, [r0, #100]	; 0x64
 8006178:	81c2      	strh	r2, [r0, #14]
 800617a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800617e:	6183      	str	r3, [r0, #24]
 8006180:	4619      	mov	r1, r3
 8006182:	2208      	movs	r2, #8
 8006184:	305c      	adds	r0, #92	; 0x5c
 8006186:	f7fd fc77 	bl	8003a78 <memset>
 800618a:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <std+0x38>)
 800618c:	6224      	str	r4, [r4, #32]
 800618e:	6263      	str	r3, [r4, #36]	; 0x24
 8006190:	4b04      	ldr	r3, [pc, #16]	; (80061a4 <std+0x3c>)
 8006192:	62a3      	str	r3, [r4, #40]	; 0x28
 8006194:	4b04      	ldr	r3, [pc, #16]	; (80061a8 <std+0x40>)
 8006196:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006198:	4b04      	ldr	r3, [pc, #16]	; (80061ac <std+0x44>)
 800619a:	6323      	str	r3, [r4, #48]	; 0x30
 800619c:	bd10      	pop	{r4, pc}
 800619e:	bf00      	nop
 80061a0:	08007875 	.word	0x08007875
 80061a4:	08007897 	.word	0x08007897
 80061a8:	080078cf 	.word	0x080078cf
 80061ac:	080078f3 	.word	0x080078f3

080061b0 <_cleanup_r>:
 80061b0:	4901      	ldr	r1, [pc, #4]	; (80061b8 <_cleanup_r+0x8>)
 80061b2:	f000 b885 	b.w	80062c0 <_fwalk_reent>
 80061b6:	bf00      	nop
 80061b8:	08007c0d 	.word	0x08007c0d

080061bc <__sfmoreglue>:
 80061bc:	b570      	push	{r4, r5, r6, lr}
 80061be:	2568      	movs	r5, #104	; 0x68
 80061c0:	1e4a      	subs	r2, r1, #1
 80061c2:	4355      	muls	r5, r2
 80061c4:	460e      	mov	r6, r1
 80061c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80061ca:	f001 f859 	bl	8007280 <_malloc_r>
 80061ce:	4604      	mov	r4, r0
 80061d0:	b140      	cbz	r0, 80061e4 <__sfmoreglue+0x28>
 80061d2:	2100      	movs	r1, #0
 80061d4:	e9c0 1600 	strd	r1, r6, [r0]
 80061d8:	300c      	adds	r0, #12
 80061da:	60a0      	str	r0, [r4, #8]
 80061dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80061e0:	f7fd fc4a 	bl	8003a78 <memset>
 80061e4:	4620      	mov	r0, r4
 80061e6:	bd70      	pop	{r4, r5, r6, pc}

080061e8 <__sinit>:
 80061e8:	6983      	ldr	r3, [r0, #24]
 80061ea:	b510      	push	{r4, lr}
 80061ec:	4604      	mov	r4, r0
 80061ee:	bb33      	cbnz	r3, 800623e <__sinit+0x56>
 80061f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80061f4:	6503      	str	r3, [r0, #80]	; 0x50
 80061f6:	4b12      	ldr	r3, [pc, #72]	; (8006240 <__sinit+0x58>)
 80061f8:	4a12      	ldr	r2, [pc, #72]	; (8006244 <__sinit+0x5c>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6282      	str	r2, [r0, #40]	; 0x28
 80061fe:	4298      	cmp	r0, r3
 8006200:	bf04      	itt	eq
 8006202:	2301      	moveq	r3, #1
 8006204:	6183      	streq	r3, [r0, #24]
 8006206:	f000 f81f 	bl	8006248 <__sfp>
 800620a:	6060      	str	r0, [r4, #4]
 800620c:	4620      	mov	r0, r4
 800620e:	f000 f81b 	bl	8006248 <__sfp>
 8006212:	60a0      	str	r0, [r4, #8]
 8006214:	4620      	mov	r0, r4
 8006216:	f000 f817 	bl	8006248 <__sfp>
 800621a:	2200      	movs	r2, #0
 800621c:	60e0      	str	r0, [r4, #12]
 800621e:	2104      	movs	r1, #4
 8006220:	6860      	ldr	r0, [r4, #4]
 8006222:	f7ff ffa1 	bl	8006168 <std>
 8006226:	2201      	movs	r2, #1
 8006228:	2109      	movs	r1, #9
 800622a:	68a0      	ldr	r0, [r4, #8]
 800622c:	f7ff ff9c 	bl	8006168 <std>
 8006230:	2202      	movs	r2, #2
 8006232:	2112      	movs	r1, #18
 8006234:	68e0      	ldr	r0, [r4, #12]
 8006236:	f7ff ff97 	bl	8006168 <std>
 800623a:	2301      	movs	r3, #1
 800623c:	61a3      	str	r3, [r4, #24]
 800623e:	bd10      	pop	{r4, pc}
 8006240:	08007ee0 	.word	0x08007ee0
 8006244:	080061b1 	.word	0x080061b1

08006248 <__sfp>:
 8006248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624a:	4b1b      	ldr	r3, [pc, #108]	; (80062b8 <__sfp+0x70>)
 800624c:	4607      	mov	r7, r0
 800624e:	681e      	ldr	r6, [r3, #0]
 8006250:	69b3      	ldr	r3, [r6, #24]
 8006252:	b913      	cbnz	r3, 800625a <__sfp+0x12>
 8006254:	4630      	mov	r0, r6
 8006256:	f7ff ffc7 	bl	80061e8 <__sinit>
 800625a:	3648      	adds	r6, #72	; 0x48
 800625c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006260:	3b01      	subs	r3, #1
 8006262:	d503      	bpl.n	800626c <__sfp+0x24>
 8006264:	6833      	ldr	r3, [r6, #0]
 8006266:	b133      	cbz	r3, 8006276 <__sfp+0x2e>
 8006268:	6836      	ldr	r6, [r6, #0]
 800626a:	e7f7      	b.n	800625c <__sfp+0x14>
 800626c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006270:	b16d      	cbz	r5, 800628e <__sfp+0x46>
 8006272:	3468      	adds	r4, #104	; 0x68
 8006274:	e7f4      	b.n	8006260 <__sfp+0x18>
 8006276:	2104      	movs	r1, #4
 8006278:	4638      	mov	r0, r7
 800627a:	f7ff ff9f 	bl	80061bc <__sfmoreglue>
 800627e:	6030      	str	r0, [r6, #0]
 8006280:	2800      	cmp	r0, #0
 8006282:	d1f1      	bne.n	8006268 <__sfp+0x20>
 8006284:	230c      	movs	r3, #12
 8006286:	4604      	mov	r4, r0
 8006288:	603b      	str	r3, [r7, #0]
 800628a:	4620      	mov	r0, r4
 800628c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800628e:	4b0b      	ldr	r3, [pc, #44]	; (80062bc <__sfp+0x74>)
 8006290:	6665      	str	r5, [r4, #100]	; 0x64
 8006292:	e9c4 5500 	strd	r5, r5, [r4]
 8006296:	60a5      	str	r5, [r4, #8]
 8006298:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800629c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80062a0:	2208      	movs	r2, #8
 80062a2:	4629      	mov	r1, r5
 80062a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80062a8:	f7fd fbe6 	bl	8003a78 <memset>
 80062ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80062b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80062b4:	e7e9      	b.n	800628a <__sfp+0x42>
 80062b6:	bf00      	nop
 80062b8:	08007ee0 	.word	0x08007ee0
 80062bc:	ffff0001 	.word	0xffff0001

080062c0 <_fwalk_reent>:
 80062c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c4:	4680      	mov	r8, r0
 80062c6:	4689      	mov	r9, r1
 80062c8:	2600      	movs	r6, #0
 80062ca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80062ce:	b914      	cbnz	r4, 80062d6 <_fwalk_reent+0x16>
 80062d0:	4630      	mov	r0, r6
 80062d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80062da:	3f01      	subs	r7, #1
 80062dc:	d501      	bpl.n	80062e2 <_fwalk_reent+0x22>
 80062de:	6824      	ldr	r4, [r4, #0]
 80062e0:	e7f5      	b.n	80062ce <_fwalk_reent+0xe>
 80062e2:	89ab      	ldrh	r3, [r5, #12]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d907      	bls.n	80062f8 <_fwalk_reent+0x38>
 80062e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062ec:	3301      	adds	r3, #1
 80062ee:	d003      	beq.n	80062f8 <_fwalk_reent+0x38>
 80062f0:	4629      	mov	r1, r5
 80062f2:	4640      	mov	r0, r8
 80062f4:	47c8      	blx	r9
 80062f6:	4306      	orrs	r6, r0
 80062f8:	3568      	adds	r5, #104	; 0x68
 80062fa:	e7ee      	b.n	80062da <_fwalk_reent+0x1a>

080062fc <rshift>:
 80062fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062fe:	6906      	ldr	r6, [r0, #16]
 8006300:	114b      	asrs	r3, r1, #5
 8006302:	429e      	cmp	r6, r3
 8006304:	f100 0414 	add.w	r4, r0, #20
 8006308:	dd31      	ble.n	800636e <rshift+0x72>
 800630a:	f011 011f 	ands.w	r1, r1, #31
 800630e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006312:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006316:	d108      	bne.n	800632a <rshift+0x2e>
 8006318:	4621      	mov	r1, r4
 800631a:	42b2      	cmp	r2, r6
 800631c:	460b      	mov	r3, r1
 800631e:	d211      	bcs.n	8006344 <rshift+0x48>
 8006320:	f852 3b04 	ldr.w	r3, [r2], #4
 8006324:	f841 3b04 	str.w	r3, [r1], #4
 8006328:	e7f7      	b.n	800631a <rshift+0x1e>
 800632a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800632e:	4623      	mov	r3, r4
 8006330:	f1c1 0c20 	rsb	ip, r1, #32
 8006334:	40cd      	lsrs	r5, r1
 8006336:	3204      	adds	r2, #4
 8006338:	42b2      	cmp	r2, r6
 800633a:	4617      	mov	r7, r2
 800633c:	d30d      	bcc.n	800635a <rshift+0x5e>
 800633e:	601d      	str	r5, [r3, #0]
 8006340:	b105      	cbz	r5, 8006344 <rshift+0x48>
 8006342:	3304      	adds	r3, #4
 8006344:	42a3      	cmp	r3, r4
 8006346:	eba3 0204 	sub.w	r2, r3, r4
 800634a:	bf08      	it	eq
 800634c:	2300      	moveq	r3, #0
 800634e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006352:	6102      	str	r2, [r0, #16]
 8006354:	bf08      	it	eq
 8006356:	6143      	streq	r3, [r0, #20]
 8006358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800635a:	683f      	ldr	r7, [r7, #0]
 800635c:	fa07 f70c 	lsl.w	r7, r7, ip
 8006360:	433d      	orrs	r5, r7
 8006362:	f843 5b04 	str.w	r5, [r3], #4
 8006366:	f852 5b04 	ldr.w	r5, [r2], #4
 800636a:	40cd      	lsrs	r5, r1
 800636c:	e7e4      	b.n	8006338 <rshift+0x3c>
 800636e:	4623      	mov	r3, r4
 8006370:	e7e8      	b.n	8006344 <rshift+0x48>

08006372 <__hexdig_fun>:
 8006372:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006376:	2b09      	cmp	r3, #9
 8006378:	d802      	bhi.n	8006380 <__hexdig_fun+0xe>
 800637a:	3820      	subs	r0, #32
 800637c:	b2c0      	uxtb	r0, r0
 800637e:	4770      	bx	lr
 8006380:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006384:	2b05      	cmp	r3, #5
 8006386:	d801      	bhi.n	800638c <__hexdig_fun+0x1a>
 8006388:	3847      	subs	r0, #71	; 0x47
 800638a:	e7f7      	b.n	800637c <__hexdig_fun+0xa>
 800638c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006390:	2b05      	cmp	r3, #5
 8006392:	d801      	bhi.n	8006398 <__hexdig_fun+0x26>
 8006394:	3827      	subs	r0, #39	; 0x27
 8006396:	e7f1      	b.n	800637c <__hexdig_fun+0xa>
 8006398:	2000      	movs	r0, #0
 800639a:	4770      	bx	lr

0800639c <__gethex>:
 800639c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a0:	b08b      	sub	sp, #44	; 0x2c
 80063a2:	9002      	str	r0, [sp, #8]
 80063a4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80063a6:	468a      	mov	sl, r1
 80063a8:	4690      	mov	r8, r2
 80063aa:	9306      	str	r3, [sp, #24]
 80063ac:	f000 fad1 	bl	8006952 <__localeconv_l>
 80063b0:	6803      	ldr	r3, [r0, #0]
 80063b2:	f04f 0b00 	mov.w	fp, #0
 80063b6:	4618      	mov	r0, r3
 80063b8:	9303      	str	r3, [sp, #12]
 80063ba:	f7f9 ff35 	bl	8000228 <strlen>
 80063be:	9b03      	ldr	r3, [sp, #12]
 80063c0:	9001      	str	r0, [sp, #4]
 80063c2:	4403      	add	r3, r0
 80063c4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80063c8:	9307      	str	r3, [sp, #28]
 80063ca:	f8da 3000 	ldr.w	r3, [sl]
 80063ce:	3302      	adds	r3, #2
 80063d0:	461f      	mov	r7, r3
 80063d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80063d6:	2830      	cmp	r0, #48	; 0x30
 80063d8:	d06c      	beq.n	80064b4 <__gethex+0x118>
 80063da:	f7ff ffca 	bl	8006372 <__hexdig_fun>
 80063de:	4604      	mov	r4, r0
 80063e0:	2800      	cmp	r0, #0
 80063e2:	d16a      	bne.n	80064ba <__gethex+0x11e>
 80063e4:	9a01      	ldr	r2, [sp, #4]
 80063e6:	9903      	ldr	r1, [sp, #12]
 80063e8:	4638      	mov	r0, r7
 80063ea:	f001 fa86 	bl	80078fa <strncmp>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	d166      	bne.n	80064c0 <__gethex+0x124>
 80063f2:	9b01      	ldr	r3, [sp, #4]
 80063f4:	5cf8      	ldrb	r0, [r7, r3]
 80063f6:	18fe      	adds	r6, r7, r3
 80063f8:	f7ff ffbb 	bl	8006372 <__hexdig_fun>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d062      	beq.n	80064c6 <__gethex+0x12a>
 8006400:	4633      	mov	r3, r6
 8006402:	7818      	ldrb	r0, [r3, #0]
 8006404:	461f      	mov	r7, r3
 8006406:	2830      	cmp	r0, #48	; 0x30
 8006408:	f103 0301 	add.w	r3, r3, #1
 800640c:	d0f9      	beq.n	8006402 <__gethex+0x66>
 800640e:	f7ff ffb0 	bl	8006372 <__hexdig_fun>
 8006412:	fab0 f580 	clz	r5, r0
 8006416:	4634      	mov	r4, r6
 8006418:	f04f 0b01 	mov.w	fp, #1
 800641c:	096d      	lsrs	r5, r5, #5
 800641e:	463a      	mov	r2, r7
 8006420:	4616      	mov	r6, r2
 8006422:	7830      	ldrb	r0, [r6, #0]
 8006424:	3201      	adds	r2, #1
 8006426:	f7ff ffa4 	bl	8006372 <__hexdig_fun>
 800642a:	2800      	cmp	r0, #0
 800642c:	d1f8      	bne.n	8006420 <__gethex+0x84>
 800642e:	9a01      	ldr	r2, [sp, #4]
 8006430:	9903      	ldr	r1, [sp, #12]
 8006432:	4630      	mov	r0, r6
 8006434:	f001 fa61 	bl	80078fa <strncmp>
 8006438:	b950      	cbnz	r0, 8006450 <__gethex+0xb4>
 800643a:	b954      	cbnz	r4, 8006452 <__gethex+0xb6>
 800643c:	9b01      	ldr	r3, [sp, #4]
 800643e:	18f4      	adds	r4, r6, r3
 8006440:	4622      	mov	r2, r4
 8006442:	4616      	mov	r6, r2
 8006444:	7830      	ldrb	r0, [r6, #0]
 8006446:	3201      	adds	r2, #1
 8006448:	f7ff ff93 	bl	8006372 <__hexdig_fun>
 800644c:	2800      	cmp	r0, #0
 800644e:	d1f8      	bne.n	8006442 <__gethex+0xa6>
 8006450:	b10c      	cbz	r4, 8006456 <__gethex+0xba>
 8006452:	1ba4      	subs	r4, r4, r6
 8006454:	00a4      	lsls	r4, r4, #2
 8006456:	7833      	ldrb	r3, [r6, #0]
 8006458:	2b50      	cmp	r3, #80	; 0x50
 800645a:	d001      	beq.n	8006460 <__gethex+0xc4>
 800645c:	2b70      	cmp	r3, #112	; 0x70
 800645e:	d140      	bne.n	80064e2 <__gethex+0x146>
 8006460:	7873      	ldrb	r3, [r6, #1]
 8006462:	2b2b      	cmp	r3, #43	; 0x2b
 8006464:	d031      	beq.n	80064ca <__gethex+0x12e>
 8006466:	2b2d      	cmp	r3, #45	; 0x2d
 8006468:	d033      	beq.n	80064d2 <__gethex+0x136>
 800646a:	f04f 0900 	mov.w	r9, #0
 800646e:	1c71      	adds	r1, r6, #1
 8006470:	7808      	ldrb	r0, [r1, #0]
 8006472:	f7ff ff7e 	bl	8006372 <__hexdig_fun>
 8006476:	1e43      	subs	r3, r0, #1
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b18      	cmp	r3, #24
 800647c:	d831      	bhi.n	80064e2 <__gethex+0x146>
 800647e:	f1a0 0210 	sub.w	r2, r0, #16
 8006482:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006486:	f7ff ff74 	bl	8006372 <__hexdig_fun>
 800648a:	1e43      	subs	r3, r0, #1
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b18      	cmp	r3, #24
 8006490:	d922      	bls.n	80064d8 <__gethex+0x13c>
 8006492:	f1b9 0f00 	cmp.w	r9, #0
 8006496:	d000      	beq.n	800649a <__gethex+0xfe>
 8006498:	4252      	negs	r2, r2
 800649a:	4414      	add	r4, r2
 800649c:	f8ca 1000 	str.w	r1, [sl]
 80064a0:	b30d      	cbz	r5, 80064e6 <__gethex+0x14a>
 80064a2:	f1bb 0f00 	cmp.w	fp, #0
 80064a6:	bf0c      	ite	eq
 80064a8:	2706      	moveq	r7, #6
 80064aa:	2700      	movne	r7, #0
 80064ac:	4638      	mov	r0, r7
 80064ae:	b00b      	add	sp, #44	; 0x2c
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	f10b 0b01 	add.w	fp, fp, #1
 80064b8:	e78a      	b.n	80063d0 <__gethex+0x34>
 80064ba:	2500      	movs	r5, #0
 80064bc:	462c      	mov	r4, r5
 80064be:	e7ae      	b.n	800641e <__gethex+0x82>
 80064c0:	463e      	mov	r6, r7
 80064c2:	2501      	movs	r5, #1
 80064c4:	e7c7      	b.n	8006456 <__gethex+0xba>
 80064c6:	4604      	mov	r4, r0
 80064c8:	e7fb      	b.n	80064c2 <__gethex+0x126>
 80064ca:	f04f 0900 	mov.w	r9, #0
 80064ce:	1cb1      	adds	r1, r6, #2
 80064d0:	e7ce      	b.n	8006470 <__gethex+0xd4>
 80064d2:	f04f 0901 	mov.w	r9, #1
 80064d6:	e7fa      	b.n	80064ce <__gethex+0x132>
 80064d8:	230a      	movs	r3, #10
 80064da:	fb03 0202 	mla	r2, r3, r2, r0
 80064de:	3a10      	subs	r2, #16
 80064e0:	e7cf      	b.n	8006482 <__gethex+0xe6>
 80064e2:	4631      	mov	r1, r6
 80064e4:	e7da      	b.n	800649c <__gethex+0x100>
 80064e6:	4629      	mov	r1, r5
 80064e8:	1bf3      	subs	r3, r6, r7
 80064ea:	3b01      	subs	r3, #1
 80064ec:	2b07      	cmp	r3, #7
 80064ee:	dc49      	bgt.n	8006584 <__gethex+0x1e8>
 80064f0:	9802      	ldr	r0, [sp, #8]
 80064f2:	f000 fa72 	bl	80069da <_Balloc>
 80064f6:	f04f 0b00 	mov.w	fp, #0
 80064fa:	4605      	mov	r5, r0
 80064fc:	46da      	mov	sl, fp
 80064fe:	9b01      	ldr	r3, [sp, #4]
 8006500:	f100 0914 	add.w	r9, r0, #20
 8006504:	f1c3 0301 	rsb	r3, r3, #1
 8006508:	f8cd 9010 	str.w	r9, [sp, #16]
 800650c:	9308      	str	r3, [sp, #32]
 800650e:	42b7      	cmp	r7, r6
 8006510:	d33b      	bcc.n	800658a <__gethex+0x1ee>
 8006512:	9804      	ldr	r0, [sp, #16]
 8006514:	f840 ab04 	str.w	sl, [r0], #4
 8006518:	eba0 0009 	sub.w	r0, r0, r9
 800651c:	1080      	asrs	r0, r0, #2
 800651e:	6128      	str	r0, [r5, #16]
 8006520:	0147      	lsls	r7, r0, #5
 8006522:	4650      	mov	r0, sl
 8006524:	f000 fb1d 	bl	8006b62 <__hi0bits>
 8006528:	f8d8 6000 	ldr.w	r6, [r8]
 800652c:	1a3f      	subs	r7, r7, r0
 800652e:	42b7      	cmp	r7, r6
 8006530:	dd64      	ble.n	80065fc <__gethex+0x260>
 8006532:	1bbf      	subs	r7, r7, r6
 8006534:	4639      	mov	r1, r7
 8006536:	4628      	mov	r0, r5
 8006538:	f000 fe27 	bl	800718a <__any_on>
 800653c:	4682      	mov	sl, r0
 800653e:	b178      	cbz	r0, 8006560 <__gethex+0x1c4>
 8006540:	f04f 0a01 	mov.w	sl, #1
 8006544:	1e7b      	subs	r3, r7, #1
 8006546:	1159      	asrs	r1, r3, #5
 8006548:	f003 021f 	and.w	r2, r3, #31
 800654c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006550:	fa0a f202 	lsl.w	r2, sl, r2
 8006554:	420a      	tst	r2, r1
 8006556:	d003      	beq.n	8006560 <__gethex+0x1c4>
 8006558:	4553      	cmp	r3, sl
 800655a:	dc46      	bgt.n	80065ea <__gethex+0x24e>
 800655c:	f04f 0a02 	mov.w	sl, #2
 8006560:	4639      	mov	r1, r7
 8006562:	4628      	mov	r0, r5
 8006564:	f7ff feca 	bl	80062fc <rshift>
 8006568:	443c      	add	r4, r7
 800656a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800656e:	42a3      	cmp	r3, r4
 8006570:	da52      	bge.n	8006618 <__gethex+0x27c>
 8006572:	4629      	mov	r1, r5
 8006574:	9802      	ldr	r0, [sp, #8]
 8006576:	f000 fa64 	bl	8006a42 <_Bfree>
 800657a:	2300      	movs	r3, #0
 800657c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800657e:	27a3      	movs	r7, #163	; 0xa3
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	e793      	b.n	80064ac <__gethex+0x110>
 8006584:	3101      	adds	r1, #1
 8006586:	105b      	asrs	r3, r3, #1
 8006588:	e7b0      	b.n	80064ec <__gethex+0x150>
 800658a:	1e73      	subs	r3, r6, #1
 800658c:	9305      	str	r3, [sp, #20]
 800658e:	9a07      	ldr	r2, [sp, #28]
 8006590:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006594:	4293      	cmp	r3, r2
 8006596:	d018      	beq.n	80065ca <__gethex+0x22e>
 8006598:	f1bb 0f20 	cmp.w	fp, #32
 800659c:	d107      	bne.n	80065ae <__gethex+0x212>
 800659e:	9b04      	ldr	r3, [sp, #16]
 80065a0:	f8c3 a000 	str.w	sl, [r3]
 80065a4:	f04f 0a00 	mov.w	sl, #0
 80065a8:	46d3      	mov	fp, sl
 80065aa:	3304      	adds	r3, #4
 80065ac:	9304      	str	r3, [sp, #16]
 80065ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80065b2:	f7ff fede 	bl	8006372 <__hexdig_fun>
 80065b6:	f000 000f 	and.w	r0, r0, #15
 80065ba:	fa00 f00b 	lsl.w	r0, r0, fp
 80065be:	ea4a 0a00 	orr.w	sl, sl, r0
 80065c2:	f10b 0b04 	add.w	fp, fp, #4
 80065c6:	9b05      	ldr	r3, [sp, #20]
 80065c8:	e00d      	b.n	80065e6 <__gethex+0x24a>
 80065ca:	9b05      	ldr	r3, [sp, #20]
 80065cc:	9a08      	ldr	r2, [sp, #32]
 80065ce:	4413      	add	r3, r2
 80065d0:	42bb      	cmp	r3, r7
 80065d2:	d3e1      	bcc.n	8006598 <__gethex+0x1fc>
 80065d4:	4618      	mov	r0, r3
 80065d6:	9a01      	ldr	r2, [sp, #4]
 80065d8:	9903      	ldr	r1, [sp, #12]
 80065da:	9309      	str	r3, [sp, #36]	; 0x24
 80065dc:	f001 f98d 	bl	80078fa <strncmp>
 80065e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065e2:	2800      	cmp	r0, #0
 80065e4:	d1d8      	bne.n	8006598 <__gethex+0x1fc>
 80065e6:	461e      	mov	r6, r3
 80065e8:	e791      	b.n	800650e <__gethex+0x172>
 80065ea:	1eb9      	subs	r1, r7, #2
 80065ec:	4628      	mov	r0, r5
 80065ee:	f000 fdcc 	bl	800718a <__any_on>
 80065f2:	2800      	cmp	r0, #0
 80065f4:	d0b2      	beq.n	800655c <__gethex+0x1c0>
 80065f6:	f04f 0a03 	mov.w	sl, #3
 80065fa:	e7b1      	b.n	8006560 <__gethex+0x1c4>
 80065fc:	da09      	bge.n	8006612 <__gethex+0x276>
 80065fe:	1bf7      	subs	r7, r6, r7
 8006600:	4629      	mov	r1, r5
 8006602:	463a      	mov	r2, r7
 8006604:	9802      	ldr	r0, [sp, #8]
 8006606:	f000 fbe7 	bl	8006dd8 <__lshift>
 800660a:	4605      	mov	r5, r0
 800660c:	1be4      	subs	r4, r4, r7
 800660e:	f100 0914 	add.w	r9, r0, #20
 8006612:	f04f 0a00 	mov.w	sl, #0
 8006616:	e7a8      	b.n	800656a <__gethex+0x1ce>
 8006618:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800661c:	42a0      	cmp	r0, r4
 800661e:	dd6b      	ble.n	80066f8 <__gethex+0x35c>
 8006620:	1b04      	subs	r4, r0, r4
 8006622:	42a6      	cmp	r6, r4
 8006624:	dc2e      	bgt.n	8006684 <__gethex+0x2e8>
 8006626:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800662a:	2b02      	cmp	r3, #2
 800662c:	d022      	beq.n	8006674 <__gethex+0x2d8>
 800662e:	2b03      	cmp	r3, #3
 8006630:	d024      	beq.n	800667c <__gethex+0x2e0>
 8006632:	2b01      	cmp	r3, #1
 8006634:	d115      	bne.n	8006662 <__gethex+0x2c6>
 8006636:	42a6      	cmp	r6, r4
 8006638:	d113      	bne.n	8006662 <__gethex+0x2c6>
 800663a:	2e01      	cmp	r6, #1
 800663c:	dc0b      	bgt.n	8006656 <__gethex+0x2ba>
 800663e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006642:	9a06      	ldr	r2, [sp, #24]
 8006644:	2762      	movs	r7, #98	; 0x62
 8006646:	6013      	str	r3, [r2, #0]
 8006648:	2301      	movs	r3, #1
 800664a:	612b      	str	r3, [r5, #16]
 800664c:	f8c9 3000 	str.w	r3, [r9]
 8006650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006652:	601d      	str	r5, [r3, #0]
 8006654:	e72a      	b.n	80064ac <__gethex+0x110>
 8006656:	1e71      	subs	r1, r6, #1
 8006658:	4628      	mov	r0, r5
 800665a:	f000 fd96 	bl	800718a <__any_on>
 800665e:	2800      	cmp	r0, #0
 8006660:	d1ed      	bne.n	800663e <__gethex+0x2a2>
 8006662:	4629      	mov	r1, r5
 8006664:	9802      	ldr	r0, [sp, #8]
 8006666:	f000 f9ec 	bl	8006a42 <_Bfree>
 800666a:	2300      	movs	r3, #0
 800666c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800666e:	2750      	movs	r7, #80	; 0x50
 8006670:	6013      	str	r3, [r2, #0]
 8006672:	e71b      	b.n	80064ac <__gethex+0x110>
 8006674:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0e1      	beq.n	800663e <__gethex+0x2a2>
 800667a:	e7f2      	b.n	8006662 <__gethex+0x2c6>
 800667c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1dd      	bne.n	800663e <__gethex+0x2a2>
 8006682:	e7ee      	b.n	8006662 <__gethex+0x2c6>
 8006684:	1e67      	subs	r7, r4, #1
 8006686:	f1ba 0f00 	cmp.w	sl, #0
 800668a:	d132      	bne.n	80066f2 <__gethex+0x356>
 800668c:	b127      	cbz	r7, 8006698 <__gethex+0x2fc>
 800668e:	4639      	mov	r1, r7
 8006690:	4628      	mov	r0, r5
 8006692:	f000 fd7a 	bl	800718a <__any_on>
 8006696:	4682      	mov	sl, r0
 8006698:	2301      	movs	r3, #1
 800669a:	117a      	asrs	r2, r7, #5
 800669c:	f007 071f 	and.w	r7, r7, #31
 80066a0:	fa03 f707 	lsl.w	r7, r3, r7
 80066a4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80066a8:	4621      	mov	r1, r4
 80066aa:	421f      	tst	r7, r3
 80066ac:	f04f 0702 	mov.w	r7, #2
 80066b0:	4628      	mov	r0, r5
 80066b2:	bf18      	it	ne
 80066b4:	f04a 0a02 	orrne.w	sl, sl, #2
 80066b8:	1b36      	subs	r6, r6, r4
 80066ba:	f7ff fe1f 	bl	80062fc <rshift>
 80066be:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80066c2:	f1ba 0f00 	cmp.w	sl, #0
 80066c6:	d048      	beq.n	800675a <__gethex+0x3be>
 80066c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d015      	beq.n	80066fc <__gethex+0x360>
 80066d0:	2b03      	cmp	r3, #3
 80066d2:	d017      	beq.n	8006704 <__gethex+0x368>
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d109      	bne.n	80066ec <__gethex+0x350>
 80066d8:	f01a 0f02 	tst.w	sl, #2
 80066dc:	d006      	beq.n	80066ec <__gethex+0x350>
 80066de:	f8d9 3000 	ldr.w	r3, [r9]
 80066e2:	ea4a 0a03 	orr.w	sl, sl, r3
 80066e6:	f01a 0f01 	tst.w	sl, #1
 80066ea:	d10e      	bne.n	800670a <__gethex+0x36e>
 80066ec:	f047 0710 	orr.w	r7, r7, #16
 80066f0:	e033      	b.n	800675a <__gethex+0x3be>
 80066f2:	f04f 0a01 	mov.w	sl, #1
 80066f6:	e7cf      	b.n	8006698 <__gethex+0x2fc>
 80066f8:	2701      	movs	r7, #1
 80066fa:	e7e2      	b.n	80066c2 <__gethex+0x326>
 80066fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066fe:	f1c3 0301 	rsb	r3, r3, #1
 8006702:	9315      	str	r3, [sp, #84]	; 0x54
 8006704:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0f0      	beq.n	80066ec <__gethex+0x350>
 800670a:	f04f 0c00 	mov.w	ip, #0
 800670e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006712:	f105 0314 	add.w	r3, r5, #20
 8006716:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800671a:	eb03 010a 	add.w	r1, r3, sl
 800671e:	4618      	mov	r0, r3
 8006720:	f853 2b04 	ldr.w	r2, [r3], #4
 8006724:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006728:	d01c      	beq.n	8006764 <__gethex+0x3c8>
 800672a:	3201      	adds	r2, #1
 800672c:	6002      	str	r2, [r0, #0]
 800672e:	2f02      	cmp	r7, #2
 8006730:	f105 0314 	add.w	r3, r5, #20
 8006734:	d138      	bne.n	80067a8 <__gethex+0x40c>
 8006736:	f8d8 2000 	ldr.w	r2, [r8]
 800673a:	3a01      	subs	r2, #1
 800673c:	42b2      	cmp	r2, r6
 800673e:	d10a      	bne.n	8006756 <__gethex+0x3ba>
 8006740:	2201      	movs	r2, #1
 8006742:	1171      	asrs	r1, r6, #5
 8006744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006748:	f006 061f 	and.w	r6, r6, #31
 800674c:	fa02 f606 	lsl.w	r6, r2, r6
 8006750:	421e      	tst	r6, r3
 8006752:	bf18      	it	ne
 8006754:	4617      	movne	r7, r2
 8006756:	f047 0720 	orr.w	r7, r7, #32
 800675a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800675c:	601d      	str	r5, [r3, #0]
 800675e:	9b06      	ldr	r3, [sp, #24]
 8006760:	601c      	str	r4, [r3, #0]
 8006762:	e6a3      	b.n	80064ac <__gethex+0x110>
 8006764:	4299      	cmp	r1, r3
 8006766:	f843 cc04 	str.w	ip, [r3, #-4]
 800676a:	d8d8      	bhi.n	800671e <__gethex+0x382>
 800676c:	68ab      	ldr	r3, [r5, #8]
 800676e:	4599      	cmp	r9, r3
 8006770:	db12      	blt.n	8006798 <__gethex+0x3fc>
 8006772:	6869      	ldr	r1, [r5, #4]
 8006774:	9802      	ldr	r0, [sp, #8]
 8006776:	3101      	adds	r1, #1
 8006778:	f000 f92f 	bl	80069da <_Balloc>
 800677c:	4683      	mov	fp, r0
 800677e:	692a      	ldr	r2, [r5, #16]
 8006780:	f105 010c 	add.w	r1, r5, #12
 8006784:	3202      	adds	r2, #2
 8006786:	0092      	lsls	r2, r2, #2
 8006788:	300c      	adds	r0, #12
 800678a:	f000 f91b 	bl	80069c4 <memcpy>
 800678e:	4629      	mov	r1, r5
 8006790:	9802      	ldr	r0, [sp, #8]
 8006792:	f000 f956 	bl	8006a42 <_Bfree>
 8006796:	465d      	mov	r5, fp
 8006798:	692b      	ldr	r3, [r5, #16]
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	612a      	str	r2, [r5, #16]
 800679e:	2201      	movs	r2, #1
 80067a0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80067a4:	615a      	str	r2, [r3, #20]
 80067a6:	e7c2      	b.n	800672e <__gethex+0x392>
 80067a8:	692a      	ldr	r2, [r5, #16]
 80067aa:	454a      	cmp	r2, r9
 80067ac:	dd0b      	ble.n	80067c6 <__gethex+0x42a>
 80067ae:	2101      	movs	r1, #1
 80067b0:	4628      	mov	r0, r5
 80067b2:	f7ff fda3 	bl	80062fc <rshift>
 80067b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80067ba:	3401      	adds	r4, #1
 80067bc:	42a3      	cmp	r3, r4
 80067be:	f6ff aed8 	blt.w	8006572 <__gethex+0x1d6>
 80067c2:	2701      	movs	r7, #1
 80067c4:	e7c7      	b.n	8006756 <__gethex+0x3ba>
 80067c6:	f016 061f 	ands.w	r6, r6, #31
 80067ca:	d0fa      	beq.n	80067c2 <__gethex+0x426>
 80067cc:	449a      	add	sl, r3
 80067ce:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80067d2:	f000 f9c6 	bl	8006b62 <__hi0bits>
 80067d6:	f1c6 0620 	rsb	r6, r6, #32
 80067da:	42b0      	cmp	r0, r6
 80067dc:	dbe7      	blt.n	80067ae <__gethex+0x412>
 80067de:	e7f0      	b.n	80067c2 <__gethex+0x426>

080067e0 <L_shift>:
 80067e0:	f1c2 0208 	rsb	r2, r2, #8
 80067e4:	0092      	lsls	r2, r2, #2
 80067e6:	b570      	push	{r4, r5, r6, lr}
 80067e8:	f1c2 0620 	rsb	r6, r2, #32
 80067ec:	6843      	ldr	r3, [r0, #4]
 80067ee:	6804      	ldr	r4, [r0, #0]
 80067f0:	fa03 f506 	lsl.w	r5, r3, r6
 80067f4:	432c      	orrs	r4, r5
 80067f6:	40d3      	lsrs	r3, r2
 80067f8:	6004      	str	r4, [r0, #0]
 80067fa:	f840 3f04 	str.w	r3, [r0, #4]!
 80067fe:	4288      	cmp	r0, r1
 8006800:	d3f4      	bcc.n	80067ec <L_shift+0xc>
 8006802:	bd70      	pop	{r4, r5, r6, pc}

08006804 <__match>:
 8006804:	b530      	push	{r4, r5, lr}
 8006806:	6803      	ldr	r3, [r0, #0]
 8006808:	3301      	adds	r3, #1
 800680a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800680e:	b914      	cbnz	r4, 8006816 <__match+0x12>
 8006810:	6003      	str	r3, [r0, #0]
 8006812:	2001      	movs	r0, #1
 8006814:	bd30      	pop	{r4, r5, pc}
 8006816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800681a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800681e:	2d19      	cmp	r5, #25
 8006820:	bf98      	it	ls
 8006822:	3220      	addls	r2, #32
 8006824:	42a2      	cmp	r2, r4
 8006826:	d0f0      	beq.n	800680a <__match+0x6>
 8006828:	2000      	movs	r0, #0
 800682a:	e7f3      	b.n	8006814 <__match+0x10>

0800682c <__hexnan>:
 800682c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006830:	2500      	movs	r5, #0
 8006832:	680b      	ldr	r3, [r1, #0]
 8006834:	4682      	mov	sl, r0
 8006836:	115f      	asrs	r7, r3, #5
 8006838:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800683c:	f013 031f 	ands.w	r3, r3, #31
 8006840:	bf18      	it	ne
 8006842:	3704      	addne	r7, #4
 8006844:	1f3e      	subs	r6, r7, #4
 8006846:	4690      	mov	r8, r2
 8006848:	46b1      	mov	r9, r6
 800684a:	4634      	mov	r4, r6
 800684c:	46ab      	mov	fp, r5
 800684e:	b087      	sub	sp, #28
 8006850:	6801      	ldr	r1, [r0, #0]
 8006852:	9301      	str	r3, [sp, #4]
 8006854:	f847 5c04 	str.w	r5, [r7, #-4]
 8006858:	9502      	str	r5, [sp, #8]
 800685a:	784a      	ldrb	r2, [r1, #1]
 800685c:	1c4b      	adds	r3, r1, #1
 800685e:	9303      	str	r3, [sp, #12]
 8006860:	b342      	cbz	r2, 80068b4 <__hexnan+0x88>
 8006862:	4610      	mov	r0, r2
 8006864:	9105      	str	r1, [sp, #20]
 8006866:	9204      	str	r2, [sp, #16]
 8006868:	f7ff fd83 	bl	8006372 <__hexdig_fun>
 800686c:	2800      	cmp	r0, #0
 800686e:	d143      	bne.n	80068f8 <__hexnan+0xcc>
 8006870:	9a04      	ldr	r2, [sp, #16]
 8006872:	9905      	ldr	r1, [sp, #20]
 8006874:	2a20      	cmp	r2, #32
 8006876:	d818      	bhi.n	80068aa <__hexnan+0x7e>
 8006878:	9b02      	ldr	r3, [sp, #8]
 800687a:	459b      	cmp	fp, r3
 800687c:	dd13      	ble.n	80068a6 <__hexnan+0x7a>
 800687e:	454c      	cmp	r4, r9
 8006880:	d206      	bcs.n	8006890 <__hexnan+0x64>
 8006882:	2d07      	cmp	r5, #7
 8006884:	dc04      	bgt.n	8006890 <__hexnan+0x64>
 8006886:	462a      	mov	r2, r5
 8006888:	4649      	mov	r1, r9
 800688a:	4620      	mov	r0, r4
 800688c:	f7ff ffa8 	bl	80067e0 <L_shift>
 8006890:	4544      	cmp	r4, r8
 8006892:	d944      	bls.n	800691e <__hexnan+0xf2>
 8006894:	2300      	movs	r3, #0
 8006896:	f1a4 0904 	sub.w	r9, r4, #4
 800689a:	f844 3c04 	str.w	r3, [r4, #-4]
 800689e:	461d      	mov	r5, r3
 80068a0:	464c      	mov	r4, r9
 80068a2:	f8cd b008 	str.w	fp, [sp, #8]
 80068a6:	9903      	ldr	r1, [sp, #12]
 80068a8:	e7d7      	b.n	800685a <__hexnan+0x2e>
 80068aa:	2a29      	cmp	r2, #41	; 0x29
 80068ac:	d14a      	bne.n	8006944 <__hexnan+0x118>
 80068ae:	3102      	adds	r1, #2
 80068b0:	f8ca 1000 	str.w	r1, [sl]
 80068b4:	f1bb 0f00 	cmp.w	fp, #0
 80068b8:	d044      	beq.n	8006944 <__hexnan+0x118>
 80068ba:	454c      	cmp	r4, r9
 80068bc:	d206      	bcs.n	80068cc <__hexnan+0xa0>
 80068be:	2d07      	cmp	r5, #7
 80068c0:	dc04      	bgt.n	80068cc <__hexnan+0xa0>
 80068c2:	462a      	mov	r2, r5
 80068c4:	4649      	mov	r1, r9
 80068c6:	4620      	mov	r0, r4
 80068c8:	f7ff ff8a 	bl	80067e0 <L_shift>
 80068cc:	4544      	cmp	r4, r8
 80068ce:	d928      	bls.n	8006922 <__hexnan+0xf6>
 80068d0:	4643      	mov	r3, r8
 80068d2:	f854 2b04 	ldr.w	r2, [r4], #4
 80068d6:	42a6      	cmp	r6, r4
 80068d8:	f843 2b04 	str.w	r2, [r3], #4
 80068dc:	d2f9      	bcs.n	80068d2 <__hexnan+0xa6>
 80068de:	2200      	movs	r2, #0
 80068e0:	f843 2b04 	str.w	r2, [r3], #4
 80068e4:	429e      	cmp	r6, r3
 80068e6:	d2fb      	bcs.n	80068e0 <__hexnan+0xb4>
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	b91b      	cbnz	r3, 80068f4 <__hexnan+0xc8>
 80068ec:	4546      	cmp	r6, r8
 80068ee:	d127      	bne.n	8006940 <__hexnan+0x114>
 80068f0:	2301      	movs	r3, #1
 80068f2:	6033      	str	r3, [r6, #0]
 80068f4:	2005      	movs	r0, #5
 80068f6:	e026      	b.n	8006946 <__hexnan+0x11a>
 80068f8:	3501      	adds	r5, #1
 80068fa:	2d08      	cmp	r5, #8
 80068fc:	f10b 0b01 	add.w	fp, fp, #1
 8006900:	dd06      	ble.n	8006910 <__hexnan+0xe4>
 8006902:	4544      	cmp	r4, r8
 8006904:	d9cf      	bls.n	80068a6 <__hexnan+0x7a>
 8006906:	2300      	movs	r3, #0
 8006908:	2501      	movs	r5, #1
 800690a:	f844 3c04 	str.w	r3, [r4, #-4]
 800690e:	3c04      	subs	r4, #4
 8006910:	6822      	ldr	r2, [r4, #0]
 8006912:	f000 000f 	and.w	r0, r0, #15
 8006916:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800691a:	6020      	str	r0, [r4, #0]
 800691c:	e7c3      	b.n	80068a6 <__hexnan+0x7a>
 800691e:	2508      	movs	r5, #8
 8006920:	e7c1      	b.n	80068a6 <__hexnan+0x7a>
 8006922:	9b01      	ldr	r3, [sp, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d0df      	beq.n	80068e8 <__hexnan+0xbc>
 8006928:	f04f 32ff 	mov.w	r2, #4294967295
 800692c:	f1c3 0320 	rsb	r3, r3, #32
 8006930:	fa22 f303 	lsr.w	r3, r2, r3
 8006934:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006938:	401a      	ands	r2, r3
 800693a:	f847 2c04 	str.w	r2, [r7, #-4]
 800693e:	e7d3      	b.n	80068e8 <__hexnan+0xbc>
 8006940:	3e04      	subs	r6, #4
 8006942:	e7d1      	b.n	80068e8 <__hexnan+0xbc>
 8006944:	2004      	movs	r0, #4
 8006946:	b007      	add	sp, #28
 8006948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800694c <__locale_ctype_ptr_l>:
 800694c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006950:	4770      	bx	lr

08006952 <__localeconv_l>:
 8006952:	30f0      	adds	r0, #240	; 0xf0
 8006954:	4770      	bx	lr
	...

08006958 <_localeconv_r>:
 8006958:	4b04      	ldr	r3, [pc, #16]	; (800696c <_localeconv_r+0x14>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6a18      	ldr	r0, [r3, #32]
 800695e:	4b04      	ldr	r3, [pc, #16]	; (8006970 <_localeconv_r+0x18>)
 8006960:	2800      	cmp	r0, #0
 8006962:	bf08      	it	eq
 8006964:	4618      	moveq	r0, r3
 8006966:	30f0      	adds	r0, #240	; 0xf0
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	2000000c 	.word	0x2000000c
 8006970:	20000070 	.word	0x20000070

08006974 <malloc>:
 8006974:	4b02      	ldr	r3, [pc, #8]	; (8006980 <malloc+0xc>)
 8006976:	4601      	mov	r1, r0
 8006978:	6818      	ldr	r0, [r3, #0]
 800697a:	f000 bc81 	b.w	8007280 <_malloc_r>
 800697e:	bf00      	nop
 8006980:	2000000c 	.word	0x2000000c

08006984 <__ascii_mbtowc>:
 8006984:	b082      	sub	sp, #8
 8006986:	b901      	cbnz	r1, 800698a <__ascii_mbtowc+0x6>
 8006988:	a901      	add	r1, sp, #4
 800698a:	b142      	cbz	r2, 800699e <__ascii_mbtowc+0x1a>
 800698c:	b14b      	cbz	r3, 80069a2 <__ascii_mbtowc+0x1e>
 800698e:	7813      	ldrb	r3, [r2, #0]
 8006990:	600b      	str	r3, [r1, #0]
 8006992:	7812      	ldrb	r2, [r2, #0]
 8006994:	1c10      	adds	r0, r2, #0
 8006996:	bf18      	it	ne
 8006998:	2001      	movne	r0, #1
 800699a:	b002      	add	sp, #8
 800699c:	4770      	bx	lr
 800699e:	4610      	mov	r0, r2
 80069a0:	e7fb      	b.n	800699a <__ascii_mbtowc+0x16>
 80069a2:	f06f 0001 	mvn.w	r0, #1
 80069a6:	e7f8      	b.n	800699a <__ascii_mbtowc+0x16>

080069a8 <memchr>:
 80069a8:	b510      	push	{r4, lr}
 80069aa:	b2c9      	uxtb	r1, r1
 80069ac:	4402      	add	r2, r0
 80069ae:	4290      	cmp	r0, r2
 80069b0:	4603      	mov	r3, r0
 80069b2:	d101      	bne.n	80069b8 <memchr+0x10>
 80069b4:	2300      	movs	r3, #0
 80069b6:	e003      	b.n	80069c0 <memchr+0x18>
 80069b8:	781c      	ldrb	r4, [r3, #0]
 80069ba:	3001      	adds	r0, #1
 80069bc:	428c      	cmp	r4, r1
 80069be:	d1f6      	bne.n	80069ae <memchr+0x6>
 80069c0:	4618      	mov	r0, r3
 80069c2:	bd10      	pop	{r4, pc}

080069c4 <memcpy>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	1e43      	subs	r3, r0, #1
 80069c8:	440a      	add	r2, r1
 80069ca:	4291      	cmp	r1, r2
 80069cc:	d100      	bne.n	80069d0 <memcpy+0xc>
 80069ce:	bd10      	pop	{r4, pc}
 80069d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069d8:	e7f7      	b.n	80069ca <memcpy+0x6>

080069da <_Balloc>:
 80069da:	b570      	push	{r4, r5, r6, lr}
 80069dc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80069de:	4604      	mov	r4, r0
 80069e0:	460e      	mov	r6, r1
 80069e2:	b93d      	cbnz	r5, 80069f4 <_Balloc+0x1a>
 80069e4:	2010      	movs	r0, #16
 80069e6:	f7ff ffc5 	bl	8006974 <malloc>
 80069ea:	6260      	str	r0, [r4, #36]	; 0x24
 80069ec:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069f0:	6005      	str	r5, [r0, #0]
 80069f2:	60c5      	str	r5, [r0, #12]
 80069f4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80069f6:	68eb      	ldr	r3, [r5, #12]
 80069f8:	b183      	cbz	r3, 8006a1c <_Balloc+0x42>
 80069fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006a02:	b9b8      	cbnz	r0, 8006a34 <_Balloc+0x5a>
 8006a04:	2101      	movs	r1, #1
 8006a06:	fa01 f506 	lsl.w	r5, r1, r6
 8006a0a:	1d6a      	adds	r2, r5, #5
 8006a0c:	0092      	lsls	r2, r2, #2
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f000 fbdc 	bl	80071cc <_calloc_r>
 8006a14:	b160      	cbz	r0, 8006a30 <_Balloc+0x56>
 8006a16:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006a1a:	e00e      	b.n	8006a3a <_Balloc+0x60>
 8006a1c:	2221      	movs	r2, #33	; 0x21
 8006a1e:	2104      	movs	r1, #4
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 fbd3 	bl	80071cc <_calloc_r>
 8006a26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a28:	60e8      	str	r0, [r5, #12]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e4      	bne.n	80069fa <_Balloc+0x20>
 8006a30:	2000      	movs	r0, #0
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	6802      	ldr	r2, [r0, #0]
 8006a36:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a40:	e7f7      	b.n	8006a32 <_Balloc+0x58>

08006a42 <_Bfree>:
 8006a42:	b570      	push	{r4, r5, r6, lr}
 8006a44:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006a46:	4606      	mov	r6, r0
 8006a48:	460d      	mov	r5, r1
 8006a4a:	b93c      	cbnz	r4, 8006a5c <_Bfree+0x1a>
 8006a4c:	2010      	movs	r0, #16
 8006a4e:	f7ff ff91 	bl	8006974 <malloc>
 8006a52:	6270      	str	r0, [r6, #36]	; 0x24
 8006a54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a58:	6004      	str	r4, [r0, #0]
 8006a5a:	60c4      	str	r4, [r0, #12]
 8006a5c:	b13d      	cbz	r5, 8006a6e <_Bfree+0x2c>
 8006a5e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006a60:	686a      	ldr	r2, [r5, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a68:	6029      	str	r1, [r5, #0]
 8006a6a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006a6e:	bd70      	pop	{r4, r5, r6, pc}

08006a70 <__multadd>:
 8006a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a74:	461f      	mov	r7, r3
 8006a76:	4606      	mov	r6, r0
 8006a78:	460c      	mov	r4, r1
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	690d      	ldr	r5, [r1, #16]
 8006a7e:	f101 0c14 	add.w	ip, r1, #20
 8006a82:	f8dc 0000 	ldr.w	r0, [ip]
 8006a86:	3301      	adds	r3, #1
 8006a88:	b281      	uxth	r1, r0
 8006a8a:	fb02 7101 	mla	r1, r2, r1, r7
 8006a8e:	0c00      	lsrs	r0, r0, #16
 8006a90:	0c0f      	lsrs	r7, r1, #16
 8006a92:	fb02 7000 	mla	r0, r2, r0, r7
 8006a96:	b289      	uxth	r1, r1
 8006a98:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006a9c:	429d      	cmp	r5, r3
 8006a9e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006aa2:	f84c 1b04 	str.w	r1, [ip], #4
 8006aa6:	dcec      	bgt.n	8006a82 <__multadd+0x12>
 8006aa8:	b1d7      	cbz	r7, 8006ae0 <__multadd+0x70>
 8006aaa:	68a3      	ldr	r3, [r4, #8]
 8006aac:	42ab      	cmp	r3, r5
 8006aae:	dc12      	bgt.n	8006ad6 <__multadd+0x66>
 8006ab0:	6861      	ldr	r1, [r4, #4]
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	3101      	adds	r1, #1
 8006ab6:	f7ff ff90 	bl	80069da <_Balloc>
 8006aba:	4680      	mov	r8, r0
 8006abc:	6922      	ldr	r2, [r4, #16]
 8006abe:	f104 010c 	add.w	r1, r4, #12
 8006ac2:	3202      	adds	r2, #2
 8006ac4:	0092      	lsls	r2, r2, #2
 8006ac6:	300c      	adds	r0, #12
 8006ac8:	f7ff ff7c 	bl	80069c4 <memcpy>
 8006acc:	4621      	mov	r1, r4
 8006ace:	4630      	mov	r0, r6
 8006ad0:	f7ff ffb7 	bl	8006a42 <_Bfree>
 8006ad4:	4644      	mov	r4, r8
 8006ad6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ada:	3501      	adds	r5, #1
 8006adc:	615f      	str	r7, [r3, #20]
 8006ade:	6125      	str	r5, [r4, #16]
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006ae6 <__s2b>:
 8006ae6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aea:	4615      	mov	r5, r2
 8006aec:	2209      	movs	r2, #9
 8006aee:	461f      	mov	r7, r3
 8006af0:	3308      	adds	r3, #8
 8006af2:	460c      	mov	r4, r1
 8006af4:	fb93 f3f2 	sdiv	r3, r3, r2
 8006af8:	4606      	mov	r6, r0
 8006afa:	2201      	movs	r2, #1
 8006afc:	2100      	movs	r1, #0
 8006afe:	429a      	cmp	r2, r3
 8006b00:	db20      	blt.n	8006b44 <__s2b+0x5e>
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7ff ff69 	bl	80069da <_Balloc>
 8006b08:	9b08      	ldr	r3, [sp, #32]
 8006b0a:	2d09      	cmp	r5, #9
 8006b0c:	6143      	str	r3, [r0, #20]
 8006b0e:	f04f 0301 	mov.w	r3, #1
 8006b12:	6103      	str	r3, [r0, #16]
 8006b14:	dd19      	ble.n	8006b4a <__s2b+0x64>
 8006b16:	f104 0809 	add.w	r8, r4, #9
 8006b1a:	46c1      	mov	r9, r8
 8006b1c:	442c      	add	r4, r5
 8006b1e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006b22:	4601      	mov	r1, r0
 8006b24:	3b30      	subs	r3, #48	; 0x30
 8006b26:	220a      	movs	r2, #10
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f7ff ffa1 	bl	8006a70 <__multadd>
 8006b2e:	45a1      	cmp	r9, r4
 8006b30:	d1f5      	bne.n	8006b1e <__s2b+0x38>
 8006b32:	eb08 0405 	add.w	r4, r8, r5
 8006b36:	3c08      	subs	r4, #8
 8006b38:	1b2d      	subs	r5, r5, r4
 8006b3a:	1963      	adds	r3, r4, r5
 8006b3c:	42bb      	cmp	r3, r7
 8006b3e:	db07      	blt.n	8006b50 <__s2b+0x6a>
 8006b40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b44:	0052      	lsls	r2, r2, #1
 8006b46:	3101      	adds	r1, #1
 8006b48:	e7d9      	b.n	8006afe <__s2b+0x18>
 8006b4a:	340a      	adds	r4, #10
 8006b4c:	2509      	movs	r5, #9
 8006b4e:	e7f3      	b.n	8006b38 <__s2b+0x52>
 8006b50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b54:	4601      	mov	r1, r0
 8006b56:	3b30      	subs	r3, #48	; 0x30
 8006b58:	220a      	movs	r2, #10
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	f7ff ff88 	bl	8006a70 <__multadd>
 8006b60:	e7eb      	b.n	8006b3a <__s2b+0x54>

08006b62 <__hi0bits>:
 8006b62:	0c02      	lsrs	r2, r0, #16
 8006b64:	0412      	lsls	r2, r2, #16
 8006b66:	4603      	mov	r3, r0
 8006b68:	b9b2      	cbnz	r2, 8006b98 <__hi0bits+0x36>
 8006b6a:	0403      	lsls	r3, r0, #16
 8006b6c:	2010      	movs	r0, #16
 8006b6e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006b72:	bf04      	itt	eq
 8006b74:	021b      	lsleq	r3, r3, #8
 8006b76:	3008      	addeq	r0, #8
 8006b78:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006b7c:	bf04      	itt	eq
 8006b7e:	011b      	lsleq	r3, r3, #4
 8006b80:	3004      	addeq	r0, #4
 8006b82:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006b86:	bf04      	itt	eq
 8006b88:	009b      	lsleq	r3, r3, #2
 8006b8a:	3002      	addeq	r0, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	db06      	blt.n	8006b9e <__hi0bits+0x3c>
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	d503      	bpl.n	8006b9c <__hi0bits+0x3a>
 8006b94:	3001      	adds	r0, #1
 8006b96:	4770      	bx	lr
 8006b98:	2000      	movs	r0, #0
 8006b9a:	e7e8      	b.n	8006b6e <__hi0bits+0xc>
 8006b9c:	2020      	movs	r0, #32
 8006b9e:	4770      	bx	lr

08006ba0 <__lo0bits>:
 8006ba0:	6803      	ldr	r3, [r0, #0]
 8006ba2:	4601      	mov	r1, r0
 8006ba4:	f013 0207 	ands.w	r2, r3, #7
 8006ba8:	d00b      	beq.n	8006bc2 <__lo0bits+0x22>
 8006baa:	07da      	lsls	r2, r3, #31
 8006bac:	d423      	bmi.n	8006bf6 <__lo0bits+0x56>
 8006bae:	0798      	lsls	r0, r3, #30
 8006bb0:	bf49      	itett	mi
 8006bb2:	085b      	lsrmi	r3, r3, #1
 8006bb4:	089b      	lsrpl	r3, r3, #2
 8006bb6:	2001      	movmi	r0, #1
 8006bb8:	600b      	strmi	r3, [r1, #0]
 8006bba:	bf5c      	itt	pl
 8006bbc:	600b      	strpl	r3, [r1, #0]
 8006bbe:	2002      	movpl	r0, #2
 8006bc0:	4770      	bx	lr
 8006bc2:	b298      	uxth	r0, r3
 8006bc4:	b9a8      	cbnz	r0, 8006bf2 <__lo0bits+0x52>
 8006bc6:	2010      	movs	r0, #16
 8006bc8:	0c1b      	lsrs	r3, r3, #16
 8006bca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006bce:	bf04      	itt	eq
 8006bd0:	0a1b      	lsreq	r3, r3, #8
 8006bd2:	3008      	addeq	r0, #8
 8006bd4:	071a      	lsls	r2, r3, #28
 8006bd6:	bf04      	itt	eq
 8006bd8:	091b      	lsreq	r3, r3, #4
 8006bda:	3004      	addeq	r0, #4
 8006bdc:	079a      	lsls	r2, r3, #30
 8006bde:	bf04      	itt	eq
 8006be0:	089b      	lsreq	r3, r3, #2
 8006be2:	3002      	addeq	r0, #2
 8006be4:	07da      	lsls	r2, r3, #31
 8006be6:	d402      	bmi.n	8006bee <__lo0bits+0x4e>
 8006be8:	085b      	lsrs	r3, r3, #1
 8006bea:	d006      	beq.n	8006bfa <__lo0bits+0x5a>
 8006bec:	3001      	adds	r0, #1
 8006bee:	600b      	str	r3, [r1, #0]
 8006bf0:	4770      	bx	lr
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	e7e9      	b.n	8006bca <__lo0bits+0x2a>
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	4770      	bx	lr
 8006bfa:	2020      	movs	r0, #32
 8006bfc:	4770      	bx	lr

08006bfe <__i2b>:
 8006bfe:	b510      	push	{r4, lr}
 8006c00:	460c      	mov	r4, r1
 8006c02:	2101      	movs	r1, #1
 8006c04:	f7ff fee9 	bl	80069da <_Balloc>
 8006c08:	2201      	movs	r2, #1
 8006c0a:	6144      	str	r4, [r0, #20]
 8006c0c:	6102      	str	r2, [r0, #16]
 8006c0e:	bd10      	pop	{r4, pc}

08006c10 <__multiply>:
 8006c10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c14:	4614      	mov	r4, r2
 8006c16:	690a      	ldr	r2, [r1, #16]
 8006c18:	6923      	ldr	r3, [r4, #16]
 8006c1a:	4688      	mov	r8, r1
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	bfbe      	ittt	lt
 8006c20:	460b      	movlt	r3, r1
 8006c22:	46a0      	movlt	r8, r4
 8006c24:	461c      	movlt	r4, r3
 8006c26:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006c2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006c32:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c36:	eb07 0609 	add.w	r6, r7, r9
 8006c3a:	42b3      	cmp	r3, r6
 8006c3c:	bfb8      	it	lt
 8006c3e:	3101      	addlt	r1, #1
 8006c40:	f7ff fecb 	bl	80069da <_Balloc>
 8006c44:	f100 0514 	add.w	r5, r0, #20
 8006c48:	462b      	mov	r3, r5
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006c50:	4573      	cmp	r3, lr
 8006c52:	d316      	bcc.n	8006c82 <__multiply+0x72>
 8006c54:	f104 0214 	add.w	r2, r4, #20
 8006c58:	f108 0114 	add.w	r1, r8, #20
 8006c5c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006c60:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	9b00      	ldr	r3, [sp, #0]
 8006c68:	9201      	str	r2, [sp, #4]
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d80c      	bhi.n	8006c88 <__multiply+0x78>
 8006c6e:	2e00      	cmp	r6, #0
 8006c70:	dd03      	ble.n	8006c7a <__multiply+0x6a>
 8006c72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d05d      	beq.n	8006d36 <__multiply+0x126>
 8006c7a:	6106      	str	r6, [r0, #16]
 8006c7c:	b003      	add	sp, #12
 8006c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c82:	f843 2b04 	str.w	r2, [r3], #4
 8006c86:	e7e3      	b.n	8006c50 <__multiply+0x40>
 8006c88:	f8b2 b000 	ldrh.w	fp, [r2]
 8006c8c:	f1bb 0f00 	cmp.w	fp, #0
 8006c90:	d023      	beq.n	8006cda <__multiply+0xca>
 8006c92:	4689      	mov	r9, r1
 8006c94:	46ac      	mov	ip, r5
 8006c96:	f04f 0800 	mov.w	r8, #0
 8006c9a:	f859 4b04 	ldr.w	r4, [r9], #4
 8006c9e:	f8dc a000 	ldr.w	sl, [ip]
 8006ca2:	b2a3      	uxth	r3, r4
 8006ca4:	fa1f fa8a 	uxth.w	sl, sl
 8006ca8:	fb0b a303 	mla	r3, fp, r3, sl
 8006cac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006cb0:	f8dc 4000 	ldr.w	r4, [ip]
 8006cb4:	4443      	add	r3, r8
 8006cb6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006cba:	fb0b 840a 	mla	r4, fp, sl, r8
 8006cbe:	46e2      	mov	sl, ip
 8006cc0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006cca:	454f      	cmp	r7, r9
 8006ccc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006cd0:	f84a 3b04 	str.w	r3, [sl], #4
 8006cd4:	d82b      	bhi.n	8006d2e <__multiply+0x11e>
 8006cd6:	f8cc 8004 	str.w	r8, [ip, #4]
 8006cda:	9b01      	ldr	r3, [sp, #4]
 8006cdc:	3204      	adds	r2, #4
 8006cde:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006ce2:	f1ba 0f00 	cmp.w	sl, #0
 8006ce6:	d020      	beq.n	8006d2a <__multiply+0x11a>
 8006ce8:	4689      	mov	r9, r1
 8006cea:	46a8      	mov	r8, r5
 8006cec:	f04f 0b00 	mov.w	fp, #0
 8006cf0:	682b      	ldr	r3, [r5, #0]
 8006cf2:	f8b9 c000 	ldrh.w	ip, [r9]
 8006cf6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	fb0a 440c 	mla	r4, sl, ip, r4
 8006d00:	46c4      	mov	ip, r8
 8006d02:	445c      	add	r4, fp
 8006d04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006d08:	f84c 3b04 	str.w	r3, [ip], #4
 8006d0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006d10:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006d14:	0c1b      	lsrs	r3, r3, #16
 8006d16:	fb0a b303 	mla	r3, sl, r3, fp
 8006d1a:	454f      	cmp	r7, r9
 8006d1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006d20:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006d24:	d805      	bhi.n	8006d32 <__multiply+0x122>
 8006d26:	f8c8 3004 	str.w	r3, [r8, #4]
 8006d2a:	3504      	adds	r5, #4
 8006d2c:	e79b      	b.n	8006c66 <__multiply+0x56>
 8006d2e:	46d4      	mov	ip, sl
 8006d30:	e7b3      	b.n	8006c9a <__multiply+0x8a>
 8006d32:	46e0      	mov	r8, ip
 8006d34:	e7dd      	b.n	8006cf2 <__multiply+0xe2>
 8006d36:	3e01      	subs	r6, #1
 8006d38:	e799      	b.n	8006c6e <__multiply+0x5e>
	...

08006d3c <__pow5mult>:
 8006d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d40:	4615      	mov	r5, r2
 8006d42:	f012 0203 	ands.w	r2, r2, #3
 8006d46:	4606      	mov	r6, r0
 8006d48:	460f      	mov	r7, r1
 8006d4a:	d007      	beq.n	8006d5c <__pow5mult+0x20>
 8006d4c:	4c21      	ldr	r4, [pc, #132]	; (8006dd4 <__pow5mult+0x98>)
 8006d4e:	3a01      	subs	r2, #1
 8006d50:	2300      	movs	r3, #0
 8006d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d56:	f7ff fe8b 	bl	8006a70 <__multadd>
 8006d5a:	4607      	mov	r7, r0
 8006d5c:	10ad      	asrs	r5, r5, #2
 8006d5e:	d035      	beq.n	8006dcc <__pow5mult+0x90>
 8006d60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d62:	b93c      	cbnz	r4, 8006d74 <__pow5mult+0x38>
 8006d64:	2010      	movs	r0, #16
 8006d66:	f7ff fe05 	bl	8006974 <malloc>
 8006d6a:	6270      	str	r0, [r6, #36]	; 0x24
 8006d6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d70:	6004      	str	r4, [r0, #0]
 8006d72:	60c4      	str	r4, [r0, #12]
 8006d74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d7c:	b94c      	cbnz	r4, 8006d92 <__pow5mult+0x56>
 8006d7e:	f240 2171 	movw	r1, #625	; 0x271
 8006d82:	4630      	mov	r0, r6
 8006d84:	f7ff ff3b 	bl	8006bfe <__i2b>
 8006d88:	2300      	movs	r3, #0
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d90:	6003      	str	r3, [r0, #0]
 8006d92:	f04f 0800 	mov.w	r8, #0
 8006d96:	07eb      	lsls	r3, r5, #31
 8006d98:	d50a      	bpl.n	8006db0 <__pow5mult+0x74>
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	4622      	mov	r2, r4
 8006d9e:	4630      	mov	r0, r6
 8006da0:	f7ff ff36 	bl	8006c10 <__multiply>
 8006da4:	4681      	mov	r9, r0
 8006da6:	4639      	mov	r1, r7
 8006da8:	4630      	mov	r0, r6
 8006daa:	f7ff fe4a 	bl	8006a42 <_Bfree>
 8006dae:	464f      	mov	r7, r9
 8006db0:	106d      	asrs	r5, r5, #1
 8006db2:	d00b      	beq.n	8006dcc <__pow5mult+0x90>
 8006db4:	6820      	ldr	r0, [r4, #0]
 8006db6:	b938      	cbnz	r0, 8006dc8 <__pow5mult+0x8c>
 8006db8:	4622      	mov	r2, r4
 8006dba:	4621      	mov	r1, r4
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	f7ff ff27 	bl	8006c10 <__multiply>
 8006dc2:	6020      	str	r0, [r4, #0]
 8006dc4:	f8c0 8000 	str.w	r8, [r0]
 8006dc8:	4604      	mov	r4, r0
 8006dca:	e7e4      	b.n	8006d96 <__pow5mult+0x5a>
 8006dcc:	4638      	mov	r0, r7
 8006dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dd2:	bf00      	nop
 8006dd4:	080080e0 	.word	0x080080e0

08006dd8 <__lshift>:
 8006dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ddc:	460c      	mov	r4, r1
 8006dde:	4607      	mov	r7, r0
 8006de0:	4616      	mov	r6, r2
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006de8:	eb0a 0903 	add.w	r9, sl, r3
 8006dec:	6849      	ldr	r1, [r1, #4]
 8006dee:	68a3      	ldr	r3, [r4, #8]
 8006df0:	f109 0501 	add.w	r5, r9, #1
 8006df4:	42ab      	cmp	r3, r5
 8006df6:	db32      	blt.n	8006e5e <__lshift+0x86>
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f7ff fdee 	bl	80069da <_Balloc>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	4680      	mov	r8, r0
 8006e02:	461a      	mov	r2, r3
 8006e04:	f100 0114 	add.w	r1, r0, #20
 8006e08:	4553      	cmp	r3, sl
 8006e0a:	db2b      	blt.n	8006e64 <__lshift+0x8c>
 8006e0c:	6920      	ldr	r0, [r4, #16]
 8006e0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e12:	f104 0314 	add.w	r3, r4, #20
 8006e16:	f016 021f 	ands.w	r2, r6, #31
 8006e1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e1e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e22:	d025      	beq.n	8006e70 <__lshift+0x98>
 8006e24:	2000      	movs	r0, #0
 8006e26:	f1c2 0e20 	rsb	lr, r2, #32
 8006e2a:	468a      	mov	sl, r1
 8006e2c:	681e      	ldr	r6, [r3, #0]
 8006e2e:	4096      	lsls	r6, r2
 8006e30:	4330      	orrs	r0, r6
 8006e32:	f84a 0b04 	str.w	r0, [sl], #4
 8006e36:	f853 0b04 	ldr.w	r0, [r3], #4
 8006e3a:	459c      	cmp	ip, r3
 8006e3c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006e40:	d814      	bhi.n	8006e6c <__lshift+0x94>
 8006e42:	6048      	str	r0, [r1, #4]
 8006e44:	b108      	cbz	r0, 8006e4a <__lshift+0x72>
 8006e46:	f109 0502 	add.w	r5, r9, #2
 8006e4a:	3d01      	subs	r5, #1
 8006e4c:	4638      	mov	r0, r7
 8006e4e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006e52:	4621      	mov	r1, r4
 8006e54:	f7ff fdf5 	bl	8006a42 <_Bfree>
 8006e58:	4640      	mov	r0, r8
 8006e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5e:	3101      	adds	r1, #1
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	e7c7      	b.n	8006df4 <__lshift+0x1c>
 8006e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	e7cd      	b.n	8006e08 <__lshift+0x30>
 8006e6c:	4651      	mov	r1, sl
 8006e6e:	e7dc      	b.n	8006e2a <__lshift+0x52>
 8006e70:	3904      	subs	r1, #4
 8006e72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e76:	459c      	cmp	ip, r3
 8006e78:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e7c:	d8f9      	bhi.n	8006e72 <__lshift+0x9a>
 8006e7e:	e7e4      	b.n	8006e4a <__lshift+0x72>

08006e80 <__mcmp>:
 8006e80:	6903      	ldr	r3, [r0, #16]
 8006e82:	690a      	ldr	r2, [r1, #16]
 8006e84:	b530      	push	{r4, r5, lr}
 8006e86:	1a9b      	subs	r3, r3, r2
 8006e88:	d10c      	bne.n	8006ea4 <__mcmp+0x24>
 8006e8a:	0092      	lsls	r2, r2, #2
 8006e8c:	3014      	adds	r0, #20
 8006e8e:	3114      	adds	r1, #20
 8006e90:	1884      	adds	r4, r0, r2
 8006e92:	4411      	add	r1, r2
 8006e94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e9c:	4295      	cmp	r5, r2
 8006e9e:	d003      	beq.n	8006ea8 <__mcmp+0x28>
 8006ea0:	d305      	bcc.n	8006eae <__mcmp+0x2e>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	bd30      	pop	{r4, r5, pc}
 8006ea8:	42a0      	cmp	r0, r4
 8006eaa:	d3f3      	bcc.n	8006e94 <__mcmp+0x14>
 8006eac:	e7fa      	b.n	8006ea4 <__mcmp+0x24>
 8006eae:	f04f 33ff 	mov.w	r3, #4294967295
 8006eb2:	e7f7      	b.n	8006ea4 <__mcmp+0x24>

08006eb4 <__mdiff>:
 8006eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb8:	460d      	mov	r5, r1
 8006eba:	4607      	mov	r7, r0
 8006ebc:	4611      	mov	r1, r2
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	4614      	mov	r4, r2
 8006ec2:	f7ff ffdd 	bl	8006e80 <__mcmp>
 8006ec6:	1e06      	subs	r6, r0, #0
 8006ec8:	d108      	bne.n	8006edc <__mdiff+0x28>
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4638      	mov	r0, r7
 8006ece:	f7ff fd84 	bl	80069da <_Balloc>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006edc:	bfa4      	itt	ge
 8006ede:	4623      	movge	r3, r4
 8006ee0:	462c      	movge	r4, r5
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	6861      	ldr	r1, [r4, #4]
 8006ee6:	bfa6      	itte	ge
 8006ee8:	461d      	movge	r5, r3
 8006eea:	2600      	movge	r6, #0
 8006eec:	2601      	movlt	r6, #1
 8006eee:	f7ff fd74 	bl	80069da <_Balloc>
 8006ef2:	f04f 0e00 	mov.w	lr, #0
 8006ef6:	60c6      	str	r6, [r0, #12]
 8006ef8:	692b      	ldr	r3, [r5, #16]
 8006efa:	6926      	ldr	r6, [r4, #16]
 8006efc:	f104 0214 	add.w	r2, r4, #20
 8006f00:	f105 0914 	add.w	r9, r5, #20
 8006f04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006f08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006f0c:	f100 0114 	add.w	r1, r0, #20
 8006f10:	f852 ab04 	ldr.w	sl, [r2], #4
 8006f14:	f859 5b04 	ldr.w	r5, [r9], #4
 8006f18:	fa1f f38a 	uxth.w	r3, sl
 8006f1c:	4473      	add	r3, lr
 8006f1e:	b2ac      	uxth	r4, r5
 8006f20:	1b1b      	subs	r3, r3, r4
 8006f22:	0c2c      	lsrs	r4, r5, #16
 8006f24:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006f28:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006f32:	45c8      	cmp	r8, r9
 8006f34:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006f38:	4694      	mov	ip, r2
 8006f3a:	f841 4b04 	str.w	r4, [r1], #4
 8006f3e:	d8e7      	bhi.n	8006f10 <__mdiff+0x5c>
 8006f40:	45bc      	cmp	ip, r7
 8006f42:	d304      	bcc.n	8006f4e <__mdiff+0x9a>
 8006f44:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006f48:	b183      	cbz	r3, 8006f6c <__mdiff+0xb8>
 8006f4a:	6106      	str	r6, [r0, #16]
 8006f4c:	e7c4      	b.n	8006ed8 <__mdiff+0x24>
 8006f4e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006f52:	b2a2      	uxth	r2, r4
 8006f54:	4472      	add	r2, lr
 8006f56:	1413      	asrs	r3, r2, #16
 8006f58:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006f5c:	b292      	uxth	r2, r2
 8006f5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f62:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006f66:	f841 2b04 	str.w	r2, [r1], #4
 8006f6a:	e7e9      	b.n	8006f40 <__mdiff+0x8c>
 8006f6c:	3e01      	subs	r6, #1
 8006f6e:	e7e9      	b.n	8006f44 <__mdiff+0x90>

08006f70 <__ulp>:
 8006f70:	4b10      	ldr	r3, [pc, #64]	; (8006fb4 <__ulp+0x44>)
 8006f72:	400b      	ands	r3, r1
 8006f74:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	dd02      	ble.n	8006f82 <__ulp+0x12>
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	4619      	mov	r1, r3
 8006f80:	4770      	bx	lr
 8006f82:	425b      	negs	r3, r3
 8006f84:	151b      	asrs	r3, r3, #20
 8006f86:	2b13      	cmp	r3, #19
 8006f88:	f04f 0000 	mov.w	r0, #0
 8006f8c:	f04f 0100 	mov.w	r1, #0
 8006f90:	dc04      	bgt.n	8006f9c <__ulp+0x2c>
 8006f92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006f96:	fa42 f103 	asr.w	r1, r2, r3
 8006f9a:	4770      	bx	lr
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	3b14      	subs	r3, #20
 8006fa0:	2b1e      	cmp	r3, #30
 8006fa2:	bfce      	itee	gt
 8006fa4:	4613      	movgt	r3, r2
 8006fa6:	f1c3 031f 	rsble	r3, r3, #31
 8006faa:	fa02 f303 	lslle.w	r3, r2, r3
 8006fae:	4618      	mov	r0, r3
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	7ff00000 	.word	0x7ff00000

08006fb8 <__b2d>:
 8006fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fbc:	6907      	ldr	r7, [r0, #16]
 8006fbe:	f100 0914 	add.w	r9, r0, #20
 8006fc2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006fc6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006fca:	f1a7 0804 	sub.w	r8, r7, #4
 8006fce:	4630      	mov	r0, r6
 8006fd0:	f7ff fdc7 	bl	8006b62 <__hi0bits>
 8006fd4:	f1c0 0320 	rsb	r3, r0, #32
 8006fd8:	280a      	cmp	r0, #10
 8006fda:	600b      	str	r3, [r1, #0]
 8006fdc:	491e      	ldr	r1, [pc, #120]	; (8007058 <__b2d+0xa0>)
 8006fde:	dc17      	bgt.n	8007010 <__b2d+0x58>
 8006fe0:	45c1      	cmp	r9, r8
 8006fe2:	bf28      	it	cs
 8006fe4:	2200      	movcs	r2, #0
 8006fe6:	f1c0 0c0b 	rsb	ip, r0, #11
 8006fea:	fa26 f30c 	lsr.w	r3, r6, ip
 8006fee:	bf38      	it	cc
 8006ff0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006ff4:	ea43 0501 	orr.w	r5, r3, r1
 8006ff8:	f100 0315 	add.w	r3, r0, #21
 8006ffc:	fa06 f303 	lsl.w	r3, r6, r3
 8007000:	fa22 f20c 	lsr.w	r2, r2, ip
 8007004:	ea43 0402 	orr.w	r4, r3, r2
 8007008:	4620      	mov	r0, r4
 800700a:	4629      	mov	r1, r5
 800700c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007010:	45c1      	cmp	r9, r8
 8007012:	bf3a      	itte	cc
 8007014:	f1a7 0808 	subcc.w	r8, r7, #8
 8007018:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800701c:	2200      	movcs	r2, #0
 800701e:	f1b0 030b 	subs.w	r3, r0, #11
 8007022:	d015      	beq.n	8007050 <__b2d+0x98>
 8007024:	409e      	lsls	r6, r3
 8007026:	f1c3 0720 	rsb	r7, r3, #32
 800702a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800702e:	fa22 f107 	lsr.w	r1, r2, r7
 8007032:	45c8      	cmp	r8, r9
 8007034:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007038:	ea46 0501 	orr.w	r5, r6, r1
 800703c:	bf94      	ite	ls
 800703e:	2100      	movls	r1, #0
 8007040:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007044:	fa02 f003 	lsl.w	r0, r2, r3
 8007048:	40f9      	lsrs	r1, r7
 800704a:	ea40 0401 	orr.w	r4, r0, r1
 800704e:	e7db      	b.n	8007008 <__b2d+0x50>
 8007050:	ea46 0501 	orr.w	r5, r6, r1
 8007054:	4614      	mov	r4, r2
 8007056:	e7d7      	b.n	8007008 <__b2d+0x50>
 8007058:	3ff00000 	.word	0x3ff00000

0800705c <__d2b>:
 800705c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007060:	461c      	mov	r4, r3
 8007062:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007066:	2101      	movs	r1, #1
 8007068:	4690      	mov	r8, r2
 800706a:	f7ff fcb6 	bl	80069da <_Balloc>
 800706e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007072:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007076:	4607      	mov	r7, r0
 8007078:	bb34      	cbnz	r4, 80070c8 <__d2b+0x6c>
 800707a:	9201      	str	r2, [sp, #4]
 800707c:	f1b8 0200 	subs.w	r2, r8, #0
 8007080:	d027      	beq.n	80070d2 <__d2b+0x76>
 8007082:	a802      	add	r0, sp, #8
 8007084:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007088:	f7ff fd8a 	bl	8006ba0 <__lo0bits>
 800708c:	9900      	ldr	r1, [sp, #0]
 800708e:	b1f0      	cbz	r0, 80070ce <__d2b+0x72>
 8007090:	9a01      	ldr	r2, [sp, #4]
 8007092:	f1c0 0320 	rsb	r3, r0, #32
 8007096:	fa02 f303 	lsl.w	r3, r2, r3
 800709a:	430b      	orrs	r3, r1
 800709c:	40c2      	lsrs	r2, r0
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	9201      	str	r2, [sp, #4]
 80070a2:	9b01      	ldr	r3, [sp, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	bf14      	ite	ne
 80070a8:	2102      	movne	r1, #2
 80070aa:	2101      	moveq	r1, #1
 80070ac:	61bb      	str	r3, [r7, #24]
 80070ae:	6139      	str	r1, [r7, #16]
 80070b0:	b1c4      	cbz	r4, 80070e4 <__d2b+0x88>
 80070b2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80070b6:	4404      	add	r4, r0
 80070b8:	6034      	str	r4, [r6, #0]
 80070ba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80070be:	6028      	str	r0, [r5, #0]
 80070c0:	4638      	mov	r0, r7
 80070c2:	b002      	add	sp, #8
 80070c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80070cc:	e7d5      	b.n	800707a <__d2b+0x1e>
 80070ce:	6179      	str	r1, [r7, #20]
 80070d0:	e7e7      	b.n	80070a2 <__d2b+0x46>
 80070d2:	a801      	add	r0, sp, #4
 80070d4:	f7ff fd64 	bl	8006ba0 <__lo0bits>
 80070d8:	2101      	movs	r1, #1
 80070da:	9b01      	ldr	r3, [sp, #4]
 80070dc:	6139      	str	r1, [r7, #16]
 80070de:	617b      	str	r3, [r7, #20]
 80070e0:	3020      	adds	r0, #32
 80070e2:	e7e5      	b.n	80070b0 <__d2b+0x54>
 80070e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80070e8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80070ec:	6030      	str	r0, [r6, #0]
 80070ee:	6918      	ldr	r0, [r3, #16]
 80070f0:	f7ff fd37 	bl	8006b62 <__hi0bits>
 80070f4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80070f8:	e7e1      	b.n	80070be <__d2b+0x62>

080070fa <__ratio>:
 80070fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070fe:	4688      	mov	r8, r1
 8007100:	4669      	mov	r1, sp
 8007102:	4681      	mov	r9, r0
 8007104:	f7ff ff58 	bl	8006fb8 <__b2d>
 8007108:	468b      	mov	fp, r1
 800710a:	4606      	mov	r6, r0
 800710c:	460f      	mov	r7, r1
 800710e:	4640      	mov	r0, r8
 8007110:	a901      	add	r1, sp, #4
 8007112:	f7ff ff51 	bl	8006fb8 <__b2d>
 8007116:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800711a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800711e:	460d      	mov	r5, r1
 8007120:	eba3 0c02 	sub.w	ip, r3, r2
 8007124:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007128:	1a9b      	subs	r3, r3, r2
 800712a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfd5      	itete	le
 8007132:	460a      	movle	r2, r1
 8007134:	463a      	movgt	r2, r7
 8007136:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800713a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800713e:	bfd8      	it	le
 8007140:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007144:	462b      	mov	r3, r5
 8007146:	4602      	mov	r2, r0
 8007148:	4659      	mov	r1, fp
 800714a:	4630      	mov	r0, r6
 800714c:	f7f9 fb5a 	bl	8000804 <__aeabi_ddiv>
 8007150:	b003      	add	sp, #12
 8007152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007156 <__copybits>:
 8007156:	3901      	subs	r1, #1
 8007158:	b510      	push	{r4, lr}
 800715a:	1149      	asrs	r1, r1, #5
 800715c:	6914      	ldr	r4, [r2, #16]
 800715e:	3101      	adds	r1, #1
 8007160:	f102 0314 	add.w	r3, r2, #20
 8007164:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007168:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800716c:	42a3      	cmp	r3, r4
 800716e:	4602      	mov	r2, r0
 8007170:	d303      	bcc.n	800717a <__copybits+0x24>
 8007172:	2300      	movs	r3, #0
 8007174:	428a      	cmp	r2, r1
 8007176:	d305      	bcc.n	8007184 <__copybits+0x2e>
 8007178:	bd10      	pop	{r4, pc}
 800717a:	f853 2b04 	ldr.w	r2, [r3], #4
 800717e:	f840 2b04 	str.w	r2, [r0], #4
 8007182:	e7f3      	b.n	800716c <__copybits+0x16>
 8007184:	f842 3b04 	str.w	r3, [r2], #4
 8007188:	e7f4      	b.n	8007174 <__copybits+0x1e>

0800718a <__any_on>:
 800718a:	f100 0214 	add.w	r2, r0, #20
 800718e:	6900      	ldr	r0, [r0, #16]
 8007190:	114b      	asrs	r3, r1, #5
 8007192:	4298      	cmp	r0, r3
 8007194:	b510      	push	{r4, lr}
 8007196:	db11      	blt.n	80071bc <__any_on+0x32>
 8007198:	dd0a      	ble.n	80071b0 <__any_on+0x26>
 800719a:	f011 011f 	ands.w	r1, r1, #31
 800719e:	d007      	beq.n	80071b0 <__any_on+0x26>
 80071a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80071a4:	fa24 f001 	lsr.w	r0, r4, r1
 80071a8:	fa00 f101 	lsl.w	r1, r0, r1
 80071ac:	428c      	cmp	r4, r1
 80071ae:	d10b      	bne.n	80071c8 <__any_on+0x3e>
 80071b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d803      	bhi.n	80071c0 <__any_on+0x36>
 80071b8:	2000      	movs	r0, #0
 80071ba:	bd10      	pop	{r4, pc}
 80071bc:	4603      	mov	r3, r0
 80071be:	e7f7      	b.n	80071b0 <__any_on+0x26>
 80071c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071c4:	2900      	cmp	r1, #0
 80071c6:	d0f5      	beq.n	80071b4 <__any_on+0x2a>
 80071c8:	2001      	movs	r0, #1
 80071ca:	e7f6      	b.n	80071ba <__any_on+0x30>

080071cc <_calloc_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	fb02 f401 	mul.w	r4, r2, r1
 80071d2:	4621      	mov	r1, r4
 80071d4:	f000 f854 	bl	8007280 <_malloc_r>
 80071d8:	4605      	mov	r5, r0
 80071da:	b118      	cbz	r0, 80071e4 <_calloc_r+0x18>
 80071dc:	4622      	mov	r2, r4
 80071de:	2100      	movs	r1, #0
 80071e0:	f7fc fc4a 	bl	8003a78 <memset>
 80071e4:	4628      	mov	r0, r5
 80071e6:	bd38      	pop	{r3, r4, r5, pc}

080071e8 <_free_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4605      	mov	r5, r0
 80071ec:	2900      	cmp	r1, #0
 80071ee:	d043      	beq.n	8007278 <_free_r+0x90>
 80071f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071f4:	1f0c      	subs	r4, r1, #4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfb8      	it	lt
 80071fa:	18e4      	addlt	r4, r4, r3
 80071fc:	f000 fdbf 	bl	8007d7e <__malloc_lock>
 8007200:	4a1e      	ldr	r2, [pc, #120]	; (800727c <_free_r+0x94>)
 8007202:	6813      	ldr	r3, [r2, #0]
 8007204:	4610      	mov	r0, r2
 8007206:	b933      	cbnz	r3, 8007216 <_free_r+0x2e>
 8007208:	6063      	str	r3, [r4, #4]
 800720a:	6014      	str	r4, [r2, #0]
 800720c:	4628      	mov	r0, r5
 800720e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007212:	f000 bdb5 	b.w	8007d80 <__malloc_unlock>
 8007216:	42a3      	cmp	r3, r4
 8007218:	d90b      	bls.n	8007232 <_free_r+0x4a>
 800721a:	6821      	ldr	r1, [r4, #0]
 800721c:	1862      	adds	r2, r4, r1
 800721e:	4293      	cmp	r3, r2
 8007220:	bf01      	itttt	eq
 8007222:	681a      	ldreq	r2, [r3, #0]
 8007224:	685b      	ldreq	r3, [r3, #4]
 8007226:	1852      	addeq	r2, r2, r1
 8007228:	6022      	streq	r2, [r4, #0]
 800722a:	6063      	str	r3, [r4, #4]
 800722c:	6004      	str	r4, [r0, #0]
 800722e:	e7ed      	b.n	800720c <_free_r+0x24>
 8007230:	4613      	mov	r3, r2
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	b10a      	cbz	r2, 800723a <_free_r+0x52>
 8007236:	42a2      	cmp	r2, r4
 8007238:	d9fa      	bls.n	8007230 <_free_r+0x48>
 800723a:	6819      	ldr	r1, [r3, #0]
 800723c:	1858      	adds	r0, r3, r1
 800723e:	42a0      	cmp	r0, r4
 8007240:	d10b      	bne.n	800725a <_free_r+0x72>
 8007242:	6820      	ldr	r0, [r4, #0]
 8007244:	4401      	add	r1, r0
 8007246:	1858      	adds	r0, r3, r1
 8007248:	4282      	cmp	r2, r0
 800724a:	6019      	str	r1, [r3, #0]
 800724c:	d1de      	bne.n	800720c <_free_r+0x24>
 800724e:	6810      	ldr	r0, [r2, #0]
 8007250:	6852      	ldr	r2, [r2, #4]
 8007252:	4401      	add	r1, r0
 8007254:	6019      	str	r1, [r3, #0]
 8007256:	605a      	str	r2, [r3, #4]
 8007258:	e7d8      	b.n	800720c <_free_r+0x24>
 800725a:	d902      	bls.n	8007262 <_free_r+0x7a>
 800725c:	230c      	movs	r3, #12
 800725e:	602b      	str	r3, [r5, #0]
 8007260:	e7d4      	b.n	800720c <_free_r+0x24>
 8007262:	6820      	ldr	r0, [r4, #0]
 8007264:	1821      	adds	r1, r4, r0
 8007266:	428a      	cmp	r2, r1
 8007268:	bf01      	itttt	eq
 800726a:	6811      	ldreq	r1, [r2, #0]
 800726c:	6852      	ldreq	r2, [r2, #4]
 800726e:	1809      	addeq	r1, r1, r0
 8007270:	6021      	streq	r1, [r4, #0]
 8007272:	6062      	str	r2, [r4, #4]
 8007274:	605c      	str	r4, [r3, #4]
 8007276:	e7c9      	b.n	800720c <_free_r+0x24>
 8007278:	bd38      	pop	{r3, r4, r5, pc}
 800727a:	bf00      	nop
 800727c:	200001fc 	.word	0x200001fc

08007280 <_malloc_r>:
 8007280:	b570      	push	{r4, r5, r6, lr}
 8007282:	1ccd      	adds	r5, r1, #3
 8007284:	f025 0503 	bic.w	r5, r5, #3
 8007288:	3508      	adds	r5, #8
 800728a:	2d0c      	cmp	r5, #12
 800728c:	bf38      	it	cc
 800728e:	250c      	movcc	r5, #12
 8007290:	2d00      	cmp	r5, #0
 8007292:	4606      	mov	r6, r0
 8007294:	db01      	blt.n	800729a <_malloc_r+0x1a>
 8007296:	42a9      	cmp	r1, r5
 8007298:	d903      	bls.n	80072a2 <_malloc_r+0x22>
 800729a:	230c      	movs	r3, #12
 800729c:	6033      	str	r3, [r6, #0]
 800729e:	2000      	movs	r0, #0
 80072a0:	bd70      	pop	{r4, r5, r6, pc}
 80072a2:	f000 fd6c 	bl	8007d7e <__malloc_lock>
 80072a6:	4a21      	ldr	r2, [pc, #132]	; (800732c <_malloc_r+0xac>)
 80072a8:	6814      	ldr	r4, [r2, #0]
 80072aa:	4621      	mov	r1, r4
 80072ac:	b991      	cbnz	r1, 80072d4 <_malloc_r+0x54>
 80072ae:	4c20      	ldr	r4, [pc, #128]	; (8007330 <_malloc_r+0xb0>)
 80072b0:	6823      	ldr	r3, [r4, #0]
 80072b2:	b91b      	cbnz	r3, 80072bc <_malloc_r+0x3c>
 80072b4:	4630      	mov	r0, r6
 80072b6:	f000 facd 	bl	8007854 <_sbrk_r>
 80072ba:	6020      	str	r0, [r4, #0]
 80072bc:	4629      	mov	r1, r5
 80072be:	4630      	mov	r0, r6
 80072c0:	f000 fac8 	bl	8007854 <_sbrk_r>
 80072c4:	1c43      	adds	r3, r0, #1
 80072c6:	d124      	bne.n	8007312 <_malloc_r+0x92>
 80072c8:	230c      	movs	r3, #12
 80072ca:	4630      	mov	r0, r6
 80072cc:	6033      	str	r3, [r6, #0]
 80072ce:	f000 fd57 	bl	8007d80 <__malloc_unlock>
 80072d2:	e7e4      	b.n	800729e <_malloc_r+0x1e>
 80072d4:	680b      	ldr	r3, [r1, #0]
 80072d6:	1b5b      	subs	r3, r3, r5
 80072d8:	d418      	bmi.n	800730c <_malloc_r+0x8c>
 80072da:	2b0b      	cmp	r3, #11
 80072dc:	d90f      	bls.n	80072fe <_malloc_r+0x7e>
 80072de:	600b      	str	r3, [r1, #0]
 80072e0:	18cc      	adds	r4, r1, r3
 80072e2:	50cd      	str	r5, [r1, r3]
 80072e4:	4630      	mov	r0, r6
 80072e6:	f000 fd4b 	bl	8007d80 <__malloc_unlock>
 80072ea:	f104 000b 	add.w	r0, r4, #11
 80072ee:	1d23      	adds	r3, r4, #4
 80072f0:	f020 0007 	bic.w	r0, r0, #7
 80072f4:	1ac3      	subs	r3, r0, r3
 80072f6:	d0d3      	beq.n	80072a0 <_malloc_r+0x20>
 80072f8:	425a      	negs	r2, r3
 80072fa:	50e2      	str	r2, [r4, r3]
 80072fc:	e7d0      	b.n	80072a0 <_malloc_r+0x20>
 80072fe:	684b      	ldr	r3, [r1, #4]
 8007300:	428c      	cmp	r4, r1
 8007302:	bf16      	itet	ne
 8007304:	6063      	strne	r3, [r4, #4]
 8007306:	6013      	streq	r3, [r2, #0]
 8007308:	460c      	movne	r4, r1
 800730a:	e7eb      	b.n	80072e4 <_malloc_r+0x64>
 800730c:	460c      	mov	r4, r1
 800730e:	6849      	ldr	r1, [r1, #4]
 8007310:	e7cc      	b.n	80072ac <_malloc_r+0x2c>
 8007312:	1cc4      	adds	r4, r0, #3
 8007314:	f024 0403 	bic.w	r4, r4, #3
 8007318:	42a0      	cmp	r0, r4
 800731a:	d005      	beq.n	8007328 <_malloc_r+0xa8>
 800731c:	1a21      	subs	r1, r4, r0
 800731e:	4630      	mov	r0, r6
 8007320:	f000 fa98 	bl	8007854 <_sbrk_r>
 8007324:	3001      	adds	r0, #1
 8007326:	d0cf      	beq.n	80072c8 <_malloc_r+0x48>
 8007328:	6025      	str	r5, [r4, #0]
 800732a:	e7db      	b.n	80072e4 <_malloc_r+0x64>
 800732c:	200001fc 	.word	0x200001fc
 8007330:	20000200 	.word	0x20000200

08007334 <__ssputs_r>:
 8007334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007338:	688e      	ldr	r6, [r1, #8]
 800733a:	4682      	mov	sl, r0
 800733c:	429e      	cmp	r6, r3
 800733e:	460c      	mov	r4, r1
 8007340:	4690      	mov	r8, r2
 8007342:	4699      	mov	r9, r3
 8007344:	d837      	bhi.n	80073b6 <__ssputs_r+0x82>
 8007346:	898a      	ldrh	r2, [r1, #12]
 8007348:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800734c:	d031      	beq.n	80073b2 <__ssputs_r+0x7e>
 800734e:	2302      	movs	r3, #2
 8007350:	6825      	ldr	r5, [r4, #0]
 8007352:	6909      	ldr	r1, [r1, #16]
 8007354:	1a6f      	subs	r7, r5, r1
 8007356:	6965      	ldr	r5, [r4, #20]
 8007358:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800735c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007360:	f109 0301 	add.w	r3, r9, #1
 8007364:	443b      	add	r3, r7
 8007366:	429d      	cmp	r5, r3
 8007368:	bf38      	it	cc
 800736a:	461d      	movcc	r5, r3
 800736c:	0553      	lsls	r3, r2, #21
 800736e:	d530      	bpl.n	80073d2 <__ssputs_r+0x9e>
 8007370:	4629      	mov	r1, r5
 8007372:	f7ff ff85 	bl	8007280 <_malloc_r>
 8007376:	4606      	mov	r6, r0
 8007378:	b950      	cbnz	r0, 8007390 <__ssputs_r+0x5c>
 800737a:	230c      	movs	r3, #12
 800737c:	f04f 30ff 	mov.w	r0, #4294967295
 8007380:	f8ca 3000 	str.w	r3, [sl]
 8007384:	89a3      	ldrh	r3, [r4, #12]
 8007386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800738a:	81a3      	strh	r3, [r4, #12]
 800738c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007390:	463a      	mov	r2, r7
 8007392:	6921      	ldr	r1, [r4, #16]
 8007394:	f7ff fb16 	bl	80069c4 <memcpy>
 8007398:	89a3      	ldrh	r3, [r4, #12]
 800739a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800739e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a2:	81a3      	strh	r3, [r4, #12]
 80073a4:	6126      	str	r6, [r4, #16]
 80073a6:	443e      	add	r6, r7
 80073a8:	6026      	str	r6, [r4, #0]
 80073aa:	464e      	mov	r6, r9
 80073ac:	6165      	str	r5, [r4, #20]
 80073ae:	1bed      	subs	r5, r5, r7
 80073b0:	60a5      	str	r5, [r4, #8]
 80073b2:	454e      	cmp	r6, r9
 80073b4:	d900      	bls.n	80073b8 <__ssputs_r+0x84>
 80073b6:	464e      	mov	r6, r9
 80073b8:	4632      	mov	r2, r6
 80073ba:	4641      	mov	r1, r8
 80073bc:	6820      	ldr	r0, [r4, #0]
 80073be:	f000 fcc5 	bl	8007d4c <memmove>
 80073c2:	68a3      	ldr	r3, [r4, #8]
 80073c4:	2000      	movs	r0, #0
 80073c6:	1b9b      	subs	r3, r3, r6
 80073c8:	60a3      	str	r3, [r4, #8]
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	441e      	add	r6, r3
 80073ce:	6026      	str	r6, [r4, #0]
 80073d0:	e7dc      	b.n	800738c <__ssputs_r+0x58>
 80073d2:	462a      	mov	r2, r5
 80073d4:	f000 fcd5 	bl	8007d82 <_realloc_r>
 80073d8:	4606      	mov	r6, r0
 80073da:	2800      	cmp	r0, #0
 80073dc:	d1e2      	bne.n	80073a4 <__ssputs_r+0x70>
 80073de:	6921      	ldr	r1, [r4, #16]
 80073e0:	4650      	mov	r0, sl
 80073e2:	f7ff ff01 	bl	80071e8 <_free_r>
 80073e6:	e7c8      	b.n	800737a <__ssputs_r+0x46>

080073e8 <_svfiprintf_r>:
 80073e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ec:	461d      	mov	r5, r3
 80073ee:	898b      	ldrh	r3, [r1, #12]
 80073f0:	b09d      	sub	sp, #116	; 0x74
 80073f2:	061f      	lsls	r7, r3, #24
 80073f4:	4680      	mov	r8, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	4616      	mov	r6, r2
 80073fa:	d50f      	bpl.n	800741c <_svfiprintf_r+0x34>
 80073fc:	690b      	ldr	r3, [r1, #16]
 80073fe:	b96b      	cbnz	r3, 800741c <_svfiprintf_r+0x34>
 8007400:	2140      	movs	r1, #64	; 0x40
 8007402:	f7ff ff3d 	bl	8007280 <_malloc_r>
 8007406:	6020      	str	r0, [r4, #0]
 8007408:	6120      	str	r0, [r4, #16]
 800740a:	b928      	cbnz	r0, 8007418 <_svfiprintf_r+0x30>
 800740c:	230c      	movs	r3, #12
 800740e:	f8c8 3000 	str.w	r3, [r8]
 8007412:	f04f 30ff 	mov.w	r0, #4294967295
 8007416:	e0c8      	b.n	80075aa <_svfiprintf_r+0x1c2>
 8007418:	2340      	movs	r3, #64	; 0x40
 800741a:	6163      	str	r3, [r4, #20]
 800741c:	2300      	movs	r3, #0
 800741e:	9309      	str	r3, [sp, #36]	; 0x24
 8007420:	2320      	movs	r3, #32
 8007422:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007426:	2330      	movs	r3, #48	; 0x30
 8007428:	f04f 0b01 	mov.w	fp, #1
 800742c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007430:	9503      	str	r5, [sp, #12]
 8007432:	4637      	mov	r7, r6
 8007434:	463d      	mov	r5, r7
 8007436:	f815 3b01 	ldrb.w	r3, [r5], #1
 800743a:	b10b      	cbz	r3, 8007440 <_svfiprintf_r+0x58>
 800743c:	2b25      	cmp	r3, #37	; 0x25
 800743e:	d13e      	bne.n	80074be <_svfiprintf_r+0xd6>
 8007440:	ebb7 0a06 	subs.w	sl, r7, r6
 8007444:	d00b      	beq.n	800745e <_svfiprintf_r+0x76>
 8007446:	4653      	mov	r3, sl
 8007448:	4632      	mov	r2, r6
 800744a:	4621      	mov	r1, r4
 800744c:	4640      	mov	r0, r8
 800744e:	f7ff ff71 	bl	8007334 <__ssputs_r>
 8007452:	3001      	adds	r0, #1
 8007454:	f000 80a4 	beq.w	80075a0 <_svfiprintf_r+0x1b8>
 8007458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745a:	4453      	add	r3, sl
 800745c:	9309      	str	r3, [sp, #36]	; 0x24
 800745e:	783b      	ldrb	r3, [r7, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 809d 	beq.w	80075a0 <_svfiprintf_r+0x1b8>
 8007466:	2300      	movs	r3, #0
 8007468:	f04f 32ff 	mov.w	r2, #4294967295
 800746c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007470:	9304      	str	r3, [sp, #16]
 8007472:	9307      	str	r3, [sp, #28]
 8007474:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007478:	931a      	str	r3, [sp, #104]	; 0x68
 800747a:	462f      	mov	r7, r5
 800747c:	2205      	movs	r2, #5
 800747e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007482:	4850      	ldr	r0, [pc, #320]	; (80075c4 <_svfiprintf_r+0x1dc>)
 8007484:	f7ff fa90 	bl	80069a8 <memchr>
 8007488:	9b04      	ldr	r3, [sp, #16]
 800748a:	b9d0      	cbnz	r0, 80074c2 <_svfiprintf_r+0xda>
 800748c:	06d9      	lsls	r1, r3, #27
 800748e:	bf44      	itt	mi
 8007490:	2220      	movmi	r2, #32
 8007492:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007496:	071a      	lsls	r2, r3, #28
 8007498:	bf44      	itt	mi
 800749a:	222b      	movmi	r2, #43	; 0x2b
 800749c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074a0:	782a      	ldrb	r2, [r5, #0]
 80074a2:	2a2a      	cmp	r2, #42	; 0x2a
 80074a4:	d015      	beq.n	80074d2 <_svfiprintf_r+0xea>
 80074a6:	462f      	mov	r7, r5
 80074a8:	2000      	movs	r0, #0
 80074aa:	250a      	movs	r5, #10
 80074ac:	9a07      	ldr	r2, [sp, #28]
 80074ae:	4639      	mov	r1, r7
 80074b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074b4:	3b30      	subs	r3, #48	; 0x30
 80074b6:	2b09      	cmp	r3, #9
 80074b8:	d94d      	bls.n	8007556 <_svfiprintf_r+0x16e>
 80074ba:	b1b8      	cbz	r0, 80074ec <_svfiprintf_r+0x104>
 80074bc:	e00f      	b.n	80074de <_svfiprintf_r+0xf6>
 80074be:	462f      	mov	r7, r5
 80074c0:	e7b8      	b.n	8007434 <_svfiprintf_r+0x4c>
 80074c2:	4a40      	ldr	r2, [pc, #256]	; (80075c4 <_svfiprintf_r+0x1dc>)
 80074c4:	463d      	mov	r5, r7
 80074c6:	1a80      	subs	r0, r0, r2
 80074c8:	fa0b f000 	lsl.w	r0, fp, r0
 80074cc:	4318      	orrs	r0, r3
 80074ce:	9004      	str	r0, [sp, #16]
 80074d0:	e7d3      	b.n	800747a <_svfiprintf_r+0x92>
 80074d2:	9a03      	ldr	r2, [sp, #12]
 80074d4:	1d11      	adds	r1, r2, #4
 80074d6:	6812      	ldr	r2, [r2, #0]
 80074d8:	9103      	str	r1, [sp, #12]
 80074da:	2a00      	cmp	r2, #0
 80074dc:	db01      	blt.n	80074e2 <_svfiprintf_r+0xfa>
 80074de:	9207      	str	r2, [sp, #28]
 80074e0:	e004      	b.n	80074ec <_svfiprintf_r+0x104>
 80074e2:	4252      	negs	r2, r2
 80074e4:	f043 0302 	orr.w	r3, r3, #2
 80074e8:	9207      	str	r2, [sp, #28]
 80074ea:	9304      	str	r3, [sp, #16]
 80074ec:	783b      	ldrb	r3, [r7, #0]
 80074ee:	2b2e      	cmp	r3, #46	; 0x2e
 80074f0:	d10c      	bne.n	800750c <_svfiprintf_r+0x124>
 80074f2:	787b      	ldrb	r3, [r7, #1]
 80074f4:	2b2a      	cmp	r3, #42	; 0x2a
 80074f6:	d133      	bne.n	8007560 <_svfiprintf_r+0x178>
 80074f8:	9b03      	ldr	r3, [sp, #12]
 80074fa:	3702      	adds	r7, #2
 80074fc:	1d1a      	adds	r2, r3, #4
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	9203      	str	r2, [sp, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	bfb8      	it	lt
 8007506:	f04f 33ff 	movlt.w	r3, #4294967295
 800750a:	9305      	str	r3, [sp, #20]
 800750c:	4d2e      	ldr	r5, [pc, #184]	; (80075c8 <_svfiprintf_r+0x1e0>)
 800750e:	2203      	movs	r2, #3
 8007510:	7839      	ldrb	r1, [r7, #0]
 8007512:	4628      	mov	r0, r5
 8007514:	f7ff fa48 	bl	80069a8 <memchr>
 8007518:	b138      	cbz	r0, 800752a <_svfiprintf_r+0x142>
 800751a:	2340      	movs	r3, #64	; 0x40
 800751c:	1b40      	subs	r0, r0, r5
 800751e:	fa03 f000 	lsl.w	r0, r3, r0
 8007522:	9b04      	ldr	r3, [sp, #16]
 8007524:	3701      	adds	r7, #1
 8007526:	4303      	orrs	r3, r0
 8007528:	9304      	str	r3, [sp, #16]
 800752a:	7839      	ldrb	r1, [r7, #0]
 800752c:	2206      	movs	r2, #6
 800752e:	4827      	ldr	r0, [pc, #156]	; (80075cc <_svfiprintf_r+0x1e4>)
 8007530:	1c7e      	adds	r6, r7, #1
 8007532:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007536:	f7ff fa37 	bl	80069a8 <memchr>
 800753a:	2800      	cmp	r0, #0
 800753c:	d038      	beq.n	80075b0 <_svfiprintf_r+0x1c8>
 800753e:	4b24      	ldr	r3, [pc, #144]	; (80075d0 <_svfiprintf_r+0x1e8>)
 8007540:	bb13      	cbnz	r3, 8007588 <_svfiprintf_r+0x1a0>
 8007542:	9b03      	ldr	r3, [sp, #12]
 8007544:	3307      	adds	r3, #7
 8007546:	f023 0307 	bic.w	r3, r3, #7
 800754a:	3308      	adds	r3, #8
 800754c:	9303      	str	r3, [sp, #12]
 800754e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007550:	444b      	add	r3, r9
 8007552:	9309      	str	r3, [sp, #36]	; 0x24
 8007554:	e76d      	b.n	8007432 <_svfiprintf_r+0x4a>
 8007556:	fb05 3202 	mla	r2, r5, r2, r3
 800755a:	2001      	movs	r0, #1
 800755c:	460f      	mov	r7, r1
 800755e:	e7a6      	b.n	80074ae <_svfiprintf_r+0xc6>
 8007560:	2300      	movs	r3, #0
 8007562:	250a      	movs	r5, #10
 8007564:	4619      	mov	r1, r3
 8007566:	3701      	adds	r7, #1
 8007568:	9305      	str	r3, [sp, #20]
 800756a:	4638      	mov	r0, r7
 800756c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007570:	3a30      	subs	r2, #48	; 0x30
 8007572:	2a09      	cmp	r2, #9
 8007574:	d903      	bls.n	800757e <_svfiprintf_r+0x196>
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0c8      	beq.n	800750c <_svfiprintf_r+0x124>
 800757a:	9105      	str	r1, [sp, #20]
 800757c:	e7c6      	b.n	800750c <_svfiprintf_r+0x124>
 800757e:	fb05 2101 	mla	r1, r5, r1, r2
 8007582:	2301      	movs	r3, #1
 8007584:	4607      	mov	r7, r0
 8007586:	e7f0      	b.n	800756a <_svfiprintf_r+0x182>
 8007588:	ab03      	add	r3, sp, #12
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	4622      	mov	r2, r4
 800758e:	4b11      	ldr	r3, [pc, #68]	; (80075d4 <_svfiprintf_r+0x1ec>)
 8007590:	a904      	add	r1, sp, #16
 8007592:	4640      	mov	r0, r8
 8007594:	f7fc fb0a 	bl	8003bac <_printf_float>
 8007598:	f1b0 3fff 	cmp.w	r0, #4294967295
 800759c:	4681      	mov	r9, r0
 800759e:	d1d6      	bne.n	800754e <_svfiprintf_r+0x166>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	065b      	lsls	r3, r3, #25
 80075a4:	f53f af35 	bmi.w	8007412 <_svfiprintf_r+0x2a>
 80075a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075aa:	b01d      	add	sp, #116	; 0x74
 80075ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b0:	ab03      	add	r3, sp, #12
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	4622      	mov	r2, r4
 80075b6:	4b07      	ldr	r3, [pc, #28]	; (80075d4 <_svfiprintf_r+0x1ec>)
 80075b8:	a904      	add	r1, sp, #16
 80075ba:	4640      	mov	r0, r8
 80075bc:	f7fc fda2 	bl	8004104 <_printf_i>
 80075c0:	e7ea      	b.n	8007598 <_svfiprintf_r+0x1b0>
 80075c2:	bf00      	nop
 80075c4:	080080ec 	.word	0x080080ec
 80075c8:	080080f2 	.word	0x080080f2
 80075cc:	080080f6 	.word	0x080080f6
 80075d0:	08003bad 	.word	0x08003bad
 80075d4:	08007335 	.word	0x08007335

080075d8 <__sfputc_r>:
 80075d8:	6893      	ldr	r3, [r2, #8]
 80075da:	b410      	push	{r4}
 80075dc:	3b01      	subs	r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	6093      	str	r3, [r2, #8]
 80075e2:	da07      	bge.n	80075f4 <__sfputc_r+0x1c>
 80075e4:	6994      	ldr	r4, [r2, #24]
 80075e6:	42a3      	cmp	r3, r4
 80075e8:	db01      	blt.n	80075ee <__sfputc_r+0x16>
 80075ea:	290a      	cmp	r1, #10
 80075ec:	d102      	bne.n	80075f4 <__sfputc_r+0x1c>
 80075ee:	bc10      	pop	{r4}
 80075f0:	f000 b996 	b.w	8007920 <__swbuf_r>
 80075f4:	6813      	ldr	r3, [r2, #0]
 80075f6:	1c58      	adds	r0, r3, #1
 80075f8:	6010      	str	r0, [r2, #0]
 80075fa:	7019      	strb	r1, [r3, #0]
 80075fc:	4608      	mov	r0, r1
 80075fe:	bc10      	pop	{r4}
 8007600:	4770      	bx	lr

08007602 <__sfputs_r>:
 8007602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007604:	4606      	mov	r6, r0
 8007606:	460f      	mov	r7, r1
 8007608:	4614      	mov	r4, r2
 800760a:	18d5      	adds	r5, r2, r3
 800760c:	42ac      	cmp	r4, r5
 800760e:	d101      	bne.n	8007614 <__sfputs_r+0x12>
 8007610:	2000      	movs	r0, #0
 8007612:	e007      	b.n	8007624 <__sfputs_r+0x22>
 8007614:	463a      	mov	r2, r7
 8007616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800761a:	4630      	mov	r0, r6
 800761c:	f7ff ffdc 	bl	80075d8 <__sfputc_r>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d1f3      	bne.n	800760c <__sfputs_r+0xa>
 8007624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007628 <_vfiprintf_r>:
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762c:	460c      	mov	r4, r1
 800762e:	b09d      	sub	sp, #116	; 0x74
 8007630:	4617      	mov	r7, r2
 8007632:	461d      	mov	r5, r3
 8007634:	4606      	mov	r6, r0
 8007636:	b118      	cbz	r0, 8007640 <_vfiprintf_r+0x18>
 8007638:	6983      	ldr	r3, [r0, #24]
 800763a:	b90b      	cbnz	r3, 8007640 <_vfiprintf_r+0x18>
 800763c:	f7fe fdd4 	bl	80061e8 <__sinit>
 8007640:	4b7c      	ldr	r3, [pc, #496]	; (8007834 <_vfiprintf_r+0x20c>)
 8007642:	429c      	cmp	r4, r3
 8007644:	d158      	bne.n	80076f8 <_vfiprintf_r+0xd0>
 8007646:	6874      	ldr	r4, [r6, #4]
 8007648:	89a3      	ldrh	r3, [r4, #12]
 800764a:	0718      	lsls	r0, r3, #28
 800764c:	d55e      	bpl.n	800770c <_vfiprintf_r+0xe4>
 800764e:	6923      	ldr	r3, [r4, #16]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d05b      	beq.n	800770c <_vfiprintf_r+0xe4>
 8007654:	2300      	movs	r3, #0
 8007656:	9309      	str	r3, [sp, #36]	; 0x24
 8007658:	2320      	movs	r3, #32
 800765a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800765e:	2330      	movs	r3, #48	; 0x30
 8007660:	f04f 0b01 	mov.w	fp, #1
 8007664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007668:	9503      	str	r5, [sp, #12]
 800766a:	46b8      	mov	r8, r7
 800766c:	4645      	mov	r5, r8
 800766e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007672:	b10b      	cbz	r3, 8007678 <_vfiprintf_r+0x50>
 8007674:	2b25      	cmp	r3, #37	; 0x25
 8007676:	d154      	bne.n	8007722 <_vfiprintf_r+0xfa>
 8007678:	ebb8 0a07 	subs.w	sl, r8, r7
 800767c:	d00b      	beq.n	8007696 <_vfiprintf_r+0x6e>
 800767e:	4653      	mov	r3, sl
 8007680:	463a      	mov	r2, r7
 8007682:	4621      	mov	r1, r4
 8007684:	4630      	mov	r0, r6
 8007686:	f7ff ffbc 	bl	8007602 <__sfputs_r>
 800768a:	3001      	adds	r0, #1
 800768c:	f000 80c2 	beq.w	8007814 <_vfiprintf_r+0x1ec>
 8007690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007692:	4453      	add	r3, sl
 8007694:	9309      	str	r3, [sp, #36]	; 0x24
 8007696:	f898 3000 	ldrb.w	r3, [r8]
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 80ba 	beq.w	8007814 <_vfiprintf_r+0x1ec>
 80076a0:	2300      	movs	r3, #0
 80076a2:	f04f 32ff 	mov.w	r2, #4294967295
 80076a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	9307      	str	r3, [sp, #28]
 80076ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076b2:	931a      	str	r3, [sp, #104]	; 0x68
 80076b4:	46a8      	mov	r8, r5
 80076b6:	2205      	movs	r2, #5
 80076b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80076bc:	485e      	ldr	r0, [pc, #376]	; (8007838 <_vfiprintf_r+0x210>)
 80076be:	f7ff f973 	bl	80069a8 <memchr>
 80076c2:	9b04      	ldr	r3, [sp, #16]
 80076c4:	bb78      	cbnz	r0, 8007726 <_vfiprintf_r+0xfe>
 80076c6:	06d9      	lsls	r1, r3, #27
 80076c8:	bf44      	itt	mi
 80076ca:	2220      	movmi	r2, #32
 80076cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80076d0:	071a      	lsls	r2, r3, #28
 80076d2:	bf44      	itt	mi
 80076d4:	222b      	movmi	r2, #43	; 0x2b
 80076d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80076da:	782a      	ldrb	r2, [r5, #0]
 80076dc:	2a2a      	cmp	r2, #42	; 0x2a
 80076de:	d02a      	beq.n	8007736 <_vfiprintf_r+0x10e>
 80076e0:	46a8      	mov	r8, r5
 80076e2:	2000      	movs	r0, #0
 80076e4:	250a      	movs	r5, #10
 80076e6:	9a07      	ldr	r2, [sp, #28]
 80076e8:	4641      	mov	r1, r8
 80076ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076ee:	3b30      	subs	r3, #48	; 0x30
 80076f0:	2b09      	cmp	r3, #9
 80076f2:	d969      	bls.n	80077c8 <_vfiprintf_r+0x1a0>
 80076f4:	b360      	cbz	r0, 8007750 <_vfiprintf_r+0x128>
 80076f6:	e024      	b.n	8007742 <_vfiprintf_r+0x11a>
 80076f8:	4b50      	ldr	r3, [pc, #320]	; (800783c <_vfiprintf_r+0x214>)
 80076fa:	429c      	cmp	r4, r3
 80076fc:	d101      	bne.n	8007702 <_vfiprintf_r+0xda>
 80076fe:	68b4      	ldr	r4, [r6, #8]
 8007700:	e7a2      	b.n	8007648 <_vfiprintf_r+0x20>
 8007702:	4b4f      	ldr	r3, [pc, #316]	; (8007840 <_vfiprintf_r+0x218>)
 8007704:	429c      	cmp	r4, r3
 8007706:	bf08      	it	eq
 8007708:	68f4      	ldreq	r4, [r6, #12]
 800770a:	e79d      	b.n	8007648 <_vfiprintf_r+0x20>
 800770c:	4621      	mov	r1, r4
 800770e:	4630      	mov	r0, r6
 8007710:	f000 f978 	bl	8007a04 <__swsetup_r>
 8007714:	2800      	cmp	r0, #0
 8007716:	d09d      	beq.n	8007654 <_vfiprintf_r+0x2c>
 8007718:	f04f 30ff 	mov.w	r0, #4294967295
 800771c:	b01d      	add	sp, #116	; 0x74
 800771e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007722:	46a8      	mov	r8, r5
 8007724:	e7a2      	b.n	800766c <_vfiprintf_r+0x44>
 8007726:	4a44      	ldr	r2, [pc, #272]	; (8007838 <_vfiprintf_r+0x210>)
 8007728:	4645      	mov	r5, r8
 800772a:	1a80      	subs	r0, r0, r2
 800772c:	fa0b f000 	lsl.w	r0, fp, r0
 8007730:	4318      	orrs	r0, r3
 8007732:	9004      	str	r0, [sp, #16]
 8007734:	e7be      	b.n	80076b4 <_vfiprintf_r+0x8c>
 8007736:	9a03      	ldr	r2, [sp, #12]
 8007738:	1d11      	adds	r1, r2, #4
 800773a:	6812      	ldr	r2, [r2, #0]
 800773c:	9103      	str	r1, [sp, #12]
 800773e:	2a00      	cmp	r2, #0
 8007740:	db01      	blt.n	8007746 <_vfiprintf_r+0x11e>
 8007742:	9207      	str	r2, [sp, #28]
 8007744:	e004      	b.n	8007750 <_vfiprintf_r+0x128>
 8007746:	4252      	negs	r2, r2
 8007748:	f043 0302 	orr.w	r3, r3, #2
 800774c:	9207      	str	r2, [sp, #28]
 800774e:	9304      	str	r3, [sp, #16]
 8007750:	f898 3000 	ldrb.w	r3, [r8]
 8007754:	2b2e      	cmp	r3, #46	; 0x2e
 8007756:	d10e      	bne.n	8007776 <_vfiprintf_r+0x14e>
 8007758:	f898 3001 	ldrb.w	r3, [r8, #1]
 800775c:	2b2a      	cmp	r3, #42	; 0x2a
 800775e:	d138      	bne.n	80077d2 <_vfiprintf_r+0x1aa>
 8007760:	9b03      	ldr	r3, [sp, #12]
 8007762:	f108 0802 	add.w	r8, r8, #2
 8007766:	1d1a      	adds	r2, r3, #4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	9203      	str	r2, [sp, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	bfb8      	it	lt
 8007770:	f04f 33ff 	movlt.w	r3, #4294967295
 8007774:	9305      	str	r3, [sp, #20]
 8007776:	4d33      	ldr	r5, [pc, #204]	; (8007844 <_vfiprintf_r+0x21c>)
 8007778:	2203      	movs	r2, #3
 800777a:	f898 1000 	ldrb.w	r1, [r8]
 800777e:	4628      	mov	r0, r5
 8007780:	f7ff f912 	bl	80069a8 <memchr>
 8007784:	b140      	cbz	r0, 8007798 <_vfiprintf_r+0x170>
 8007786:	2340      	movs	r3, #64	; 0x40
 8007788:	1b40      	subs	r0, r0, r5
 800778a:	fa03 f000 	lsl.w	r0, r3, r0
 800778e:	9b04      	ldr	r3, [sp, #16]
 8007790:	f108 0801 	add.w	r8, r8, #1
 8007794:	4303      	orrs	r3, r0
 8007796:	9304      	str	r3, [sp, #16]
 8007798:	f898 1000 	ldrb.w	r1, [r8]
 800779c:	2206      	movs	r2, #6
 800779e:	482a      	ldr	r0, [pc, #168]	; (8007848 <_vfiprintf_r+0x220>)
 80077a0:	f108 0701 	add.w	r7, r8, #1
 80077a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077a8:	f7ff f8fe 	bl	80069a8 <memchr>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d037      	beq.n	8007820 <_vfiprintf_r+0x1f8>
 80077b0:	4b26      	ldr	r3, [pc, #152]	; (800784c <_vfiprintf_r+0x224>)
 80077b2:	bb1b      	cbnz	r3, 80077fc <_vfiprintf_r+0x1d4>
 80077b4:	9b03      	ldr	r3, [sp, #12]
 80077b6:	3307      	adds	r3, #7
 80077b8:	f023 0307 	bic.w	r3, r3, #7
 80077bc:	3308      	adds	r3, #8
 80077be:	9303      	str	r3, [sp, #12]
 80077c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c2:	444b      	add	r3, r9
 80077c4:	9309      	str	r3, [sp, #36]	; 0x24
 80077c6:	e750      	b.n	800766a <_vfiprintf_r+0x42>
 80077c8:	fb05 3202 	mla	r2, r5, r2, r3
 80077cc:	2001      	movs	r0, #1
 80077ce:	4688      	mov	r8, r1
 80077d0:	e78a      	b.n	80076e8 <_vfiprintf_r+0xc0>
 80077d2:	2300      	movs	r3, #0
 80077d4:	250a      	movs	r5, #10
 80077d6:	4619      	mov	r1, r3
 80077d8:	f108 0801 	add.w	r8, r8, #1
 80077dc:	9305      	str	r3, [sp, #20]
 80077de:	4640      	mov	r0, r8
 80077e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e4:	3a30      	subs	r2, #48	; 0x30
 80077e6:	2a09      	cmp	r2, #9
 80077e8:	d903      	bls.n	80077f2 <_vfiprintf_r+0x1ca>
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d0c3      	beq.n	8007776 <_vfiprintf_r+0x14e>
 80077ee:	9105      	str	r1, [sp, #20]
 80077f0:	e7c1      	b.n	8007776 <_vfiprintf_r+0x14e>
 80077f2:	fb05 2101 	mla	r1, r5, r1, r2
 80077f6:	2301      	movs	r3, #1
 80077f8:	4680      	mov	r8, r0
 80077fa:	e7f0      	b.n	80077de <_vfiprintf_r+0x1b6>
 80077fc:	ab03      	add	r3, sp, #12
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	4622      	mov	r2, r4
 8007802:	4b13      	ldr	r3, [pc, #76]	; (8007850 <_vfiprintf_r+0x228>)
 8007804:	a904      	add	r1, sp, #16
 8007806:	4630      	mov	r0, r6
 8007808:	f7fc f9d0 	bl	8003bac <_printf_float>
 800780c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007810:	4681      	mov	r9, r0
 8007812:	d1d5      	bne.n	80077c0 <_vfiprintf_r+0x198>
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	065b      	lsls	r3, r3, #25
 8007818:	f53f af7e 	bmi.w	8007718 <_vfiprintf_r+0xf0>
 800781c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800781e:	e77d      	b.n	800771c <_vfiprintf_r+0xf4>
 8007820:	ab03      	add	r3, sp, #12
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	4622      	mov	r2, r4
 8007826:	4b0a      	ldr	r3, [pc, #40]	; (8007850 <_vfiprintf_r+0x228>)
 8007828:	a904      	add	r1, sp, #16
 800782a:	4630      	mov	r0, r6
 800782c:	f7fc fc6a 	bl	8004104 <_printf_i>
 8007830:	e7ec      	b.n	800780c <_vfiprintf_r+0x1e4>
 8007832:	bf00      	nop
 8007834:	08007fa0 	.word	0x08007fa0
 8007838:	080080ec 	.word	0x080080ec
 800783c:	08007fc0 	.word	0x08007fc0
 8007840:	08007f80 	.word	0x08007f80
 8007844:	080080f2 	.word	0x080080f2
 8007848:	080080f6 	.word	0x080080f6
 800784c:	08003bad 	.word	0x08003bad
 8007850:	08007603 	.word	0x08007603

08007854 <_sbrk_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	2300      	movs	r3, #0
 8007858:	4c05      	ldr	r4, [pc, #20]	; (8007870 <_sbrk_r+0x1c>)
 800785a:	4605      	mov	r5, r0
 800785c:	4608      	mov	r0, r1
 800785e:	6023      	str	r3, [r4, #0]
 8007860:	f7f9 fdce 	bl	8001400 <_sbrk>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d102      	bne.n	800786e <_sbrk_r+0x1a>
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	b103      	cbz	r3, 800786e <_sbrk_r+0x1a>
 800786c:	602b      	str	r3, [r5, #0]
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	20000278 	.word	0x20000278

08007874 <__sread>:
 8007874:	b510      	push	{r4, lr}
 8007876:	460c      	mov	r4, r1
 8007878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787c:	f000 faa8 	bl	8007dd0 <_read_r>
 8007880:	2800      	cmp	r0, #0
 8007882:	bfab      	itete	ge
 8007884:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007886:	89a3      	ldrhlt	r3, [r4, #12]
 8007888:	181b      	addge	r3, r3, r0
 800788a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800788e:	bfac      	ite	ge
 8007890:	6563      	strge	r3, [r4, #84]	; 0x54
 8007892:	81a3      	strhlt	r3, [r4, #12]
 8007894:	bd10      	pop	{r4, pc}

08007896 <__swrite>:
 8007896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800789a:	461f      	mov	r7, r3
 800789c:	898b      	ldrh	r3, [r1, #12]
 800789e:	4605      	mov	r5, r0
 80078a0:	05db      	lsls	r3, r3, #23
 80078a2:	460c      	mov	r4, r1
 80078a4:	4616      	mov	r6, r2
 80078a6:	d505      	bpl.n	80078b4 <__swrite+0x1e>
 80078a8:	2302      	movs	r3, #2
 80078aa:	2200      	movs	r2, #0
 80078ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b0:	f000 f9d6 	bl	8007c60 <_lseek_r>
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	4632      	mov	r2, r6
 80078b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078bc:	81a3      	strh	r3, [r4, #12]
 80078be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078c2:	463b      	mov	r3, r7
 80078c4:	4628      	mov	r0, r5
 80078c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078ca:	f000 b889 	b.w	80079e0 <_write_r>

080078ce <__sseek>:
 80078ce:	b510      	push	{r4, lr}
 80078d0:	460c      	mov	r4, r1
 80078d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d6:	f000 f9c3 	bl	8007c60 <_lseek_r>
 80078da:	1c43      	adds	r3, r0, #1
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	bf15      	itete	ne
 80078e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80078e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80078e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80078ea:	81a3      	strheq	r3, [r4, #12]
 80078ec:	bf18      	it	ne
 80078ee:	81a3      	strhne	r3, [r4, #12]
 80078f0:	bd10      	pop	{r4, pc}

080078f2 <__sclose>:
 80078f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f6:	f000 b8f3 	b.w	8007ae0 <_close_r>

080078fa <strncmp>:
 80078fa:	b510      	push	{r4, lr}
 80078fc:	b16a      	cbz	r2, 800791a <strncmp+0x20>
 80078fe:	3901      	subs	r1, #1
 8007900:	1884      	adds	r4, r0, r2
 8007902:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007906:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800790a:	4293      	cmp	r3, r2
 800790c:	d103      	bne.n	8007916 <strncmp+0x1c>
 800790e:	42a0      	cmp	r0, r4
 8007910:	d001      	beq.n	8007916 <strncmp+0x1c>
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1f5      	bne.n	8007902 <strncmp+0x8>
 8007916:	1a98      	subs	r0, r3, r2
 8007918:	bd10      	pop	{r4, pc}
 800791a:	4610      	mov	r0, r2
 800791c:	e7fc      	b.n	8007918 <strncmp+0x1e>
	...

08007920 <__swbuf_r>:
 8007920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007922:	460e      	mov	r6, r1
 8007924:	4614      	mov	r4, r2
 8007926:	4605      	mov	r5, r0
 8007928:	b118      	cbz	r0, 8007932 <__swbuf_r+0x12>
 800792a:	6983      	ldr	r3, [r0, #24]
 800792c:	b90b      	cbnz	r3, 8007932 <__swbuf_r+0x12>
 800792e:	f7fe fc5b 	bl	80061e8 <__sinit>
 8007932:	4b21      	ldr	r3, [pc, #132]	; (80079b8 <__swbuf_r+0x98>)
 8007934:	429c      	cmp	r4, r3
 8007936:	d12a      	bne.n	800798e <__swbuf_r+0x6e>
 8007938:	686c      	ldr	r4, [r5, #4]
 800793a:	69a3      	ldr	r3, [r4, #24]
 800793c:	60a3      	str	r3, [r4, #8]
 800793e:	89a3      	ldrh	r3, [r4, #12]
 8007940:	071a      	lsls	r2, r3, #28
 8007942:	d52e      	bpl.n	80079a2 <__swbuf_r+0x82>
 8007944:	6923      	ldr	r3, [r4, #16]
 8007946:	b363      	cbz	r3, 80079a2 <__swbuf_r+0x82>
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	6820      	ldr	r0, [r4, #0]
 800794c:	b2f6      	uxtb	r6, r6
 800794e:	1ac0      	subs	r0, r0, r3
 8007950:	6963      	ldr	r3, [r4, #20]
 8007952:	4637      	mov	r7, r6
 8007954:	4283      	cmp	r3, r0
 8007956:	dc04      	bgt.n	8007962 <__swbuf_r+0x42>
 8007958:	4621      	mov	r1, r4
 800795a:	4628      	mov	r0, r5
 800795c:	f000 f956 	bl	8007c0c <_fflush_r>
 8007960:	bb28      	cbnz	r0, 80079ae <__swbuf_r+0x8e>
 8007962:	68a3      	ldr	r3, [r4, #8]
 8007964:	3001      	adds	r0, #1
 8007966:	3b01      	subs	r3, #1
 8007968:	60a3      	str	r3, [r4, #8]
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	1c5a      	adds	r2, r3, #1
 800796e:	6022      	str	r2, [r4, #0]
 8007970:	701e      	strb	r6, [r3, #0]
 8007972:	6963      	ldr	r3, [r4, #20]
 8007974:	4283      	cmp	r3, r0
 8007976:	d004      	beq.n	8007982 <__swbuf_r+0x62>
 8007978:	89a3      	ldrh	r3, [r4, #12]
 800797a:	07db      	lsls	r3, r3, #31
 800797c:	d519      	bpl.n	80079b2 <__swbuf_r+0x92>
 800797e:	2e0a      	cmp	r6, #10
 8007980:	d117      	bne.n	80079b2 <__swbuf_r+0x92>
 8007982:	4621      	mov	r1, r4
 8007984:	4628      	mov	r0, r5
 8007986:	f000 f941 	bl	8007c0c <_fflush_r>
 800798a:	b190      	cbz	r0, 80079b2 <__swbuf_r+0x92>
 800798c:	e00f      	b.n	80079ae <__swbuf_r+0x8e>
 800798e:	4b0b      	ldr	r3, [pc, #44]	; (80079bc <__swbuf_r+0x9c>)
 8007990:	429c      	cmp	r4, r3
 8007992:	d101      	bne.n	8007998 <__swbuf_r+0x78>
 8007994:	68ac      	ldr	r4, [r5, #8]
 8007996:	e7d0      	b.n	800793a <__swbuf_r+0x1a>
 8007998:	4b09      	ldr	r3, [pc, #36]	; (80079c0 <__swbuf_r+0xa0>)
 800799a:	429c      	cmp	r4, r3
 800799c:	bf08      	it	eq
 800799e:	68ec      	ldreq	r4, [r5, #12]
 80079a0:	e7cb      	b.n	800793a <__swbuf_r+0x1a>
 80079a2:	4621      	mov	r1, r4
 80079a4:	4628      	mov	r0, r5
 80079a6:	f000 f82d 	bl	8007a04 <__swsetup_r>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	d0cc      	beq.n	8007948 <__swbuf_r+0x28>
 80079ae:	f04f 37ff 	mov.w	r7, #4294967295
 80079b2:	4638      	mov	r0, r7
 80079b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079b6:	bf00      	nop
 80079b8:	08007fa0 	.word	0x08007fa0
 80079bc:	08007fc0 	.word	0x08007fc0
 80079c0:	08007f80 	.word	0x08007f80

080079c4 <__ascii_wctomb>:
 80079c4:	b149      	cbz	r1, 80079da <__ascii_wctomb+0x16>
 80079c6:	2aff      	cmp	r2, #255	; 0xff
 80079c8:	bf8b      	itete	hi
 80079ca:	238a      	movhi	r3, #138	; 0x8a
 80079cc:	700a      	strbls	r2, [r1, #0]
 80079ce:	6003      	strhi	r3, [r0, #0]
 80079d0:	2001      	movls	r0, #1
 80079d2:	bf88      	it	hi
 80079d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80079d8:	4770      	bx	lr
 80079da:	4608      	mov	r0, r1
 80079dc:	4770      	bx	lr
	...

080079e0 <_write_r>:
 80079e0:	b538      	push	{r3, r4, r5, lr}
 80079e2:	4605      	mov	r5, r0
 80079e4:	4608      	mov	r0, r1
 80079e6:	4611      	mov	r1, r2
 80079e8:	2200      	movs	r2, #0
 80079ea:	4c05      	ldr	r4, [pc, #20]	; (8007a00 <_write_r+0x20>)
 80079ec:	6022      	str	r2, [r4, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	f7f9 fce9 	bl	80013c6 <_write>
 80079f4:	1c43      	adds	r3, r0, #1
 80079f6:	d102      	bne.n	80079fe <_write_r+0x1e>
 80079f8:	6823      	ldr	r3, [r4, #0]
 80079fa:	b103      	cbz	r3, 80079fe <_write_r+0x1e>
 80079fc:	602b      	str	r3, [r5, #0]
 80079fe:	bd38      	pop	{r3, r4, r5, pc}
 8007a00:	20000278 	.word	0x20000278

08007a04 <__swsetup_r>:
 8007a04:	4b32      	ldr	r3, [pc, #200]	; (8007ad0 <__swsetup_r+0xcc>)
 8007a06:	b570      	push	{r4, r5, r6, lr}
 8007a08:	681d      	ldr	r5, [r3, #0]
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	b125      	cbz	r5, 8007a1a <__swsetup_r+0x16>
 8007a10:	69ab      	ldr	r3, [r5, #24]
 8007a12:	b913      	cbnz	r3, 8007a1a <__swsetup_r+0x16>
 8007a14:	4628      	mov	r0, r5
 8007a16:	f7fe fbe7 	bl	80061e8 <__sinit>
 8007a1a:	4b2e      	ldr	r3, [pc, #184]	; (8007ad4 <__swsetup_r+0xd0>)
 8007a1c:	429c      	cmp	r4, r3
 8007a1e:	d10f      	bne.n	8007a40 <__swsetup_r+0x3c>
 8007a20:	686c      	ldr	r4, [r5, #4]
 8007a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	0715      	lsls	r5, r2, #28
 8007a2a:	d42c      	bmi.n	8007a86 <__swsetup_r+0x82>
 8007a2c:	06d0      	lsls	r0, r2, #27
 8007a2e:	d411      	bmi.n	8007a54 <__swsetup_r+0x50>
 8007a30:	2209      	movs	r2, #9
 8007a32:	6032      	str	r2, [r6, #0]
 8007a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a3e:	e03e      	b.n	8007abe <__swsetup_r+0xba>
 8007a40:	4b25      	ldr	r3, [pc, #148]	; (8007ad8 <__swsetup_r+0xd4>)
 8007a42:	429c      	cmp	r4, r3
 8007a44:	d101      	bne.n	8007a4a <__swsetup_r+0x46>
 8007a46:	68ac      	ldr	r4, [r5, #8]
 8007a48:	e7eb      	b.n	8007a22 <__swsetup_r+0x1e>
 8007a4a:	4b24      	ldr	r3, [pc, #144]	; (8007adc <__swsetup_r+0xd8>)
 8007a4c:	429c      	cmp	r4, r3
 8007a4e:	bf08      	it	eq
 8007a50:	68ec      	ldreq	r4, [r5, #12]
 8007a52:	e7e6      	b.n	8007a22 <__swsetup_r+0x1e>
 8007a54:	0751      	lsls	r1, r2, #29
 8007a56:	d512      	bpl.n	8007a7e <__swsetup_r+0x7a>
 8007a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a5a:	b141      	cbz	r1, 8007a6e <__swsetup_r+0x6a>
 8007a5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a60:	4299      	cmp	r1, r3
 8007a62:	d002      	beq.n	8007a6a <__swsetup_r+0x66>
 8007a64:	4630      	mov	r0, r6
 8007a66:	f7ff fbbf 	bl	80071e8 <_free_r>
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	6363      	str	r3, [r4, #52]	; 0x34
 8007a6e:	89a3      	ldrh	r3, [r4, #12]
 8007a70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a74:	81a3      	strh	r3, [r4, #12]
 8007a76:	2300      	movs	r3, #0
 8007a78:	6063      	str	r3, [r4, #4]
 8007a7a:	6923      	ldr	r3, [r4, #16]
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	89a3      	ldrh	r3, [r4, #12]
 8007a80:	f043 0308 	orr.w	r3, r3, #8
 8007a84:	81a3      	strh	r3, [r4, #12]
 8007a86:	6923      	ldr	r3, [r4, #16]
 8007a88:	b94b      	cbnz	r3, 8007a9e <__swsetup_r+0x9a>
 8007a8a:	89a3      	ldrh	r3, [r4, #12]
 8007a8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a94:	d003      	beq.n	8007a9e <__swsetup_r+0x9a>
 8007a96:	4621      	mov	r1, r4
 8007a98:	4630      	mov	r0, r6
 8007a9a:	f000 f917 	bl	8007ccc <__smakebuf_r>
 8007a9e:	89a2      	ldrh	r2, [r4, #12]
 8007aa0:	f012 0301 	ands.w	r3, r2, #1
 8007aa4:	d00c      	beq.n	8007ac0 <__swsetup_r+0xbc>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60a3      	str	r3, [r4, #8]
 8007aaa:	6963      	ldr	r3, [r4, #20]
 8007aac:	425b      	negs	r3, r3
 8007aae:	61a3      	str	r3, [r4, #24]
 8007ab0:	6923      	ldr	r3, [r4, #16]
 8007ab2:	b953      	cbnz	r3, 8007aca <__swsetup_r+0xc6>
 8007ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007abc:	d1ba      	bne.n	8007a34 <__swsetup_r+0x30>
 8007abe:	bd70      	pop	{r4, r5, r6, pc}
 8007ac0:	0792      	lsls	r2, r2, #30
 8007ac2:	bf58      	it	pl
 8007ac4:	6963      	ldrpl	r3, [r4, #20]
 8007ac6:	60a3      	str	r3, [r4, #8]
 8007ac8:	e7f2      	b.n	8007ab0 <__swsetup_r+0xac>
 8007aca:	2000      	movs	r0, #0
 8007acc:	e7f7      	b.n	8007abe <__swsetup_r+0xba>
 8007ace:	bf00      	nop
 8007ad0:	2000000c 	.word	0x2000000c
 8007ad4:	08007fa0 	.word	0x08007fa0
 8007ad8:	08007fc0 	.word	0x08007fc0
 8007adc:	08007f80 	.word	0x08007f80

08007ae0 <_close_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	4c05      	ldr	r4, [pc, #20]	; (8007afc <_close_r+0x1c>)
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	6023      	str	r3, [r4, #0]
 8007aec:	f7f9 fcb4 	bl	8001458 <_close>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_close_r+0x1a>
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_close_r+0x1a>
 8007af8:	602b      	str	r3, [r5, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	20000278 	.word	0x20000278

08007b00 <__sflush_r>:
 8007b00:	898a      	ldrh	r2, [r1, #12]
 8007b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b06:	4605      	mov	r5, r0
 8007b08:	0710      	lsls	r0, r2, #28
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	d458      	bmi.n	8007bc0 <__sflush_r+0xc0>
 8007b0e:	684b      	ldr	r3, [r1, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	dc05      	bgt.n	8007b20 <__sflush_r+0x20>
 8007b14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	dc02      	bgt.n	8007b20 <__sflush_r+0x20>
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b22:	2e00      	cmp	r6, #0
 8007b24:	d0f9      	beq.n	8007b1a <__sflush_r+0x1a>
 8007b26:	2300      	movs	r3, #0
 8007b28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b2c:	682f      	ldr	r7, [r5, #0]
 8007b2e:	6a21      	ldr	r1, [r4, #32]
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	d032      	beq.n	8007b9a <__sflush_r+0x9a>
 8007b34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	075a      	lsls	r2, r3, #29
 8007b3a:	d505      	bpl.n	8007b48 <__sflush_r+0x48>
 8007b3c:	6863      	ldr	r3, [r4, #4]
 8007b3e:	1ac0      	subs	r0, r0, r3
 8007b40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b42:	b10b      	cbz	r3, 8007b48 <__sflush_r+0x48>
 8007b44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b46:	1ac0      	subs	r0, r0, r3
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b4e:	6a21      	ldr	r1, [r4, #32]
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b0      	blx	r6
 8007b54:	1c43      	adds	r3, r0, #1
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	d106      	bne.n	8007b68 <__sflush_r+0x68>
 8007b5a:	6829      	ldr	r1, [r5, #0]
 8007b5c:	291d      	cmp	r1, #29
 8007b5e:	d848      	bhi.n	8007bf2 <__sflush_r+0xf2>
 8007b60:	4a29      	ldr	r2, [pc, #164]	; (8007c08 <__sflush_r+0x108>)
 8007b62:	40ca      	lsrs	r2, r1
 8007b64:	07d6      	lsls	r6, r2, #31
 8007b66:	d544      	bpl.n	8007bf2 <__sflush_r+0xf2>
 8007b68:	2200      	movs	r2, #0
 8007b6a:	6062      	str	r2, [r4, #4]
 8007b6c:	6922      	ldr	r2, [r4, #16]
 8007b6e:	04d9      	lsls	r1, r3, #19
 8007b70:	6022      	str	r2, [r4, #0]
 8007b72:	d504      	bpl.n	8007b7e <__sflush_r+0x7e>
 8007b74:	1c42      	adds	r2, r0, #1
 8007b76:	d101      	bne.n	8007b7c <__sflush_r+0x7c>
 8007b78:	682b      	ldr	r3, [r5, #0]
 8007b7a:	b903      	cbnz	r3, 8007b7e <__sflush_r+0x7e>
 8007b7c:	6560      	str	r0, [r4, #84]	; 0x54
 8007b7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b80:	602f      	str	r7, [r5, #0]
 8007b82:	2900      	cmp	r1, #0
 8007b84:	d0c9      	beq.n	8007b1a <__sflush_r+0x1a>
 8007b86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b8a:	4299      	cmp	r1, r3
 8007b8c:	d002      	beq.n	8007b94 <__sflush_r+0x94>
 8007b8e:	4628      	mov	r0, r5
 8007b90:	f7ff fb2a 	bl	80071e8 <_free_r>
 8007b94:	2000      	movs	r0, #0
 8007b96:	6360      	str	r0, [r4, #52]	; 0x34
 8007b98:	e7c0      	b.n	8007b1c <__sflush_r+0x1c>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b0      	blx	r6
 8007ba0:	1c41      	adds	r1, r0, #1
 8007ba2:	d1c8      	bne.n	8007b36 <__sflush_r+0x36>
 8007ba4:	682b      	ldr	r3, [r5, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d0c5      	beq.n	8007b36 <__sflush_r+0x36>
 8007baa:	2b1d      	cmp	r3, #29
 8007bac:	d001      	beq.n	8007bb2 <__sflush_r+0xb2>
 8007bae:	2b16      	cmp	r3, #22
 8007bb0:	d101      	bne.n	8007bb6 <__sflush_r+0xb6>
 8007bb2:	602f      	str	r7, [r5, #0]
 8007bb4:	e7b1      	b.n	8007b1a <__sflush_r+0x1a>
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bbc:	81a3      	strh	r3, [r4, #12]
 8007bbe:	e7ad      	b.n	8007b1c <__sflush_r+0x1c>
 8007bc0:	690f      	ldr	r7, [r1, #16]
 8007bc2:	2f00      	cmp	r7, #0
 8007bc4:	d0a9      	beq.n	8007b1a <__sflush_r+0x1a>
 8007bc6:	0793      	lsls	r3, r2, #30
 8007bc8:	bf18      	it	ne
 8007bca:	2300      	movne	r3, #0
 8007bcc:	680e      	ldr	r6, [r1, #0]
 8007bce:	bf08      	it	eq
 8007bd0:	694b      	ldreq	r3, [r1, #20]
 8007bd2:	eba6 0807 	sub.w	r8, r6, r7
 8007bd6:	600f      	str	r7, [r1, #0]
 8007bd8:	608b      	str	r3, [r1, #8]
 8007bda:	f1b8 0f00 	cmp.w	r8, #0
 8007bde:	dd9c      	ble.n	8007b1a <__sflush_r+0x1a>
 8007be0:	4643      	mov	r3, r8
 8007be2:	463a      	mov	r2, r7
 8007be4:	6a21      	ldr	r1, [r4, #32]
 8007be6:	4628      	mov	r0, r5
 8007be8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007bea:	47b0      	blx	r6
 8007bec:	2800      	cmp	r0, #0
 8007bee:	dc06      	bgt.n	8007bfe <__sflush_r+0xfe>
 8007bf0:	89a3      	ldrh	r3, [r4, #12]
 8007bf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfc:	e78e      	b.n	8007b1c <__sflush_r+0x1c>
 8007bfe:	4407      	add	r7, r0
 8007c00:	eba8 0800 	sub.w	r8, r8, r0
 8007c04:	e7e9      	b.n	8007bda <__sflush_r+0xda>
 8007c06:	bf00      	nop
 8007c08:	20400001 	.word	0x20400001

08007c0c <_fflush_r>:
 8007c0c:	b538      	push	{r3, r4, r5, lr}
 8007c0e:	690b      	ldr	r3, [r1, #16]
 8007c10:	4605      	mov	r5, r0
 8007c12:	460c      	mov	r4, r1
 8007c14:	b1db      	cbz	r3, 8007c4e <_fflush_r+0x42>
 8007c16:	b118      	cbz	r0, 8007c20 <_fflush_r+0x14>
 8007c18:	6983      	ldr	r3, [r0, #24]
 8007c1a:	b90b      	cbnz	r3, 8007c20 <_fflush_r+0x14>
 8007c1c:	f7fe fae4 	bl	80061e8 <__sinit>
 8007c20:	4b0c      	ldr	r3, [pc, #48]	; (8007c54 <_fflush_r+0x48>)
 8007c22:	429c      	cmp	r4, r3
 8007c24:	d109      	bne.n	8007c3a <_fflush_r+0x2e>
 8007c26:	686c      	ldr	r4, [r5, #4]
 8007c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c2c:	b17b      	cbz	r3, 8007c4e <_fflush_r+0x42>
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4628      	mov	r0, r5
 8007c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c36:	f7ff bf63 	b.w	8007b00 <__sflush_r>
 8007c3a:	4b07      	ldr	r3, [pc, #28]	; (8007c58 <_fflush_r+0x4c>)
 8007c3c:	429c      	cmp	r4, r3
 8007c3e:	d101      	bne.n	8007c44 <_fflush_r+0x38>
 8007c40:	68ac      	ldr	r4, [r5, #8]
 8007c42:	e7f1      	b.n	8007c28 <_fflush_r+0x1c>
 8007c44:	4b05      	ldr	r3, [pc, #20]	; (8007c5c <_fflush_r+0x50>)
 8007c46:	429c      	cmp	r4, r3
 8007c48:	bf08      	it	eq
 8007c4a:	68ec      	ldreq	r4, [r5, #12]
 8007c4c:	e7ec      	b.n	8007c28 <_fflush_r+0x1c>
 8007c4e:	2000      	movs	r0, #0
 8007c50:	bd38      	pop	{r3, r4, r5, pc}
 8007c52:	bf00      	nop
 8007c54:	08007fa0 	.word	0x08007fa0
 8007c58:	08007fc0 	.word	0x08007fc0
 8007c5c:	08007f80 	.word	0x08007f80

08007c60 <_lseek_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4605      	mov	r5, r0
 8007c64:	4608      	mov	r0, r1
 8007c66:	4611      	mov	r1, r2
 8007c68:	2200      	movs	r2, #0
 8007c6a:	4c05      	ldr	r4, [pc, #20]	; (8007c80 <_lseek_r+0x20>)
 8007c6c:	6022      	str	r2, [r4, #0]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	f7f9 fc16 	bl	80014a0 <_lseek>
 8007c74:	1c43      	adds	r3, r0, #1
 8007c76:	d102      	bne.n	8007c7e <_lseek_r+0x1e>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	b103      	cbz	r3, 8007c7e <_lseek_r+0x1e>
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	bd38      	pop	{r3, r4, r5, pc}
 8007c80:	20000278 	.word	0x20000278

08007c84 <__swhatbuf_r>:
 8007c84:	b570      	push	{r4, r5, r6, lr}
 8007c86:	460e      	mov	r6, r1
 8007c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c8c:	b096      	sub	sp, #88	; 0x58
 8007c8e:	2900      	cmp	r1, #0
 8007c90:	4614      	mov	r4, r2
 8007c92:	461d      	mov	r5, r3
 8007c94:	da07      	bge.n	8007ca6 <__swhatbuf_r+0x22>
 8007c96:	2300      	movs	r3, #0
 8007c98:	602b      	str	r3, [r5, #0]
 8007c9a:	89b3      	ldrh	r3, [r6, #12]
 8007c9c:	061a      	lsls	r2, r3, #24
 8007c9e:	d410      	bmi.n	8007cc2 <__swhatbuf_r+0x3e>
 8007ca0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ca4:	e00e      	b.n	8007cc4 <__swhatbuf_r+0x40>
 8007ca6:	466a      	mov	r2, sp
 8007ca8:	f000 f8a4 	bl	8007df4 <_fstat_r>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	dbf2      	blt.n	8007c96 <__swhatbuf_r+0x12>
 8007cb0:	9a01      	ldr	r2, [sp, #4]
 8007cb2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007cb6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007cba:	425a      	negs	r2, r3
 8007cbc:	415a      	adcs	r2, r3
 8007cbe:	602a      	str	r2, [r5, #0]
 8007cc0:	e7ee      	b.n	8007ca0 <__swhatbuf_r+0x1c>
 8007cc2:	2340      	movs	r3, #64	; 0x40
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	6023      	str	r3, [r4, #0]
 8007cc8:	b016      	add	sp, #88	; 0x58
 8007cca:	bd70      	pop	{r4, r5, r6, pc}

08007ccc <__smakebuf_r>:
 8007ccc:	898b      	ldrh	r3, [r1, #12]
 8007cce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007cd0:	079d      	lsls	r5, r3, #30
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	d507      	bpl.n	8007ce8 <__smakebuf_r+0x1c>
 8007cd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007cdc:	6023      	str	r3, [r4, #0]
 8007cde:	6123      	str	r3, [r4, #16]
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	6163      	str	r3, [r4, #20]
 8007ce4:	b002      	add	sp, #8
 8007ce6:	bd70      	pop	{r4, r5, r6, pc}
 8007ce8:	ab01      	add	r3, sp, #4
 8007cea:	466a      	mov	r2, sp
 8007cec:	f7ff ffca 	bl	8007c84 <__swhatbuf_r>
 8007cf0:	9900      	ldr	r1, [sp, #0]
 8007cf2:	4605      	mov	r5, r0
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f7ff fac3 	bl	8007280 <_malloc_r>
 8007cfa:	b948      	cbnz	r0, 8007d10 <__smakebuf_r+0x44>
 8007cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d00:	059a      	lsls	r2, r3, #22
 8007d02:	d4ef      	bmi.n	8007ce4 <__smakebuf_r+0x18>
 8007d04:	f023 0303 	bic.w	r3, r3, #3
 8007d08:	f043 0302 	orr.w	r3, r3, #2
 8007d0c:	81a3      	strh	r3, [r4, #12]
 8007d0e:	e7e3      	b.n	8007cd8 <__smakebuf_r+0xc>
 8007d10:	4b0d      	ldr	r3, [pc, #52]	; (8007d48 <__smakebuf_r+0x7c>)
 8007d12:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d14:	89a3      	ldrh	r3, [r4, #12]
 8007d16:	6020      	str	r0, [r4, #0]
 8007d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d1c:	81a3      	strh	r3, [r4, #12]
 8007d1e:	9b00      	ldr	r3, [sp, #0]
 8007d20:	6120      	str	r0, [r4, #16]
 8007d22:	6163      	str	r3, [r4, #20]
 8007d24:	9b01      	ldr	r3, [sp, #4]
 8007d26:	b15b      	cbz	r3, 8007d40 <__smakebuf_r+0x74>
 8007d28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	f000 f873 	bl	8007e18 <_isatty_r>
 8007d32:	b128      	cbz	r0, 8007d40 <__smakebuf_r+0x74>
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	f023 0303 	bic.w	r3, r3, #3
 8007d3a:	f043 0301 	orr.w	r3, r3, #1
 8007d3e:	81a3      	strh	r3, [r4, #12]
 8007d40:	89a3      	ldrh	r3, [r4, #12]
 8007d42:	431d      	orrs	r5, r3
 8007d44:	81a5      	strh	r5, [r4, #12]
 8007d46:	e7cd      	b.n	8007ce4 <__smakebuf_r+0x18>
 8007d48:	080061b1 	.word	0x080061b1

08007d4c <memmove>:
 8007d4c:	4288      	cmp	r0, r1
 8007d4e:	b510      	push	{r4, lr}
 8007d50:	eb01 0302 	add.w	r3, r1, r2
 8007d54:	d807      	bhi.n	8007d66 <memmove+0x1a>
 8007d56:	1e42      	subs	r2, r0, #1
 8007d58:	4299      	cmp	r1, r3
 8007d5a:	d00a      	beq.n	8007d72 <memmove+0x26>
 8007d5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d60:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007d64:	e7f8      	b.n	8007d58 <memmove+0xc>
 8007d66:	4283      	cmp	r3, r0
 8007d68:	d9f5      	bls.n	8007d56 <memmove+0xa>
 8007d6a:	1881      	adds	r1, r0, r2
 8007d6c:	1ad2      	subs	r2, r2, r3
 8007d6e:	42d3      	cmn	r3, r2
 8007d70:	d100      	bne.n	8007d74 <memmove+0x28>
 8007d72:	bd10      	pop	{r4, pc}
 8007d74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d78:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007d7c:	e7f7      	b.n	8007d6e <memmove+0x22>

08007d7e <__malloc_lock>:
 8007d7e:	4770      	bx	lr

08007d80 <__malloc_unlock>:
 8007d80:	4770      	bx	lr

08007d82 <_realloc_r>:
 8007d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d84:	4607      	mov	r7, r0
 8007d86:	4614      	mov	r4, r2
 8007d88:	460e      	mov	r6, r1
 8007d8a:	b921      	cbnz	r1, 8007d96 <_realloc_r+0x14>
 8007d8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d90:	4611      	mov	r1, r2
 8007d92:	f7ff ba75 	b.w	8007280 <_malloc_r>
 8007d96:	b922      	cbnz	r2, 8007da2 <_realloc_r+0x20>
 8007d98:	f7ff fa26 	bl	80071e8 <_free_r>
 8007d9c:	4625      	mov	r5, r4
 8007d9e:	4628      	mov	r0, r5
 8007da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da2:	f000 f849 	bl	8007e38 <_malloc_usable_size_r>
 8007da6:	42a0      	cmp	r0, r4
 8007da8:	d20f      	bcs.n	8007dca <_realloc_r+0x48>
 8007daa:	4621      	mov	r1, r4
 8007dac:	4638      	mov	r0, r7
 8007dae:	f7ff fa67 	bl	8007280 <_malloc_r>
 8007db2:	4605      	mov	r5, r0
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d0f2      	beq.n	8007d9e <_realloc_r+0x1c>
 8007db8:	4631      	mov	r1, r6
 8007dba:	4622      	mov	r2, r4
 8007dbc:	f7fe fe02 	bl	80069c4 <memcpy>
 8007dc0:	4631      	mov	r1, r6
 8007dc2:	4638      	mov	r0, r7
 8007dc4:	f7ff fa10 	bl	80071e8 <_free_r>
 8007dc8:	e7e9      	b.n	8007d9e <_realloc_r+0x1c>
 8007dca:	4635      	mov	r5, r6
 8007dcc:	e7e7      	b.n	8007d9e <_realloc_r+0x1c>
	...

08007dd0 <_read_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	4605      	mov	r5, r0
 8007dd4:	4608      	mov	r0, r1
 8007dd6:	4611      	mov	r1, r2
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4c05      	ldr	r4, [pc, #20]	; (8007df0 <_read_r+0x20>)
 8007ddc:	6022      	str	r2, [r4, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	f7f9 fad4 	bl	800138c <_read>
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	d102      	bne.n	8007dee <_read_r+0x1e>
 8007de8:	6823      	ldr	r3, [r4, #0]
 8007dea:	b103      	cbz	r3, 8007dee <_read_r+0x1e>
 8007dec:	602b      	str	r3, [r5, #0]
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	20000278 	.word	0x20000278

08007df4 <_fstat_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	2300      	movs	r3, #0
 8007df8:	4c06      	ldr	r4, [pc, #24]	; (8007e14 <_fstat_r+0x20>)
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	4608      	mov	r0, r1
 8007dfe:	4611      	mov	r1, r2
 8007e00:	6023      	str	r3, [r4, #0]
 8007e02:	f7f9 fb34 	bl	800146e <_fstat>
 8007e06:	1c43      	adds	r3, r0, #1
 8007e08:	d102      	bne.n	8007e10 <_fstat_r+0x1c>
 8007e0a:	6823      	ldr	r3, [r4, #0]
 8007e0c:	b103      	cbz	r3, 8007e10 <_fstat_r+0x1c>
 8007e0e:	602b      	str	r3, [r5, #0]
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
 8007e12:	bf00      	nop
 8007e14:	20000278 	.word	0x20000278

08007e18 <_isatty_r>:
 8007e18:	b538      	push	{r3, r4, r5, lr}
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	4c05      	ldr	r4, [pc, #20]	; (8007e34 <_isatty_r+0x1c>)
 8007e1e:	4605      	mov	r5, r0
 8007e20:	4608      	mov	r0, r1
 8007e22:	6023      	str	r3, [r4, #0]
 8007e24:	f7f9 fb32 	bl	800148c <_isatty>
 8007e28:	1c43      	adds	r3, r0, #1
 8007e2a:	d102      	bne.n	8007e32 <_isatty_r+0x1a>
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	b103      	cbz	r3, 8007e32 <_isatty_r+0x1a>
 8007e30:	602b      	str	r3, [r5, #0]
 8007e32:	bd38      	pop	{r3, r4, r5, pc}
 8007e34:	20000278 	.word	0x20000278

08007e38 <_malloc_usable_size_r>:
 8007e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e3c:	1f18      	subs	r0, r3, #4
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	bfbc      	itt	lt
 8007e42:	580b      	ldrlt	r3, [r1, r0]
 8007e44:	18c0      	addlt	r0, r0, r3
 8007e46:	4770      	bx	lr

08007e48 <_init>:
 8007e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e4a:	bf00      	nop
 8007e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e4e:	bc08      	pop	{r3}
 8007e50:	469e      	mov	lr, r3
 8007e52:	4770      	bx	lr

08007e54 <_fini>:
 8007e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e56:	bf00      	nop
 8007e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e5a:	bc08      	pop	{r3}
 8007e5c:	469e      	mov	lr, r3
 8007e5e:	4770      	bx	lr
