--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/FULL_SYSTEM/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23616 paths analyzed, 843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.488ns.
--------------------------------------------------------------------------------

Paths for end point data/data_reg_0 (SLICE_X17Y35.C2), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X17Y35.B1      net (fanout=77)       1.275   gen/index<0>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X23Y36.B3      net (fanout=10)       0.871   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X23Y36.B       Tilo                  0.259   cmd/received_cmd_19
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X32Y35.BX      net (fanout=16)       0.979   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X32Y35.BMUX    Tbxb                  0.144   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A4      net (fanout=1)        1.341   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X17Y35.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X17Y35.CLK     Tas                   0.227   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.539ns logic, 4.893ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X17Y35.B1      net (fanout=77)       1.275   gen/index<0>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X32Y35.CX      net (fanout=32)       1.255   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X32Y35.BMUX    Tcxb                  0.191   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A4      net (fanout=1)        1.341   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X17Y35.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X17Y35.CLK     Tas                   0.227   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (1.586ns logic, 4.746ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_5 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.333 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_5 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.BQ      Tcko                  0.408   gen/index<7>
                                                       gen/index_5
    SLICE_X17Y35.B3      net (fanout=5)        1.145   gen/index<5>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X23Y36.B3      net (fanout=10)       0.871   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X23Y36.B       Tilo                  0.259   cmd/received_cmd_19
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X32Y35.BX      net (fanout=16)       0.979   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X32Y35.BMUX    Tbxb                  0.144   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A4      net (fanout=1)        1.341   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1_f8
    SLICE_X17Y35.A       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X17Y35.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X17Y35.CLK     Tas                   0.227   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (1.556ns logic, 4.763ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point data/data_reg_4 (SLICE_X25Y31.D5), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.329ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.436 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X17Y35.B1      net (fanout=77)       1.275   gen/index<0>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y31.CX      net (fanout=32)       1.944   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y31.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C3      net (fanout=1)        0.774   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C       Tilo                  0.259   data/data_reg<4>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411
    SLICE_X25Y31.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<4>
    SLICE_X25Y31.CLK     Tas                   0.322   data/data_reg<4>
                                                       gen/Mmux_data51
                                                       data/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.329ns (1.679ns logic, 4.650ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_5 (FF)
  Destination:          data/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.436 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_5 to data/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.BQ      Tcko                  0.408   gen/index<7>
                                                       gen/index_5
    SLICE_X17Y35.B3      net (fanout=5)        1.145   gen/index<5>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y31.CX      net (fanout=32)       1.944   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y31.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C3      net (fanout=1)        0.774   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C       Tilo                  0.259   data/data_reg<4>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411
    SLICE_X25Y31.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<4>
    SLICE_X25Y31.CLK     Tas                   0.322   data/data_reg<4>
                                                       gen/Mmux_data51
                                                       data/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (1.696ns logic, 4.520ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_2 (FF)
  Destination:          data/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.436 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_2 to data/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.408   gen/index<3>
                                                       gen/index_2
    SLICE_X17Y35.B2      net (fanout=8)        1.104   gen/index<2>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y31.CX      net (fanout=32)       1.944   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y31.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C3      net (fanout=1)        0.774   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT13_f8
    SLICE_X25Y31.C       Tilo                  0.259   data/data_reg<4>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411
    SLICE_X25Y31.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<4>
    SLICE_X25Y31.CLK     Tas                   0.322   data/data_reg<4>
                                                       gen/Mmux_data51
                                                       data/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.696ns logic, 4.479ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point data/data_reg_6 (SLICE_X29Y33.D5), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.039ns (Levels of Logic = 5)
  Clock Path Skew:      0.013ns (0.272 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X17Y35.B1      net (fanout=77)       1.275   gen/index<0>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y33.CX      net (fanout=32)       1.738   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y33.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C1      net (fanout=1)        0.690   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C       Tilo                  0.259   data/data_reg<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X29Y33.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X29Y33.CLK     Tas                   0.322   data/data_reg<6>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (1.679ns logic, 4.360ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_5 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.926ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.272 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_5 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.BQ      Tcko                  0.408   gen/index<7>
                                                       gen/index_5
    SLICE_X17Y35.B3      net (fanout=5)        1.145   gen/index<5>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y33.CX      net (fanout=32)       1.738   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y33.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C1      net (fanout=1)        0.690   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C       Tilo                  0.259   data/data_reg<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X29Y33.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X29Y33.CLK     Tas                   0.322   data/data_reg<6>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (1.696ns logic, 4.230ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_2 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 5)
  Clock Path Skew:      0.013ns (0.272 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_2 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.408   gen/index<3>
                                                       gen/index_2
    SLICE_X17Y35.B2      net (fanout=8)        1.104   gen/index<2>
    SLICE_X17Y35.B       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X17Y35.D2      net (fanout=10)       0.448   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X17Y35.D       Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>12
    SLICE_X30Y33.CX      net (fanout=32)       1.738   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X30Y33.BMUX    Tcxb                  0.189   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f7_0
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C1      net (fanout=1)        0.690   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT18_f8
    SLICE_X29Y33.C       Tilo                  0.259   data/data_reg<6>
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X29Y33.D5      net (fanout=1)        0.209   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X29Y33.CLK     Tas                   0.322   data/data_reg<6>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (1.696ns logic, 4.189ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data/seq_detectPeak.holdValues_6_1 (SLICE_X25Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/data_reg_1 (FF)
  Destination:          data/seq_detectPeak.holdValues_6_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/data_reg_1 to data/seq_detectPeak.holdValues_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.BQ      Tcko                  0.200   data/data_reg<2>
                                                       data/data_reg_1
    SLICE_X25Y33.A5      net (fanout=1)        0.072   data/data_reg<1>
    SLICE_X25Y33.CLK     Tah         (-Th)    -0.155   data/seq_detectPeak.holdValues_6<6>
                                                       data/byte_reg[7]_GND_7_o_mux_132_OUT<1>1
                                                       data/seq_detectPeak.holdValues_6_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.355ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point rx/baudClkX8Count_3 (SLICE_X24Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/baudClkX8Count_3 (FF)
  Destination:          rx/baudClkX8Count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/baudClkX8Count_3 to rx/baudClkX8Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.CQ      Tcko                  0.200   rx/baudClkX8Count<3>
                                                       rx/baudClkX8Count_3
    SLICE_X24Y35.C5      net (fanout=3)        0.066   rx/baudClkX8Count<3>
    SLICE_X24Y35.CLK     Tah         (-Th)    -0.190   rx/baudClkX8Count<3>
                                                       rx/Mcount_baudClkX8Count_xor<3>11
                                                       rx/baudClkX8Count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.390ns logic, 0.066ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_4 (SLICE_X23Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_4 (FF)
  Destination:          rx/bitTmr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_4 to rx/bitTmr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.DQ      Tcko                  0.198   rx/bitTmr<4>
                                                       rx/bitTmr_4
    SLICE_X23Y37.D6      net (fanout=7)        0.045   rx/bitTmr<4>
    SLICE_X23Y37.CLK     Tah         (-Th)    -0.215   rx/bitTmr<4>
                                                       rx/Mmux_bitTmr[10]_GND_58_o_mux_20_OUT61
                                                       rx/bitTmr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_1/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_2/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.488|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23616 paths, 0 nets, and 1324 connections

Design statistics:
   Minimum period:   6.488ns{1}   (Maximum frequency: 154.131MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 00:17:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



