Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Oct 30 16:00:16 2024
| Host              : john-linux-desktop running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_tx_top_timing_summary_routed.rpt -pb hdmi_tx_top_timing_summary_routed.pb -rpx hdmi_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design            : hdmi_tx_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.952        0.000                      0                  401        0.020        0.000                      0                  401        0.750        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0   {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0  {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                0.750        0.000                       0                     1  
  clk_27m_clk_wiz_0        35.326        0.000                      0                  279        0.033        0.000                      0                  279       18.244        0.000                       0                   152  
  clk_297m_clk_wiz_0        1.952        0.000                      0                   93        0.020        0.000                      0                   93        1.409        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_27m_clk_wiz_0  clk_27m_clk_wiz_0       36.059        0.000                      0                   29        0.222        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_27m_clk_wiz_0                       
(none)              clk_297m_clk_wiz_0                      
(none)                                  clk_27m_clk_wiz_0   
(none)                                  clk_297m_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.326ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.460ns (31.190%)  route 1.015ns (68.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.162     4.359    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.482 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.492     4.975    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.374    
    SLICE_X43Y16         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    40.300    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.300    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 35.326    

Slack (MET) :             35.326ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.460ns (31.190%)  route 1.015ns (68.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.162     4.359    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.482 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.492     4.975    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.374    
    SLICE_X43Y16         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    40.300    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.300    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 35.326    

Slack (MET) :             35.365ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.388ns (26.770%)  route 1.061ns (73.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 40.826 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.218ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.154     4.351    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     4.402 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.547     4.949    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.940    40.826    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism             -0.372    40.454    
                         clock uncertainty           -0.080    40.373    
    SLICE_X43Y17         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    40.314    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.314    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 35.365    

Slack (MET) :             35.365ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.388ns (26.789%)  route 1.060ns (73.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 40.826 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.218ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.154     4.351    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     4.402 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.546     4.948    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.940    40.826    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism             -0.372    40.454    
                         clock uncertainty           -0.080    40.373    
    SLICE_X43Y17         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    40.313    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.313    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                 35.365    

Slack (MET) :             35.396ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.460ns (32.774%)  route 0.944ns (67.226%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 40.826 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.218ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.162     4.359    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.482 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.421     4.903    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.940    40.826    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism             -0.372    40.454    
                         clock uncertainty           -0.080    40.373    
    SLICE_X43Y17         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    40.299    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.299    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                 35.396    

Slack (MET) :             35.396ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.460ns (32.774%)  route 0.944ns (67.226%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 40.826 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.218ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.162     4.359    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.482 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.421     4.903    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.940    40.826    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism             -0.372    40.454    
                         clock uncertainty           -0.080    40.373    
    SLICE_X43Y17         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    40.299    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.299    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                 35.396    

Slack (MET) :             35.415ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.388ns (27.726%)  route 1.011ns (72.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.154     4.351    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     4.402 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.497     4.899    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.374    
    SLICE_X43Y16         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    40.314    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.314    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 35.415    

Slack (MET) :             35.415ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.388ns (27.706%)  route 1.012ns (72.294%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 40.827 - 37.037 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.342ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.218ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.182     3.500    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y16         FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=4, routed)           0.185     3.765    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X42Y16         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.932 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.175     4.107    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.197 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.154     4.351    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X42Y17         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     4.402 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.498     4.900    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.941    40.827    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y16         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.372    40.455    
                         clock uncertainty           -0.080    40.374    
    SLICE_X43Y16         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    40.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.315    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 35.415    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.455ns (31.671%)  route 0.982ns (68.329%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 40.811 - 37.037 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.342ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.218ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.145     3.463    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X38Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.542 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/Q
                         net (fo=5, routed)           0.318     3.859    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[4]
    SLICE_X40Y18         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.982 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[15]_i_2/O
                         net (fo=5, routed)           0.167     4.149    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[15]_i_2_n_0
    SLICE_X39Y18         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     4.245 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=1, routed)           0.213     4.458    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X39Y18         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.615 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.284     4.899    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X39Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.926    40.811    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X39Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.372    40.440    
                         clock uncertainty           -0.080    40.359    
    SLICE_X39Y18         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.384    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         40.384    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 35.485    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.461ns (33.969%)  route 0.896ns (66.031%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 40.818 - 37.037 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 1.342ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.933ns (routing 1.218ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.195     3.512    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.591 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/Q
                         net (fo=19, routed)          0.219     3.811    reset_power_on_i2c/cmd_ack_reg
    SLICE_X41Y17         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     3.952 r  reset_power_on_i2c/FSM_onehot_c_state[16]_i_3/O
                         net (fo=18, routed)          0.300     4.252    i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg_4
    SLICE_X42Y20         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     4.341 f  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.319     4.660    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.812 r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.058     4.870    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.933    40.818    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X42Y20         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.372    40.447    
                         clock uncertainty           -0.080    40.366    
    SLICE_X42Y20         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.391    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.391    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 35.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.528%)  route 0.045ns (45.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.202ns (routing 0.736ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.825ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.202     2.213    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.252 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=6, routed)           0.028     2.280    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X41Y17         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     2.295 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.017     2.312    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X41Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.362     2.033    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.200     2.233    
    SLICE_X41Y17         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.279    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i2c_config/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.186ns (routing 0.736ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.825ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.186     2.198    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.237 r  i2c_config/lut_index_reg[4]/Q
                         net (fo=4, routed)           0.025     2.261    i2c_config/lut_index_reg_n_0_[4]
    SLICE_X39Y23         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.276 r  i2c_config/lut_index[4]_i_1/O
                         net (fo=1, routed)           0.015     2.291    i2c_config/lut_index0_in[4]
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.345     2.016    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.188     2.204    
    SLICE_X39Y23         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.250    i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.673%)  route 0.044ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.825ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.204    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y22         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.243 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.270    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]
    SLICE_X41Y22         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.284 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     2.301    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1_n_0
    SLICE_X41Y22         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.351     2.022    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y22         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
                         clock pessimism              0.188     2.210    
    SLICE_X41Y22         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.256    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.198ns (routing 0.736ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.825ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.198     2.210    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.249 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.030     2.279    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg_0
    SLICE_X40Y17         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.293 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_1/O
                         net (fo=1, routed)           0.016     2.309    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.358     2.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism              0.187     2.216    
    SLICE_X40Y17         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.262    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config/i2c_write_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.200ns (routing 0.736ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.825ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.200     2.211    i2c_config/clk_27m
    SLICE_X41Y21         FDRE                                         r  i2c_config/i2c_write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.250 r  i2c_config/i2c_write_req_reg/Q
                         net (fo=4, routed)           0.030     2.281    i2c_config/i2c_master_top_m0/i2c_write_req_reg
    SLICE_X41Y21         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.295 r  i2c_config/i2c_master_top_m0/i2c_write_req_i_1/O
                         net (fo=1, routed)           0.016     2.311    i2c_config/i2c_master_top_m0_n_4
    SLICE_X41Y21         FDRE                                         r  i2c_config/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.360     2.030    i2c_config/clk_27m
    SLICE_X41Y21         FDRE                                         r  i2c_config/i2c_write_req_reg/C
                         clock pessimism              0.187     2.217    
    SLICE_X41Y21         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.263    i2c_config/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.093ns (44.538%)  route 0.116ns (55.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.935ns (routing 1.218ns, distribution 0.717ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.342ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.935     3.783    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X42Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.844 r  i2c_config/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.107     3.951    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sr_reg[0]_0
    SLICE_X40Y20         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     3.983 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.009     3.992    i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_12
    SLICE_X40Y20         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.193     3.510    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y20         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism              0.372     3.882    
    SLICE_X40Y20         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.944    i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.944    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.202ns (routing 0.736ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.825ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.202     2.213    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.252 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.031     2.284    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_TRI
    SLICE_X40Y18         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.298 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1/O
                         net (fo=1, routed)           0.017     2.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.362     2.032    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.187     2.219    
    SLICE_X40Y18         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.265    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.875%)  route 0.040ns (39.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.202ns (routing 0.736ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.825ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.202     2.213    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.252 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/Q
                         net (fo=2, routed)           0.025     2.277    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg_n_0
    SLICE_X41Y18         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.300 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.015     2.315    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.362     2.032    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism              0.187     2.219    
    SLICE_X41Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.265    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.311%)  route 0.042ns (40.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.205ns (routing 0.736ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.205     2.216    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.255 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, routed)           0.026     2.281    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_n_0
    SLICE_X41Y18         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.303 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1/O
                         net (fo=1, routed)           0.016     2.319    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.186     2.222    
    SLICE_X41Y18         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.268    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.201ns (routing 0.736ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.201     2.213    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.252 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/Q
                         net (fo=7, routed)           0.027     2.278    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]
    SLICE_X43Y17         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.033     2.311 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]_i_1/O
                         net (fo=1, routed)           0.006     2.317    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.361     2.032    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.187     2.219    
    SLICE_X43Y17         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.266    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y76  video_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y21  i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y21  i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X41Y21  i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y22  i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y23  i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y22  i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y22  i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y23  i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y21  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y21  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y22  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y22  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y23  i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y23  i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y21  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y21  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y21  i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y22  i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y22  i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y23  i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y23  i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.521ns (38.733%)  route 0.824ns (61.267%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.158 - 3.367 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.333ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.192     3.512    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.592 r  color_bar_gen/h_cnt_reg[7]/Q
                         net (fo=11, routed)          0.177     3.768    color_bar_gen/h_cnt_reg_n_0_[7]
    SLICE_X40Y99         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.925 r  color_bar_gen/h_cnt[12]_i_3/O
                         net (fo=1, routed)           0.169     4.094    color_bar_gen/h_cnt[12]_i_3_n_0
    SLICE_X40Y99         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.218 r  color_bar_gen/h_cnt[12]_i_2/O
                         net (fo=4, routed)           0.119     4.338    color_bar_gen/h_cnt[12]_i_2_n_0
    SLICE_X40Y98         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     4.498 r  color_bar_gen/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.359     4.857    color_bar_gen/h_cnt[8]
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     7.158    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/C
                         clock pessimism             -0.313     6.845    
                         clock uncertainty           -0.061     6.784    
    SLICE_X40Y98         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.809    color_bar_gen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.470ns (39.241%)  route 0.728ns (60.759%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 7.156 - 3.367 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.333ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.211ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.174     3.494    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.573 r  color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.200     3.772    color_bar_gen/v_cnt[10]
    SLICE_X39Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.895 r  color_bar_gen/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.142     4.037    color_bar_gen/v_cnt[11]_i_4_n_0
    SLICE_X40Y97         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     4.159 r  color_bar_gen/v_cnt[11]_i_2/O
                         net (fo=6, routed)           0.167     4.326    color_bar_gen/v_cnt[11]_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.472 r  color_bar_gen/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.219     4.691    color_bar_gen/v_cnt[6]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.940     7.156    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[6]/C
                         clock pessimism             -0.373     6.783    
                         clock uncertainty           -0.061     6.722    
    SLICE_X39Y98         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.747    color_bar_gen/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.253ns (23.878%)  route 0.807ns (76.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 7.152 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.936ns (routing 1.211ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.331     4.566    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.936     7.152    color_bar_gen/clk_297m
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/C
                         clock pessimism             -0.373     6.779    
                         clock uncertainty           -0.061     6.718    
    SLICE_X39Y97         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.658    color_bar_gen/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.253ns (23.886%)  route 0.806ns (76.114%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 7.154 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.211ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.330     4.566    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.938     7.154    color_bar_gen/clk_297m
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[14]/C
                         clock pessimism             -0.373     6.781    
                         clock uncertainty           -0.061     6.720    
    SLICE_X39Y97         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.660    color_bar_gen/v_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.253ns (23.931%)  route 0.804ns (76.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 7.154 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.211ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.328     4.564    color_bar_gen/v_cnt_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.938     7.154    color_bar_gen/clk_297m
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[0]/C
                         clock pessimism             -0.373     6.781    
                         clock uncertainty           -0.061     6.720    
    SLICE_X39Y97         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.660    color_bar_gen/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.253ns (23.104%)  route 0.842ns (76.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 7.150 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.211ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.366     4.602    color_bar_gen/v_cnt_0
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.934     7.150    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C
                         clock pessimism             -0.322     6.828    
                         clock uncertainty           -0.061     6.767    
    SLICE_X40Y96         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.707    color_bar_gen/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.253ns (23.083%)  route 0.843ns (76.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 7.150 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.211ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.367     4.603    color_bar_gen/v_cnt_0
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.934     7.150    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism             -0.322     6.828    
                         clock uncertainty           -0.061     6.767    
    SLICE_X40Y96         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     6.708    color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.395ns (34.512%)  route 0.750ns (65.488%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 7.166 - 3.367 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.333ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.211ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.182     3.502    color_bar_gen/clk_297m
    SLICE_X42Y99         FDCE                                         r  color_bar_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.582 f  color_bar_gen/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.165     3.747    color_bar_gen/h_cnt_reg_n_0_[2]
    SLICE_X40Y99         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     3.908 r  color_bar_gen/h_cnt[7]_i_2/O
                         net (fo=7, routed)           0.170     4.078    color_bar_gen/h_cnt[7]_i_2_n_0
    SLICE_X40Y99         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.128 r  color_bar_gen/h_cnt[13]_i_2/O
                         net (fo=5, routed)           0.158     4.286    color_bar_gen/h_cnt[13]_i_2_n_0
    SLICE_X40Y100        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     4.390 r  color_bar_gen/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.256     4.646    color_bar_gen/h_cnt[11]
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.950     7.166    color_bar_gen/clk_297m
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[11]/C
                         clock pessimism             -0.373     6.794    
                         clock uncertainty           -0.061     6.732    
    SLICE_X40Y100        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.757    color_bar_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.253ns (23.237%)  route 0.836ns (76.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 7.156 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.360     4.595    color_bar_gen/v_cnt_0
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     7.156    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C
                         clock pessimism             -0.322     6.834    
                         clock uncertainty           -0.061     6.773    
    SLICE_X40Y97         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.713    color_bar_gen/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.253ns (23.237%)  route 0.836ns (76.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 7.156 - 3.367 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.333ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.187     3.507    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.587 r  color_bar_gen/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.379     3.966    color_bar_gen/h_cnt_reg_n_0_[5]
    SLICE_X40Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.016 f  color_bar_gen/v_cnt[15]_i_3/O
                         net (fo=3, routed)           0.097     4.112    color_bar_gen/v_cnt[15]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.235 r  color_bar_gen/v_cnt[15]_i_1/O
                         net (fo=18, routed)          0.360     4.595    color_bar_gen/v_cnt_0
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     7.156    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C
                         clock pessimism             -0.322     6.834    
                         clock uncertainty           -0.061     6.773    
    SLICE_X40Y97         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.713    color_bar_gen/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  2.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.784%)  route 0.095ns (50.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.935ns (routing 1.211ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.333ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.935     3.785    color_bar_gen/clk_297m
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.844 r  color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=9, routed)           0.073     3.916    color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X40Y100        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     3.951 r  color_bar_gen/h_cnt[12]_i_1/O
                         net (fo=1, routed)           0.022     3.973    color_bar_gen/h_cnt[12]
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.201     3.521    color_bar_gen/clk_297m
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[12]/C
                         clock pessimism              0.373     3.893    
    SLICE_X40Y100        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.953    color_bar_gen/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.094ns (48.093%)  route 0.101ns (51.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.935ns (routing 1.211ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.333ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.935     3.785    color_bar_gen/clk_297m
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.844 r  color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=9, routed)           0.078     3.922    color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X40Y100        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     3.957 r  color_bar_gen/h_cnt[15]_i_1/O
                         net (fo=1, routed)           0.023     3.980    color_bar_gen/h_cnt[15]
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.201     3.521    color_bar_gen/clk_297m
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[15]/C
                         clock pessimism              0.373     3.893    
    SLICE_X40Y100        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.953    color_bar_gen/h_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.238%)  route 0.093ns (53.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.939ns (routing 1.211ns, distribution 0.728ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.333ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.847 r  color_bar_gen/v_cnt_reg[12]/Q
                         net (fo=6, routed)           0.071     3.918    color_bar_gen/v_cnt[12]
    SLICE_X39Y97         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.940 r  color_bar_gen/v_cnt[15]_i_2/O
                         net (fo=1, routed)           0.022     3.962    color_bar_gen/v_cnt[15]_i_2_n_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.177     3.497    color_bar_gen/clk_297m
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/C
                         clock pessimism              0.373     3.869    
    SLICE_X39Y97         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.929    color_bar_gen/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.929    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.054ns (52.704%)  route 0.048ns (47.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.196ns (routing 0.724ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.808ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.196     2.207    color_bar_gen/clk_297m
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.246 r  color_bar_gen/v_cnt_reg[0]/Q
                         net (fo=14, routed)          0.033     2.280    color_bar_gen/v_cnt[0]
    SLICE_X39Y98         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.295 r  color_bar_gen/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.015     2.310    color_bar_gen/v_cnt[8]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.346     2.017    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C
                         clock pessimism              0.205     2.222    
    SLICE_X39Y98         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.268    color_bar_gen/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.201ns (routing 0.724ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.808ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.201     2.212    color_bar_gen/clk_297m
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.251 r  color_bar_gen/h_cnt_reg[13]/Q
                         net (fo=6, routed)           0.030     2.281    color_bar_gen/h_cnt_reg_n_0_[13]
    SLICE_X40Y100        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.295 r  color_bar_gen/h_cnt[13]_i_1/O
                         net (fo=1, routed)           0.017     2.312    color_bar_gen/h_cnt[13]_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.356     2.026    color_bar_gen/clk_297m
    SLICE_X40Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[13]/C
                         clock pessimism              0.192     2.218    
    SLICE_X40Y100        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.264    color_bar_gen/h_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.200ns (routing 0.724ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.808ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.200     2.211    color_bar_gen/clk_297m
    SLICE_X40Y99         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.250 r  color_bar_gen/h_cnt_reg[4]/Q
                         net (fo=15, routed)          0.030     2.280    color_bar_gen/h_cnt_reg_n_0_[4]
    SLICE_X40Y99         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.294 r  color_bar_gen/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     2.311    color_bar_gen/h_cnt[4]
    SLICE_X40Y99         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.355     2.025    color_bar_gen/clk_297m
    SLICE_X40Y99         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
                         clock pessimism              0.192     2.217    
    SLICE_X40Y99         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.263    color_bar_gen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/active_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.121ns (55.705%)  route 0.096ns (44.295%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.935ns (routing 1.211ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.333ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.935     3.785    color_bar_gen/clk_297m
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.844 f  color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=9, routed)           0.077     3.921    color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X41Y100        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.957 r  color_bar_gen/i__carry__0_i_6/O
                         net (fo=1, routed)           0.009     3.966    color_bar_gen/i__carry__0_i_6_n_0
    SLICE_X41Y100        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     3.992 r  color_bar_gen/active_x0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.010     4.002    color_bar_gen/active_x0[10]
    SLICE_X41Y100        FDCE                                         r  color_bar_gen/active_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.201     3.521    color_bar_gen/clk_297m
    SLICE_X41Y100        FDCE                                         r  color_bar_gen/active_x_reg[10]/C
                         clock pessimism              0.373     3.893    
    SLICE_X41Y100        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.953    color_bar_gen/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/active_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.086ns (40.515%)  route 0.126ns (59.485%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.940ns (routing 1.211ns, distribution 0.729ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.333ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.940     3.789    color_bar_gen/clk_297m
    SLICE_X42Y99         FDCE                                         r  color_bar_gen/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.847 r  color_bar_gen/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.117     3.964    color_bar_gen/h_cnt_reg_n_0_[1]
    SLICE_X41Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.028     3.992 r  color_bar_gen/active_x0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.009     4.001    color_bar_gen/active_x0[1]
    SLICE_X41Y99         FDCE                                         r  color_bar_gen/active_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.200     3.520    color_bar_gen/clk_297m
    SLICE_X41Y99         FDCE                                         r  color_bar_gen/active_x_reg[1]/C
                         clock pessimism              0.373     3.892    
    SLICE_X41Y99         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.952    color_bar_gen/active_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           4.001    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.191ns (routing 0.724ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.808ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.191     2.202    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.241 r  color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.027     2.268    color_bar_gen/v_cnt[10]
    SLICE_X40Y96         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.301 r  color_bar_gen/v_cnt[11]_i_1/O
                         net (fo=1, routed)           0.006     2.307    color_bar_gen/v_cnt[11]_i_1_n_0
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.344     2.015    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism              0.193     2.208    
    SLICE_X40Y96         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.255    color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.053ns (50.329%)  route 0.052ns (49.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.808ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.194     2.205    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.244 r  color_bar_gen/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.035     2.279    color_bar_gen/v_cnt[7]
    SLICE_X39Y98         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.293 r  color_bar_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.017     2.310    color_bar_gen/v_cnt[7]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.346     2.017    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.194     2.211    
    SLICE_X39Y98         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.257    color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y92   video_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3      video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X42Y99   color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y100  color_bar_gen/active_x_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y99   color_bar_gen/active_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X42Y99   color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X42Y99   color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X42Y99   color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X42Y99   color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y100  color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.059ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.079ns (10.691%)  route 0.660ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 40.795 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.218ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.660     4.217    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X38Y20         FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.909    40.795    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X38Y20         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism             -0.372    40.423    
                         clock uncertainty           -0.080    40.343    
    SLICE_X38Y20         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.277    i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         40.277    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                 36.059    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.805%)  route 0.652ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 40.800 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.218ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.652     4.210    i2c_config/fSDA_reg[0]
    SLICE_X39Y23         FDCE                                         f  i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.914    40.800    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[1]/C
                         clock pessimism             -0.321    40.479    
                         clock uncertainty           -0.080    40.398    
    SLICE_X39Y23         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.332    i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.805%)  route 0.652ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 40.800 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.218ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.652     4.210    i2c_config/fSDA_reg[0]
    SLICE_X39Y23         FDCE                                         f  i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.914    40.800    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[4]/C
                         clock pessimism             -0.321    40.479    
                         clock uncertainty           -0.080    40.398    
    SLICE_X39Y23         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    40.332    i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.805%)  route 0.652ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 40.800 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.218ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.652     4.210    i2c_config/fSDA_reg[0]
    SLICE_X39Y23         FDCE                                         f  i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.914    40.800    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[5]/C
                         clock pessimism             -0.321    40.479    
                         clock uncertainty           -0.080    40.398    
    SLICE_X39Y23         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    40.332    i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.805%)  route 0.652ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 40.800 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.218ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.652     4.210    i2c_config/fSDA_reg[0]
    SLICE_X39Y23         FDCE                                         f  i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.914    40.800    i2c_config/clk_27m
    SLICE_X39Y23         FDCE                                         r  i2c_config/lut_index_reg[9]/C
                         clock pessimism             -0.321    40.479    
                         clock uncertainty           -0.080    40.398    
    SLICE_X39Y23         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.332    i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.924%)  route 0.644ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 40.801 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.218ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.644     4.202    i2c_config/fSDA_reg[0]
    SLICE_X39Y22         FDCE                                         f  i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.915    40.801    i2c_config/clk_27m
    SLICE_X39Y22         FDCE                                         r  i2c_config/lut_index_reg[0]/C
                         clock pessimism             -0.321    40.480    
                         clock uncertainty           -0.080    40.399    
    SLICE_X39Y22         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    40.333    i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         40.333    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 36.132    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.924%)  route 0.644ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 40.801 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.218ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.644     4.202    i2c_config/fSDA_reg[0]
    SLICE_X39Y22         FDCE                                         f  i2c_config/lut_index_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.915    40.801    i2c_config/clk_27m
    SLICE_X39Y22         FDCE                                         r  i2c_config/lut_index_reg[2]/C
                         clock pessimism             -0.321    40.480    
                         clock uncertainty           -0.080    40.399    
    SLICE_X39Y22         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.333    i2c_config/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                         40.333    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 36.132    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.924%)  route 0.644ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 40.801 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.218ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.644     4.202    i2c_config/fSDA_reg[0]
    SLICE_X39Y22         FDCE                                         f  i2c_config/lut_index_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.915    40.801    i2c_config/clk_27m
    SLICE_X39Y22         FDCE                                         r  i2c_config/lut_index_reg[3]/C
                         clock pessimism             -0.321    40.480    
                         clock uncertainty           -0.080    40.399    
    SLICE_X39Y22         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    40.333    i2c_config/lut_index_reg[3]
  -------------------------------------------------------------------
                         required time                         40.333    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 36.132    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.924%)  route 0.644ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 40.801 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.218ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.644     4.202    i2c_config/fSDA_reg[0]
    SLICE_X39Y22         FDCE                                         f  i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.915    40.801    i2c_config/clk_27m
    SLICE_X39Y22         FDCE                                         r  i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.321    40.480    
                         clock uncertainty           -0.080    40.399    
    SLICE_X39Y22         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    40.333    i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         40.333    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 36.132    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.924%)  route 0.644ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 40.801 - 37.037 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.342ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.218ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.161     3.479    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.558 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.644     4.202    i2c_config/fSDA_reg[0]
    SLICE_X39Y22         FDCE                                         f  i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.915    40.801    i2c_config/clk_27m
    SLICE_X39Y22         FDCE                                         r  i2c_config/lut_index_reg[8]/C
                         clock pessimism             -0.321    40.480    
                         clock uncertainty           -0.080    40.399    
    SLICE_X39Y22         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    40.333    i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         40.333    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 36.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.039ns (14.828%)  route 0.224ns (85.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.224     2.468    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y19         FDCE                                         f  i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y19         FDCE                                         r  i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism              0.229     2.265    
    SLICE_X40Y19         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.245    i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.545%)  route 0.229ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.825ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.229     2.473    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y20         FDCE                                         f  i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.365     2.035    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y20         FDCE                                         r  i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.229     2.264    
    SLICE_X41Y20         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.244    i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/start_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.545%)  route 0.229ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.825ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.229     2.473    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y20         FDCE                                         f  i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.365     2.035    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y20         FDCE                                         r  i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism              0.229     2.264    
    SLICE_X41Y20         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.244    i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.545%)  route 0.229ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.825ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.229     2.473    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y20         FDCE                                         f  i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.365     2.035    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y20         FDCE                                         r  i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism              0.229     2.264    
    SLICE_X41Y20         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.244    i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.545%)  route 0.229ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.229     2.473    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y20         FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.361     2.031    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y20         FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229     2.260    
    SLICE_X41Y20         FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.240    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/write_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.545%)  route 0.229ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.825ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.229     2.473    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y20         FDCE                                         f  i2c_config/i2c_master_top_m0/write_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.361     2.031    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y20         FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.229     2.260    
    SLICE_X41Y20         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.240    i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.180%)  route 0.257ns (86.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.825ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.257     2.500    i2c_config/fSDA_reg[0]
    SLICE_X41Y21         FDCE                                         f  i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.364     2.034    i2c_config/clk_27m
    SLICE_X41Y21         FDCE                                         r  i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229     2.263    
    SLICE_X41Y21         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.243    i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.180%)  route 0.257ns (86.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.825ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.257     2.500    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y21         FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.364     2.034    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y21         FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229     2.263    
    SLICE_X40Y21         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.243    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.180%)  route 0.257ns (86.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.825ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.257     2.500    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y21         FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.364     2.034    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y21         FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229     2.263    
    SLICE_X41Y21         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.243    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.039ns (13.180%)  route 0.257ns (86.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.825ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.244 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.257     2.500    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y21         FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.364     2.034    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y21         FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229     2.263    
    SLICE_X41Y21         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.243    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.257    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 5.594ns (89.557%)  route 0.652ns (10.443%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.190ns (routing 1.342ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.190     3.507    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.586 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.652     4.239    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.515     9.754 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.754    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 5.596ns (89.647%)  route 0.646ns (10.353%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.342ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.180     3.497    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.576 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.646     4.223    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.517     9.740 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.740    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.198ns  (logic 2.724ns (64.875%)  route 1.475ns (35.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.909 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.302     5.211    video_data_OBUF[8]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.505     7.716 r  video_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.716    video_data[10]
    AC14                                                              r  video_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.165ns  (logic 2.734ns (65.633%)  route 1.431ns (34.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.909 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.259     5.168    video_data_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.515     7.683 r  video_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.683    video_data[8]
    AD14                                                              r  video_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.138ns  (logic 2.701ns (65.268%)  route 1.437ns (34.732%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.112     3.706    video_mux/s_vid_src_sel
    SLICE_X42Y96         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.841 r  video_mux/video_pixel_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.325     5.166    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.490     7.656 r  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     7.656    video_pixel_clk
    W15                                                               r  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.124ns  (logic 2.735ns (66.311%)  route 1.389ns (33.689%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.909 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.217     5.126    video_data_OBUF[8]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.516     7.641 r  video_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.641    video_data[9]
    AD13                                                              r  video_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 2.725ns (67.007%)  route 1.342ns (32.993%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.909 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.169     5.078    video_data_OBUF[8]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.506     7.584 r  video_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.584    video_data[11]
    AC13                                                              r  video_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.936ns  (logic 2.730ns (69.360%)  route 1.206ns (30.640%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.909 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.033     4.942    video_data_OBUF[8]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.511     7.453 r  video_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.453    video_data[12]
    AB12                                                              r  video_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 2.728ns (69.821%)  route 1.179ns (30.179%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.172     3.766    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.891 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.007     4.898    video_data_OBUF[0]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.527     7.425 r  video_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.425    video_data[5]
    W9                                                                r  video_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.870ns  (logic 2.721ns (70.317%)  route 1.149ns (29.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.200ns (routing 1.342ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         2.200     3.518    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.594 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.112     3.706    video_mux/s_vid_src_sel
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.828 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           1.036     4.864    video_data_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.523     7.387 r  video_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.387    video_data[16]
    AC12                                                              r  video_data[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 1.048ns (76.741%)  route 0.318ns (23.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.198ns (routing 0.736ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.198     2.210    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y17         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.249 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.318     2.566    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.009     3.576 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.576    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 1.046ns (76.090%)  route 0.329ns (23.910%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.202ns (routing 0.736ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.202     2.213    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y18         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.252 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.329     2.581    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.007     3.588 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.588    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.337ns (80.525%)  route 0.323ns (19.475%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.088     2.352    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.402 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.235     2.637    video_data_OBUF[0]
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.249     3.886 r  video_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.886    video_data[3]
    AA9                                                               r  video_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.513ns (87.758%)  route 0.211ns (12.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.193ns (routing 0.736ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.193     2.205    reset_power_on_i2c/clk_27m
    SLICE_X39Y15         FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.245 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.211     2.456    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.473     3.928 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     3.928    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.363ns (78.376%)  route 0.376ns (21.624%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.057     2.320    video_mux/s_vid_src_sel
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.370 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.319     2.689    video_data_OBUF[16]
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.275     3.964 r  video_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.964    video_data[21]
    AF10                                                              r  video_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.343ns (77.096%)  route 0.399ns (22.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.088     2.352    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.402 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.311     2.713    video_data_OBUF[0]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.255     3.967 r  video_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.967    video_data[1]
    AB9                                                               r  video_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.353ns (77.015%)  route 0.404ns (22.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.088     2.352    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     2.401 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           0.316     2.716    video_data_OBUF[8]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.266     3.982 r  video_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.982    video_data[15]
    AD8                                                               r  video_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.347ns (76.426%)  route 0.415ns (23.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.057     2.320    video_mux/s_vid_src_sel
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.370 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.359     2.729    video_data_OBUF[16]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.259     3.988 r  video_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.988    video_data[19]
    AE11                                                              r  video_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.336ns (75.394%)  route 0.436ns (24.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.088     2.352    video_mux/s_vid_src_sel
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.402 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.348     2.749    video_data_OBUF[0]
    AA10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.248     3.997 r  video_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.997    video_data[2]
    AA10                                                              r  video_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            video_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.345ns (75.730%)  route 0.431ns (24.270%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.214ns (routing 0.736ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.214     2.226    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.264 r  video_mux/s_vid_src_sel_reg/Q
                         net (fo=7, routed)           0.057     2.320    video_mux/s_vid_src_sel
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.370 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.375     2.745    video_data_OBUF[16]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.257     4.002 r  video_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.002    video_data[23]
    AD9                                                               r  video_data[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 2.628ns (41.235%)  route 3.745ns (58.765%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sysclk_p (IN)
                         net (fo=0)                   0.100     1.784    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     2.855    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.728 f  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.975    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.003 f  video_clk_gen/inst/clkout3_buf/O
                         net (fo=59, routed)          2.173     5.176    video_mux/clk_297m
    SLICE_X42Y96         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     5.286 f  video_mux/video_pixel_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.325     6.611    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.490     9.101 f  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.101    video_pixel_clk
    W15                                                               f  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.034ns  (logic 2.686ns (66.578%)  route 1.348ns (33.422%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.333ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.180     3.500    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.578 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.046     3.624    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.727 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.302     5.029    video_data_OBUF[8]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.505     7.533 r  video_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.533    video_data[10]
    AC14                                                              r  video_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 2.696ns (67.382%)  route 1.305ns (32.618%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.333ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.180     3.500    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.578 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.046     3.624    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.727 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.259     4.985    video_data_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.515     7.500 r  video_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.500    video_data[8]
    AD14                                                              r  video_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_de
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 2.660ns (67.123%)  route 1.303ns (32.877%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.178ns (routing 1.333ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.178     3.498    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.576 r  color_bar_gen/video_active_d0_reg/Q
                         net (fo=1, routed)           0.233     3.809    video_mux/s_video_de
    SLICE_X42Y98         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.899 r  video_mux/video_de_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.070     4.969    video_de_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.492     7.461 r  video_de_OBUF_inst/O
                         net (fo=0)                   0.000     7.461    video_de
    AA15                                                              r  video_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.959ns  (logic 2.697ns (68.106%)  route 1.263ns (31.894%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.333ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.180     3.500    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.578 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.046     3.624    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.727 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.217     4.943    video_data_OBUF[8]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.516     7.459 r  video_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.459    video_data[9]
    AD13                                                              r  video_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 2.687ns (68.858%)  route 1.215ns (31.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.333ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.180     3.500    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.578 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.046     3.624    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.727 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           1.169     4.896    video_data_OBUF[8]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.506     7.402 r  video_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.402    video_data[11]
    AC13                                                              r  video_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.896ns  (logic 2.705ns (69.437%)  route 1.191ns (30.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.172ns (routing 1.333ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.172     3.492    color_bar_gen/clk_297m
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.570 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.184     3.754    video_mux/rgb_r_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.854 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.007     4.860    video_data_OBUF[0]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.527     7.388 r  video_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.388    video_data[5]
    W9                                                                r  video_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.834ns  (logic 2.654ns (69.234%)  route 1.179ns (30.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.180ns (routing 1.333ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.180     3.500    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.580 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.143     3.723    video_mux/rgb_b_reg[0]
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.774 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           1.036     4.810    video_data_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.523     7.333 r  video_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.333    video_data[16]
    AC12                                                              r  video_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.819ns  (logic 2.708ns (70.901%)  route 1.111ns (29.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.172ns (routing 1.333ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.172     3.492    color_bar_gen/clk_297m
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.570 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.184     3.754    video_mux/rgb_r_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.854 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.927     4.781    video_data_OBUF[0]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.530     7.311 r  video_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.311    video_data[6]
    Y8                                                                r  video_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.802ns  (logic 2.707ns (71.201%)  route 1.095ns (28.799%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.179ns (routing 1.333ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          2.179     3.499    color_bar_gen/clk_297m
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.578 r  color_bar_gen/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.111     3.689    video_mux/s_video_vs
    SLICE_X42Y96         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.826 r  video_mux/video_vs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.984     4.810    video_vs_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.491     7.301 r  video_vs_OBUF_inst/O
                         net (fo=0)                   0.000     7.301    video_vs
    Y15                                                               r  video_vs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.328ns (80.079%)  route 0.330ns (19.921%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.192ns (routing 0.724ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.192     2.204    color_bar_gen/clk_297m
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.242 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.095     2.337    video_mux/rgb_r_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     2.378 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.235     2.613    video_data_OBUF[0]
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.249     3.862 r  video_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    video_data[3]
    AA9                                                               r  video_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.338ns (79.653%)  route 0.342ns (20.347%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.244 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.026     2.270    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     2.304 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           0.316     2.620    video_data_OBUF[8]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.266     3.885 r  video_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.885    video_data[15]
    AD8                                                               r  video_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.338ns (77.364%)  route 0.391ns (22.636%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.247 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.072     2.319    video_mux/rgb_b_reg[0]
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.341 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.319     2.660    video_data_OBUF[16]
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.275     3.935 r  video_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.935    video_data[21]
    AF10                                                              r  video_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.334ns (76.667%)  route 0.406ns (23.333%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.192ns (routing 0.724ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.192     2.204    color_bar_gen/clk_297m
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.242 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.095     2.337    video_mux/rgb_r_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     2.378 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.311     2.689    video_data_OBUF[0]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.255     3.943 r  video_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.943    video_data[1]
    AB9                                                               r  video_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.311ns (75.073%)  route 0.435ns (24.927%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.244 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.026     2.270    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     2.304 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           0.409     2.714    video_data_OBUF[8]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.239     3.953 r  video_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.953    video_data[13]
    AB11                                                              r  video_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.322ns (75.418%)  route 0.431ns (24.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.247 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.072     2.319    video_mux/rgb_b_reg[0]
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.341 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.359     2.700    video_data_OBUF[16]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.259     3.959 r  video_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.959    video_data[19]
    AE11                                                              r  video_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.336ns (75.755%)  route 0.428ns (24.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.244 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.026     2.270    video_mux/rgb_g_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     2.304 r  video_mux/video_data_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           0.402     2.706    video_data_OBUF[8]
    AC8                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.264     3.970 r  video_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.970    video_data[14]
    AC8                                                               r  video_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.320ns (74.726%)  route 0.447ns (25.274%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.724ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.195     2.206    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.247 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.072     2.319    video_mux/rgb_b_reg[0]
    SLICE_X42Y96         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.341 r  video_mux/video_data_OBUF[23]_inst_i_1/O
                         net (fo=8, routed)           0.375     2.716    video_data_OBUF[16]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.257     3.973 r  video_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.973    video_data[23]
    AD9                                                               r  video_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.327ns (74.970%)  route 0.443ns (25.030%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.192ns (routing 0.724ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.192     2.204    color_bar_gen/clk_297m
    SLICE_X42Y100        FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.242 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.095     2.337    video_mux/rgb_r_reg[0]
    SLICE_X42Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     2.378 r  video_mux/video_data_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.348     2.726    video_data_OBUF[0]
    AA10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.248     3.973 r  video_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.973    video_data[2]
    AA10                                                              r  video_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.292ns (71.653%)  route 0.511ns (28.347%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.194     2.205    color_bar_gen/clk_297m
    SLICE_X42Y99         FDCE                                         r  color_bar_gen/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.244 r  color_bar_gen/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.075     2.319    video_mux/s_video_hs
    SLICE_X42Y96         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     2.354 r  video_mux/video_hs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.436     2.790    video_hs_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.218     4.008 r  video_hs_OBUF_inst/O
                         net (fo=0)                   0.000     4.008    video_hs
    AB15                                                              r  video_hs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_mux/s_vid_src_sel_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 0.515ns (15.172%)  route 2.877ns (84.828%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.960ns (routing 1.218ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          2.877     3.391    video_mux/AR[0]
    SLICE_X42Y96         FDCE                                         f  video_mux/s_vid_src_sel_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.960     3.809    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C

Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 1.247ns (62.734%)  route 0.741ns (37.266%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.936ns (routing 1.218ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.741     1.988    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.936     3.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 1.245ns (63.041%)  route 0.730ns (36.959%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.936ns (routing 1.218ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.245     1.245 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.245 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.730     1.975    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.936     3.785    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.824ns (71.477%)  route 0.329ns (28.523%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.329     1.153    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.822ns (70.263%)  route 0.348ns (29.737%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.366ns (routing 0.825ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.170    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.366     2.036    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y19         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_mux/s_vid_src_sel_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.150ns (10.041%)  route 1.340ns (89.959%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.377ns (routing 0.825ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.340     1.490    video_mux/AR[0]
    SLICE_X42Y96         FDCE                                         f  video_mux/s_vid_src_sel_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=150, routed)         1.377     2.048    video_mux/CLK
    SLICE_X42Y96         FDCE                                         r  video_mux/s_vid_src_sel_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.515ns (14.572%)  route 3.017ns (85.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.017     3.531    color_bar_gen/AR[0]
    SLICE_X40Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.515ns (14.572%)  route 3.017ns (85.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.017     3.531    color_bar_gen/AR[0]
    SLICE_X40Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.515ns (14.572%)  route 3.017ns (85.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.017     3.531    color_bar_gen/AR[0]
    SLICE_X41Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X41Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.515ns (14.572%)  route 3.017ns (85.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.017     3.531    color_bar_gen/AR[0]
    SLICE_X41Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X41Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.515ns (14.572%)  route 3.017ns (85.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.939ns (routing 1.211ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.017     3.531    color_bar_gen/AR[0]
    SLICE_X40Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.939     3.789    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/vs_reg_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 0.515ns (14.576%)  route 3.016ns (85.424%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          3.016     3.530    color_bar_gen/AR[0]
    SLICE_X40Y97         FDCE                                         f  color_bar_gen/vs_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     3.791    color_bar_gen/clk_297m
    SLICE_X40Y97         FDCE                                         r  color_bar_gen/vs_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.515ns (14.677%)  route 2.991ns (85.323%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          2.991     3.506    color_bar_gen/AR[0]
    SLICE_X41Y98         FDCE                                         f  color_bar_gen/h_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     3.791    color_bar_gen/clk_297m
    SLICE_X41Y98         FDCE                                         r  color_bar_gen/h_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.515ns (14.677%)  route 2.991ns (85.323%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          2.991     3.506    color_bar_gen/AR[0]
    SLICE_X40Y98         FDCE                                         f  color_bar_gen/h_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     3.791    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.515ns (14.677%)  route 2.991ns (85.323%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          2.991     3.506    color_bar_gen/AR[0]
    SLICE_X40Y98         FDCE                                         f  color_bar_gen/h_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     3.791    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 0.515ns (14.677%)  route 2.991ns (85.323%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.941ns (routing 1.211ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          2.991     3.506    color_bar_gen/AR[0]
    SLICE_X40Y98         FDCE                                         f  color_bar_gen/v_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.941     3.791    color_bar_gen/clk_297m
    SLICE_X40Y98         FDCE                                         r  color_bar_gen/v_active_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.150ns (11.494%)  route 1.152ns (88.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.350ns (routing 0.808ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.152     1.301    color_bar_gen/AR[0]
    SLICE_X39Y98         FDCE                                         f  color_bar_gen/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.350     2.021    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.150ns (11.494%)  route 1.152ns (88.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.808ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.152     1.301    color_bar_gen/AR[0]
    SLICE_X39Y98         FDCE                                         f  color_bar_gen/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.346     2.017    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.150ns (11.494%)  route 1.152ns (88.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.808ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.152     1.301    color_bar_gen/AR[0]
    SLICE_X39Y98         FDCE                                         f  color_bar_gen/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.346     2.017    color_bar_gen/clk_297m
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/video_active_d0_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.150ns (11.293%)  route 1.175ns (88.707%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.347ns (routing 0.808ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.175     1.325    color_bar_gen/AR[0]
    SLICE_X42Y98         FDCE                                         f  color_bar_gen/video_active_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.347     2.018    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/video_active_d0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_b_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.150ns (11.284%)  route 1.176ns (88.716%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.349ns (routing 0.808ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.176     1.326    color_bar_gen/AR[0]
    SLICE_X42Y98         FDCE                                         f  color_bar_gen/rgb_b_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.349     2.020    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_g_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.150ns (11.284%)  route 1.176ns (88.716%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.349ns (routing 0.808ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.176     1.326    color_bar_gen/AR[0]
    SLICE_X42Y98         FDCE                                         f  color_bar_gen/rgb_g_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.349     2.020    color_bar_gen/clk_297m
    SLICE_X42Y98         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.150ns (11.059%)  route 1.203ns (88.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.808ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.203     1.353    color_bar_gen/AR[0]
    SLICE_X39Y99         FDCE                                         f  color_bar_gen/v_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.343     2.014    color_bar_gen/clk_297m
    SLICE_X39Y99         FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.150ns (11.059%)  route 1.203ns (88.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.808ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.203     1.353    color_bar_gen/AR[0]
    SLICE_X39Y99         FDCE                                         f  color_bar_gen/v_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.343     2.014    color_bar_gen/clk_297m
    SLICE_X39Y99         FDCE                                         r  color_bar_gen/v_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.150ns (11.059%)  route 1.203ns (88.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.808ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.203     1.353    color_bar_gen/AR[0]
    SLICE_X39Y99         FDCE                                         f  color_bar_gen/v_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.343     2.014    color_bar_gen/clk_297m
    SLICE_X39Y99         FDCE                                         r  color_bar_gen/v_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.150ns (10.891%)  route 1.224ns (89.109%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.808ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=60, routed)          1.224     1.373    color_bar_gen/AR[0]
    SLICE_X39Y100        FDCE                                         f  color_bar_gen/h_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=59, routed)          1.344     2.015    color_bar_gen/clk_297m
    SLICE_X39Y100        FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C





