

================================================================
== Vivado HLS Report for 'call_1'
================================================================
* Date:           Mon Mar 16 18:02:59 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      5.01|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2071917|  2071917|  2071918|  2071918| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |                           |                        |      Latency      |      Interval     | Pipeline|
        |          Instance         |         Module         |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |call_Loop_LB2D_buf_p_1_U0  |call_Loop_LB2D_buf_p_1  |  2071917|  2071917|  2071917|  2071917|   none  |
        |call_Loop_LB2D_shift_1_U0  |call_Loop_LB2D_shift_1  |  2068918|  2068918|  2068918|  2068918|   none  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       0|      1|
|Instance         |        4|      -|     391|    316|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     391|    321|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+------------------------+---------+-------+-----+-----+
    |call_Loop_LB2D_buf_p_1_U0  |call_Loop_LB2D_buf_p_1  |        4|      0|  209|  169|
    |call_Loop_LB2D_shift_1_U0  |call_Loop_LB2D_shift_1  |        0|      0|  182|  147|
    +---------------------------+------------------------+---------+-------+-----+-----+
    |Total                      |                        |        4|      0|  391|  316|
    +---------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |slice_stream_V_value_U  |        0|  0|   1|     1|   64|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  0|   1|     1|   64|       64|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |call_Loop_LB2D_buf_p_1_U0_start_full_n  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|   4|           2|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|in_stream_V_value_V_dout     |  in |   32|   ap_fifo  |  in_stream_V_value_V |    pointer   |
|in_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_V_value_V |    pointer   |
|in_stream_V_value_V_read     | out |    1|   ap_fifo  |  in_stream_V_value_V |    pointer   |
|out_stream_V_value_V_din     | out |  128|   ap_fifo  | out_stream_V_value_V |    pointer   |
|out_stream_V_value_V_full_n  |  in |    1|   ap_fifo  | out_stream_V_value_V |    pointer   |
|out_stream_V_value_V_write   | out |    1|   ap_fifo  | out_stream_V_value_V |    pointer   |
|ap_clk                       |  in |    1| ap_ctrl_hs |        call.1        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        call.1        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        call.1        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        call.1        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        call.1        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        call.1        | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        call.1        | return value |
+-----------------------------+-----+-----+------------+----------------------+--------------+

