/* FIG MODEL EXAMPLE
   FOR PARSER TESTING PORPOUSE 
   RaÃºl Monti 2015
    */



MODULE modone


VARS


    clock clockone =  Normal(1,1);
    clock clocktwo = Exponential(3);
    clock clockfour= Uniform(6,2);
    clock cc=        Normal(2,-2);
    bool v = false;
    int [3..33] a  = 2;
    bool c = false || true;
    bool b = false;
    int [0..2] t = 0;

TRANS

    /* Some transition that * represents / something. */
    [b!] -3 > 4 && t==1 : cc ->  t = t+1   : cc;
    [a?] a == - 9 -> t = 1;
    [a?] a == 9 -> a = 9;




MODULE modthree

VARS
    clock clockthree= /* This clock has exponential delay. */
                Exponential(2);
    clock clockfour = Normal(-1,-2);
    int [1..16] ii = 6;

TRANS

    [c] : clockthree -> ;
    [b] : clockfour -> : clockfour;



PROPERTY prop1 : 3/2 > modthree.clockthree +1 && false;
PROPERTY prop2 : false ;
