// Seed: 2879923842
module module_0;
  supply1 id_1, id_2;
  assign module_1.id_6 = 0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri id_2,
    output supply0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7
);
  assign id_3 = 1;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1'b0;
  tri0 id_8 = id_1 == 1;
  assign module_0.id_1 = 0;
  wire id_9;
  wire id_10;
endmodule
