#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b96ff89560 .scope module, "memtest" "memtest" 2 2;
 .timescale -9 -9;
P_0x55b96ff8ae20 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0x55b96ffaf8f0_0 .var "addr", 9 0;
v0x55b96ffaf9d0_0 .var "clock", 0 0;
v0x55b96ffafa70_0 .var "reset", 0 0;
v0x55b96ffafb10_0 .var "total_cycle", 31 0;
E_0x55b96ff49d70 .event posedge, v0x55b96ffaf750_0, v0x55b96ffaeb60_0;
S_0x55b96ff8ef20 .scope module, "readmem" "readmem_test" 2 49, 3 1 0, S_0x55b96ff89560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "io_rdAddr"
    .port_info 3 /OUTPUT 32 "io_rdData"
    .port_info 4 /INPUT 1 "io_wrEna"
    .port_info 5 /INPUT 32 "io_wrData"
    .port_info 6 /INPUT 10 "io_wrAddr"
L_0x55b96ffafe80 .functor BUFZ 32, L_0x55b96ffafc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fbbdb199168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55b96ffaff40 .functor BUFZ 32, o0x7fbbdb199168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fbbdb199138 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
L_0x55b96ffaffb0 .functor BUFZ 10, o0x7fbbdb199138, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fbbdb1500f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b96ffb0110 .functor BUFZ 1, L_0x7fbbdb1500f0, C4<0>, C4<0>, C4<0>;
L_0x55b96ffb01d0 .functor BUFZ 32, L_0x55b96ffafe80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b96ff8f0a0_0 .net *"_s4", 31 0, L_0x55b96ffafc40;  1 drivers
v0x55b96ffae9c0_0 .net *"_s6", 11 0, L_0x55b96ffafd40;  1 drivers
L_0x7fbbdb150060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b96ffaeaa0_0 .net *"_s9", 1 0, L_0x7fbbdb150060;  1 drivers
v0x55b96ffaeb60_0 .net "clock", 0 0, v0x55b96ffaf9d0_0;  1 drivers
v0x55b96ffaec20_0 .net "io_rdAddr", 9 0, v0x55b96ffaf8f0_0;  1 drivers
v0x55b96ffaed50_0 .net "io_rdData", 31 0, L_0x55b96ffb01d0;  1 drivers
v0x55b96ffaee30_0 .net "io_wrAddr", 9 0, o0x7fbbdb199138;  0 drivers
v0x55b96ffaef10_0 .net "io_wrData", 31 0, o0x7fbbdb199168;  0 drivers
v0x55b96ffaeff0_0 .net "io_wrEna", 0 0, L_0x7fbbdb1500f0;  1 drivers
v0x55b96ffaf0b0 .array "mem", 1023 0, 31 0;
v0x55b96ffaf170_0 .net "mem_MPORT_1_addr", 9 0, L_0x55b96ffaffb0;  1 drivers
v0x55b96ffaf250_0 .net "mem_MPORT_1_data", 31 0, L_0x55b96ffaff40;  1 drivers
L_0x7fbbdb150018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7fbbdb199228 .resolv tri, L_0x7fbbdb150018, L_0x55b96ffb0110;
v0x55b96ffaf330_0 .net8 "mem_MPORT_1_en", 0 0, RS_0x7fbbdb199228;  2 drivers
L_0x7fbbdb1500a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b96ffaf3f0_0 .net "mem_MPORT_1_mask", 0 0, L_0x7fbbdb1500a8;  1 drivers
v0x55b96ffaf4b0_0 .net "mem_MPORT_addr", 9 0, v0x55b96ffaf590_0;  1 drivers
v0x55b96ffaf590_0 .var "mem_MPORT_addr_pipe_0", 9 0;
v0x55b96ffaf670_0 .net "mem_MPORT_data", 31 0, L_0x55b96ffafe80;  1 drivers
v0x55b96ffaf750_0 .net "reset", 0 0, v0x55b96ffafa70_0;  1 drivers
E_0x55b96ff49b20 .event posedge, v0x55b96ffaeb60_0;
L_0x55b96ffafc40 .array/port v0x55b96ffaf0b0, L_0x55b96ffafd40;
L_0x55b96ffafd40 .concat [ 10 2 0 0], v0x55b96ffaf590_0, L_0x7fbbdb150060;
    .scope S_0x55b96ff8ef20;
T_0 ;
    %wait E_0x55b96ff49b20;
    %load/vec4 v0x55b96ffaf330_0;
    %load/vec4 v0x55b96ffaf3f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b96ffaf250_0;
    %load/vec4 v0x55b96ffaf170_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b96ffaf0b0, 0, 4;
T_0.0 ;
    %load/vec4 v0x55b96ffaec20_0;
    %assign/vec4 v0x55b96ffaf590_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b96ff8ef20;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55b96ff89560;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96ffaf9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b96ffafa70_0, 0, 1;
    %vpi_call 2 18 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b96ff89560 {0 0 0};
    %vpi_call 2 20 "$readmemh", "./mem.txt", v0x55b96ffaf0b0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b96ffafa70_0, 0, 1;
    %vpi_call 2 26 "$display", "\012 simulation begin: \012" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b96ffaf8f0_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x55b96ffaf8f0_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x55b96ffaf8f0_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x55b96ffaf8f0_0, 0, 10;
    %end;
    .thread T_2;
    .scope S_0x55b96ff89560;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x55b96ffaf9d0_0;
    %inv;
    %store/vec4 v0x55b96ffaf9d0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x55b96ff89560;
T_4 ;
    %wait E_0x55b96ff49d70;
    %load/vec4 v0x55b96ffafa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b96ffafb10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b96ffafb10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b96ffafb10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./memtest.v";
    "./readmem_test.v";
