/*******************************************************************
*
* Copyright 2016-2024, Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
*
* This software, including source code, documentation and related
* materials ("Software") is owned by Cypress Semiconductor Corporation
* or one of its affiliates ("Cypress") and is protected by and subject to
* worldwide patent protection (United States and foreign),
* United States copyright laws and international treaty provisions.
* Therefore, you may use this Software only as provided in the license
* agreement accompanying the software package from which you
* obtained this Software ("EULA").
* If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
* non-transferable license to copy, modify, and compile the Software
* source code solely for use in connection with Cypress's
* integrated circuit products.  Any reproduction, modification, translation,
* compilation, or representation of this Software except as specified
* above is prohibited without the express written permission of Cypress.
*
* Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress
* reserves the right to make changes to the Software without notice. Cypress
* does not assume any liability arising out of the application or use of the
* Software or any product or circuit described in the Software. Cypress does
* not authorize its products for use in any products where a malfunction or
* failure of the Cypress product may reasonably be expected to result in
* significant property damage, injury or death ("High Risk Product"). By
* including Cypress's product in a High Risk Product, the manufacturer
* of such system or application assumes all risk of such use and in doing
* so agrees to indemnify Cypress against all liability.
*
********************************************************************
*/

/** @file
*
* Define functions to access Spiffy driver
*/
#ifndef __SPIFFYD_DRIVER_H__
#define __SPIFFYD_DRIVER_H__

#include "spiffy.h"
#include "hidddriversconfig.h"


/**  \addtogroup SpiffyDriver
* \ingroup HardwareDrivers
*/
/*! @{ */
/**
* Defines a spiffy driver class.
* Applications use this driver to obtain the status from
* and control the behavior of the spiffy driver. This driver
* only offers services for clock control, mode control and data
* transfer operations. The application is responsible for
* generating the slave/chip select signals. This could be done
* by mapping a GPIO pin for each slave the application wants to
* control. All data transfer operations (half/full duplex)
* operations provided by this driver assume that the desired
* slave has already been selected and will remain selected
* throughout the duration of the transaction.
*/

/// Number of spiffy blocks.
typedef enum SpiffyInstance
{
    SPIFFYD_1  = 0,
    SPIFFYD_2  = 1,
    MAX_SPIFFYS = 2
}SpiffyInstance;

///
///  Available conbination for SPI 1 support
///

// Coding format:
//
// Master Mode : Always begin with MASTER2
//
// MASTER2_P[cc]_CLK_P[oo]_MOSI_P[ii]_MISO
//
// where
//   cc : Clock port number
//  oo : MOSI port number
//  ii : MISO port number
//
//
// Slave Mode : Always begin with S2
//
// SLAVE2_P[ss]_CS_P[cc]_CLK_P[oo]_MOSI_P[ii]_MISO
//
// where
//  ss : CS port number
//  cc : Clock port number
//  oo : MOSI port number
//  ii : MISO port number
//
//

typedef enum Spi1MasterGpioConfigType
{
    //SPIFFI_1 Master Mode
    MASTER1_P24_MISO = (int)0xe0e1e218,
    MASTER1_P26_MISO = (int)0xe0e1e21a,
    MASTER1_P32_MISO = (int)0xe0e1e220,
    MASTER1_P39_MISO = (int)0xe0e1e227,

} Spi1MasterGpioConfigType;

///
/// All the available GPIO combinations for SPI-2 Master mode.
///
typedef enum Spi2MasterGpioConfigType
{

    //Generate SPIFFY-2 available combinations
    //SPIFFY-2 Master Mode
    MASTER2_P03_CLK_P00_MOSI_P01_MISO = 0x00030001,
    MASTER2_P03_CLK_P00_MOSI_P05_MISO = 0x00030005,
    MASTER2_P03_CLK_P02_MOSI_P01_MISO = 0x00030201,
    MASTER2_P03_CLK_P02_MOSI_P05_MISO = 0x00030205,
    MASTER2_P03_CLK_P04_MOSI_P01_MISO = 0x00030401,
    MASTER2_P03_CLK_P04_MOSI_P05_MISO = 0x00030405,
    MASTER2_P03_CLK_P27_MOSI_P01_MISO = 0x00031b01,
    MASTER2_P03_CLK_P27_MOSI_P05_MISO = 0x00031b05,
    MASTER2_P03_CLK_P38_MOSI_P01_MISO = 0x00032601,
    MASTER2_P03_CLK_P38_MOSI_P05_MISO = 0x00032605,
    MASTER2_P07_CLK_P00_MOSI_P01_MISO = 0x00070001,
    MASTER2_P07_CLK_P00_MOSI_P05_MISO = 0x00070005,
    MASTER2_P07_CLK_P02_MOSI_P01_MISO = 0x00070201,
    MASTER2_P07_CLK_P02_MOSI_P05_MISO = 0x00070205,
    MASTER2_P07_CLK_P04_MOSI_P01_MISO = 0x00070401,
    MASTER2_P07_CLK_P04_MOSI_P05_MISO = 0x00070405,
    MASTER2_P07_CLK_P27_MOSI_P01_MISO = 0x00071b01,
    MASTER2_P07_CLK_P27_MOSI_P05_MISO = 0x00071b05,
    MASTER2_P07_CLK_P38_MOSI_P01_MISO = 0x00072601,
    MASTER2_P07_CLK_P38_MOSI_P05_MISO = 0x00072605,
    MASTER2_P24_CLK_P00_MOSI_P25_MISO = 0x00180019,
    MASTER2_P24_CLK_P02_MOSI_P25_MISO = 0x00180219,
    MASTER2_P24_CLK_P04_MOSI_P25_MISO = 0x00180419,
    MASTER2_P24_CLK_P27_MOSI_P25_MISO = 0x00181b19,
    MASTER2_P24_CLK_P38_MOSI_P25_MISO = 0x00182619,
    MASTER2_P36_CLK_P00_MOSI_P25_MISO = 0x00240019,
    MASTER2_P36_CLK_P02_MOSI_P25_MISO = 0x00240219,
    MASTER2_P36_CLK_P04_MOSI_P25_MISO = 0x00240419,
    MASTER2_P36_CLK_P27_MOSI_P25_MISO = 0x00241b19,
    MASTER2_P36_CLK_P38_MOSI_P25_MISO = 0x00242619,
    //Total SPIFFYD_2 Master Available combinations=30
} Spi2MasterGpioConfigType;


///
/// All the available GPIO combinations for SPI-2 SLAVE mode.
///
typedef enum Spi2SlaveGpioConfigType
{
    //SPIFFY-2 Slave available combinations
    SLAVE2_P02_CS_P03_CLK_P00_MOSI_P01_MISO = 0x02030001,
    SLAVE2_P02_CS_P03_CLK_P00_MOSI_P05_MISO = 0x02030005,
    SLAVE2_P02_CS_P03_CLK_P00_MOSI_P25_MISO = 0x02030019,
    SLAVE2_P02_CS_P03_CLK_P04_MOSI_P01_MISO = 0x02030401,
    SLAVE2_P02_CS_P03_CLK_P04_MOSI_P05_MISO = 0x02030405,
    SLAVE2_P02_CS_P03_CLK_P04_MOSI_P25_MISO = 0x02030419,
    SLAVE2_P02_CS_P07_CLK_P00_MOSI_P01_MISO = 0x02070001,
    SLAVE2_P02_CS_P07_CLK_P00_MOSI_P05_MISO = 0x02070005,
    SLAVE2_P02_CS_P07_CLK_P00_MOSI_P25_MISO = 0x02070019,
    SLAVE2_P02_CS_P07_CLK_P04_MOSI_P01_MISO = 0x02070401,
    SLAVE2_P02_CS_P07_CLK_P04_MOSI_P05_MISO = 0x02070405,
    SLAVE2_P02_CS_P07_CLK_P04_MOSI_P25_MISO = 0x02070419,
    SLAVE2_P06_CS_P03_CLK_P00_MOSI_P01_MISO = 0x06030001,
    SLAVE2_P06_CS_P03_CLK_P00_MOSI_P05_MISO = 0x06030005,
    SLAVE2_P06_CS_P03_CLK_P00_MOSI_P25_MISO = 0x06030019,
    SLAVE2_P06_CS_P03_CLK_P04_MOSI_P01_MISO = 0x06030401,
    SLAVE2_P06_CS_P03_CLK_P04_MOSI_P05_MISO = 0x06030405,
    SLAVE2_P06_CS_P03_CLK_P04_MOSI_P25_MISO = 0x06030419,
    SLAVE2_P06_CS_P07_CLK_P00_MOSI_P01_MISO = 0x06070001,
    SLAVE2_P06_CS_P07_CLK_P00_MOSI_P05_MISO = 0x06070005,
    SLAVE2_P06_CS_P07_CLK_P00_MOSI_P25_MISO = 0x06070019,
    SLAVE2_P06_CS_P07_CLK_P04_MOSI_P01_MISO = 0x06070401,
    SLAVE2_P06_CS_P07_CLK_P04_MOSI_P05_MISO = 0x06070405,
    SLAVE2_P06_CS_P07_CLK_P04_MOSI_P25_MISO = 0x06070419,
    SLAVE2_P26_CS_P24_CLK_P27_MOSI_P01_MISO = 0x1a181b01,
    SLAVE2_P26_CS_P24_CLK_P27_MOSI_P05_MISO = 0x1a181b05,
    SLAVE2_P26_CS_P24_CLK_P27_MOSI_P25_MISO = 0x1a181b19,
    SLAVE2_P26_CS_P24_CLK_P33_MOSI_P01_MISO = 0x1a182101,
    SLAVE2_P26_CS_P24_CLK_P33_MOSI_P05_MISO = 0x1a182105,
    SLAVE2_P26_CS_P24_CLK_P33_MOSI_P25_MISO = 0x1a182119,
    SLAVE2_P26_CS_P24_CLK_P38_MOSI_P01_MISO = 0x1a182601,
    SLAVE2_P26_CS_P24_CLK_P38_MOSI_P05_MISO = 0x1a182605,
    SLAVE2_P26_CS_P24_CLK_P38_MOSI_P25_MISO = 0x1a182619,
    SLAVE2_P26_CS_P36_CLK_P27_MOSI_P01_MISO = 0x1a241b01,
    SLAVE2_P26_CS_P36_CLK_P27_MOSI_P05_MISO = 0x1a241b05,
    SLAVE2_P26_CS_P36_CLK_P27_MOSI_P25_MISO = 0x1a241b19,
    SLAVE2_P26_CS_P36_CLK_P33_MOSI_P01_MISO = 0x1a242101,
    SLAVE2_P26_CS_P36_CLK_P33_MOSI_P05_MISO = 0x1a242105,
    SLAVE2_P26_CS_P36_CLK_P33_MOSI_P25_MISO = 0x1a242119,
    SLAVE2_P26_CS_P36_CLK_P38_MOSI_P01_MISO = 0x1a242601,
    SLAVE2_P26_CS_P36_CLK_P38_MOSI_P05_MISO = 0x1a242605,
    SLAVE2_P26_CS_P36_CLK_P38_MOSI_P25_MISO = 0x1a242619,
    SLAVE2_P32_CS_P24_CLK_P27_MOSI_P01_MISO = 0x20181b01,
    SLAVE2_P32_CS_P24_CLK_P27_MOSI_P05_MISO = 0x20181b05,
    SLAVE2_P32_CS_P24_CLK_P27_MOSI_P25_MISO = 0x20181b19,
    SLAVE2_P32_CS_P24_CLK_P33_MOSI_P01_MISO = 0x20182101,
    SLAVE2_P32_CS_P24_CLK_P33_MOSI_P05_MISO = 0x20182105,
    SLAVE2_P32_CS_P24_CLK_P33_MOSI_P25_MISO = 0x20182119,
    SLAVE2_P32_CS_P24_CLK_P38_MOSI_P01_MISO = 0x20182601,
    SLAVE2_P32_CS_P24_CLK_P38_MOSI_P05_MISO = 0x20182605,
    SLAVE2_P32_CS_P24_CLK_P38_MOSI_P25_MISO = 0x20182619,
    SLAVE2_P32_CS_P36_CLK_P27_MOSI_P01_MISO = 0x20241b01,
    SLAVE2_P32_CS_P36_CLK_P27_MOSI_P05_MISO = 0x20241b05,
    SLAVE2_P32_CS_P36_CLK_P27_MOSI_P25_MISO = 0x20241b19,
    SLAVE2_P32_CS_P36_CLK_P33_MOSI_P01_MISO = 0x20242101,
    SLAVE2_P32_CS_P36_CLK_P33_MOSI_P05_MISO = 0x20242105,
    SLAVE2_P32_CS_P36_CLK_P33_MOSI_P25_MISO = 0x20242119,
    SLAVE2_P32_CS_P36_CLK_P38_MOSI_P01_MISO = 0x20242601,
    SLAVE2_P32_CS_P36_CLK_P38_MOSI_P05_MISO = 0x20242605,
    SLAVE2_P32_CS_P36_CLK_P38_MOSI_P25_MISO = 0x20242619,
    SLAVE2_P39_CS_P24_CLK_P27_MOSI_P01_MISO = 0x27181b01,
    SLAVE2_P39_CS_P24_CLK_P27_MOSI_P05_MISO = 0x27181b05,
    SLAVE2_P39_CS_P24_CLK_P27_MOSI_P25_MISO = 0x27181b19,
    SLAVE2_P39_CS_P24_CLK_P33_MOSI_P01_MISO = 0x27182101,
    SLAVE2_P39_CS_P24_CLK_P33_MOSI_P05_MISO = 0x27182105,
    SLAVE2_P39_CS_P24_CLK_P33_MOSI_P25_MISO = 0x27182119,
    SLAVE2_P39_CS_P24_CLK_P38_MOSI_P01_MISO = 0x27182601,
    SLAVE2_P39_CS_P24_CLK_P38_MOSI_P05_MISO = 0x27182605,
    SLAVE2_P39_CS_P24_CLK_P38_MOSI_P25_MISO = 0x27182619,
    SLAVE2_P39_CS_P36_CLK_P27_MOSI_P01_MISO = 0x27241b01,
    SLAVE2_P39_CS_P36_CLK_P27_MOSI_P05_MISO = 0x27241b05,
    SLAVE2_P39_CS_P36_CLK_P27_MOSI_P25_MISO = 0x27241b19,
    SLAVE2_P39_CS_P36_CLK_P33_MOSI_P01_MISO = 0x27242101,
    SLAVE2_P39_CS_P36_CLK_P33_MOSI_P05_MISO = 0x27242105,
    SLAVE2_P39_CS_P36_CLK_P33_MOSI_P25_MISO = 0x27242119,
    SLAVE2_P39_CS_P36_CLK_P38_MOSI_P01_MISO = 0x27242601,
    SLAVE2_P39_CS_P36_CLK_P38_MOSI_P05_MISO = 0x27242605,
    SLAVE2_P39_CS_P36_CLK_P38_MOSI_P25_MISO = 0x27242619,
    //Total SPIFFYD_2 Slave Available combinations=78
} Spi2SlaveGpioConfigType;

enum
{
    MASTER2_CONFIG = 1,
    SLAVE2_CONFIG  = 2,
};

/// Type Definitions
typedef enum SPI_ENDIAN
{
    /// Transmit most significant bit first
    SPI_MSB_FIRST,
    /// Transmit least significant bit first
    SPI_LSB_FIRST
} SPI_ENDIAN;

/// Slave Select mode (output from master)
typedef enum SPI_SS_MODE
{
    /// Slave select normal
    SPI_SS_NORMAL,
    /// Slave select goes inactive between bytes
    SPI_SS_INACTIVE_BTW_BYTES
}SPI_SS_MODE;

/// Slave select polarity (output from master)
typedef enum SPI_SS_POLARITY
{
    /// Slave select active low
    SPI_SS_ACTIVE_LOW,
    /// Slave select active high
    SPI_SS_ACTIVE_HIGH,
}SPI_SS_POLARITY;

/// Clock polarity and phase
/// If CPOL=0, base value of the clock is zero
/// If CPOL=1, base value of the clock is one
/// If CPHA=0, sample on leading (first) clock edge
/// If CPHA=1, sample on trailing (second) clock edge
typedef enum SPI_MODE
{
    /// CPOL = 0, CPHA = 0
    /// Data read on clock's rising edge, data changed on a falling edge
    SPI_MODE_0,
    /// CPOL = 0, CPHA = 1
    /// Data read on clock's falling edge, data changed on a rising edge
    SPI_MODE_1,
    /// CPOL = 1, CPHA = 0
    /// Data read on clock's falling edge, data changed on a rising edge
    SPI_MODE_2,
    /// CPOL = 1, CPHA = 1
    /// Data read on clock's rising edge, data changed on a falling edge
    SPI_MODE_3
}SPI_MODE;

// pull configure for input-pin
// - Master input pin
//      -- MISO
//
// - Slave Input pin
//      -- CLOCK
//      -- MOSI
//      -- CS
enum
{
    INPUT_PIN_PULL_UP   = 0x0400, // pull up for MISO if master mode,for MOSI if Slave mode
    INPUT_PIN_PULL_DOWN = 0x0200, // pull DOWN for MISO if master mode,for MOSI if Slave mode
    INPUT_PIN_FLOATING  = 0x0,    // FLOAT for MISO if master mode,for MOSI if Slave mode
};

//
// bit[31:24] o fSPIFFYD_PORT_COMBINATION_CONFIG
// will be use as spiffy-1master/spiffy-2master/spiffy-2slave
// mode selection
//
//
enum
{
    SPIFFYD_CS_SHIFT     = 24,
    SPIFFYD_CLK_SHIFT    = 16,
    SPIFFYD_MOSI_SHIFT   = 8,
    SPIFFYD_MISO_SHIFT   = 0,
    SPIFFYD_PIN_MASK     = 0xff,
};

// internal use for iocfg_premux MASK
enum
{
    SPIFFYD_BIT_11      =            (1<<11),
    SPIFFYD_BIT_10      =            (1<<10),
    SPIFFYD_BIT_8       =            (1<<8),
    SPIFFYD_BIT_7       =            (1<<7),
    SPIFFYD_BIT_6       =            (1<<6),
    SPIFFYD_BIT_5       =            (1<<5),
    SPIFFYD_BIT_4       =            (1<<4),
    SPIFFYD_BIT_3       =            (1<<3),
    SPIFFYD_BIT_2       =            (1<<2),
    SPIFFYD_BIT_0       =            (1<<0),

    MASTER_2_CLOCK_IOPREMUX_MASK    =  ((SPIFFYD_BIT_8) | (SPIFFYD_BIT_11)),
    MASTER_2_MISO_IOPREMUX_MASK     =   SPIFFYD_BIT_10,
    SLAVE_2_CLOCK_IOPREMUX_MASK     =  ((SPIFFYD_BIT_8) | (SPIFFYD_BIT_11)),

    MASTER1_MISO_IOPREMUX_MASK      =   (SPIFFYD_BIT_7 | SPIFFYD_BIT_6),
    SLAVE_2_MOSI_IOPREMUX_MASK      =   (SPIFFYD_BIT_4 | SPIFFYD_BIT_5),
    SLAVE_2_CS_IOPREMUX_MASK        =   (SPIFFYD_BIT_3 | SPIFFYD_BIT_2),

    // iocfg_premux[10]	Spiffy2 master MISO input routing
    //	MISO from P5 when iocfg_premux[11]=1 and iocfg_premux[10]=1
    //	MISO from P1 when iocfg_premux[11]=1 and iocfg_premux[10]=0
    //    else MISO from P25.
    IOCFG_PREMUX_MISO_ROUTING_P5        =  SPIFFYD_BIT_10,

    //
    //iocfg_premux[3:2]	Spiffy2 slave Chip Select input routing
    //	When low lhl pad bank selected (see iocfg_premux[11]),
    //		2'b00	CS from P2
    //		2'b01	CS from P6
    //		else    RESERVED
    //	When high lhl pad bank selected,
    //		2'b00	CS from P26
    //		2'b01	CS from P32
    //		2'b10	CS from P39
    //		2'b11	RESERVED

    // not modify iocfg_premux[11] in miso configuration
    // let clock configure handle this bit
    IOCFG_PREMUX_CS_ROUTING_P2          =  0,
    IOCFG_PREMUX_CS_ROUTING_P6          =  SPIFFYD_BIT_2,
    IOCFG_PREMUX_CS_ROUTING_P26         =  0,
    IOCFG_PREMUX_CS_ROUTING_P32         =  SPIFFYD_BIT_2,
    IOCFG_PREMUX_CS_ROUTING_P39         =  SPIFFYD_BIT_3,

    //iocfg_premux[7:6]	Spiffy1 master MISO input routing
    //	2'b00	MISO from P24
    //	2'b01	MISO from P26
    //	2'b10	MISO from P32
    //	2'b11	MISO from P39

    IOCFG_PREMUX_MISO_ROUTING_P24       =  0,
    IOCFG_PREMUX_MISO_ROUTING_P26       =  SPIFFYD_BIT_6,  //2'b01
    IOCFG_PREMUX_MISO_ROUTING_P32       =  SPIFFYD_BIT_7,  //2'b10
    IOCFG_PREMUX_MISO_ROUTING_P39       =  (SPIFFYD_BIT_6|SPIFFYD_BIT_7),

    //
    //	iocfg_premux[8]		Spiffy2 input (slave) or feedback (master) clock routing
    //		SCLK from P7 when iocfg_premux[11]=1 and iocfg_premux[8]=1
    //		SCLK from P3 when iocfg_premux[11]=1 and iocfg_premux[8]=0
    //		SCLK from P36 when iocfg_premux[11]=0 and iocfg_premux[8]=1
    //		SCLK from P24 when iocfg_premux[11]=0 and iocfg_premux[8]=0
    //
    //		When spiffy2 is master, SCLK above must be programmed to match
    //		the pad choice programming (iocfg_PX) for SCLK output.
    //

    IOCFG_PREMUX_CLK_ROUTING_P7         = (SPIFFYD_BIT_8 | SPIFFYD_BIT_11),
    IOCFG_PREMUX_CLK_ROUTING_P3         = SPIFFYD_BIT_11,
    IOCFG_PREMUX_CLK_ROUTING_P36        = SPIFFYD_BIT_8,
    IOCFG_PREMUX_CLK_ROUTING_P24        =   0,

    //
    //iocfg_premux[5:4]	Spiffy2 slave MOSI input routing
    //	When low lhl pad bank selected (see iocfg_premux[11]),
    //		2'b00	MOSI from P0
    //		2'b01	MOSI from P4
    //		else    RESERVED
    //	When high lhl pad bank selected:
    //		2'b00	MOSI from P27
    //		2'b01   MOSI from P33
    //		2'b10   MOSI from P38
    //		2'b11   RESERVED
    //
    IOCFG_PREMUX_MOSI_ROUTING_P0        =  0,
    IOCFG_PREMUX_MOSI_ROUTING_P4        =  SPIFFYD_BIT_4,
    IOCFG_PREMUX_MOSI_ROUTING_P27       =   0,
    IOCFG_PREMUX_MOSI_ROUTING_P33       =  SPIFFYD_BIT_4,
    IOCFG_PREMUX_MOSI_ROUTING_P38       =  SPIFFYD_BIT_5,
};

enum
{
    // for the GPIO function
    OUTPUT_FN_SEL_3                     =  0x30,
    OUTPUT_FN_SEL_2                     =  0x20,

    // main60hz_ctl[4]=1       - P24 presents m_spi_clk (from spiffy2) when output data muxing is 3
    // main60hz_ctl[4:3]=2'b10 - P27 presents m_spi_mosi (from spiffy2) when output data muxing is 3
    MAIN60HZ_SPI_MASK                   = (SPIFFYD_BIT_3 | SPIFFYD_BIT_4),
    MAIN60HZ_SPI_MISO_P27               = SPIFFYD_BIT_4,
    MAIN60HZ_SPI_MISO_P2                = SPIFFYD_BIT_4,
    MAIN60HZ_SPI_MISO_P24               = SPIFFYD_BIT_4,

    /// RXD configuration uses bits [9:8] of cr_pad_fcn_ctl_adr2
    CR_PAD_FCN_CTL2_RXD_MASK            = 0x0300,
    CR_PAD_FCN_CTL2_RXD_SHIFT           = 8
};

typedef struct
{
    UINT32              curClkSpeed;
    SPIFFY_ENDIAN       curEndian;
    SPIFFY_MODE         curMode;
    SPIFFY_SS_POLARITY  curPolarity;
} SpiffyState;

/// Initializes the instance of the SPIFFY driver.
///  \param instance - spiffy block to initialize (SPIFFYD_1 or SPIFFYD_2).
void spiffyd_init(SpiffyInstance instance);

/// Set up the spiffy hardware block configuration. The hardware block
/// will be reset.  The driver needs to be configured before the first
/// transaction with a slave device.
/// \param instance     - The spiffy instance to configure (SPIFFYD_1 or SPIFFYD_2).
/// \param clkSpeedInHz - clock speed (non-zero for master, zero for slave).
/// \param endian       - if data transfer happens MSB first or LSB first.
/// \param polarity     - if chip select polarity is active high or low.
/// \param mode         - one of the four SPI modes.
void spiffyd_configure(SpiffyInstance instance, UINT32 clkSpeedInHz, SPI_ENDIAN endian,
                       SPI_SS_POLARITY polarity, SPI_MODE mode);

/// Reset and bring the spiffy driver to a known good state with default
/// configuration.  The hardware block will be reset.
/// \param instance - The spiffy instance to reset (SPIFFYD_1 or SPIFFYD_2).
void spiffyd_reset(SpiffyInstance instance);

/// Reapply any gpio configuration necessary for spiffy operation.
/// Only necessary if previously called spiffyd_idle(). Applicable to
/// SPIFFYD_2 only
/// \param instance - Unused.
void spiffyd_active(SpiffyInstance instance);

/// Set the gpios used for clk, mosi, and miso to general purpose
/// gpios to prevent any glitches from causing invalid bits to get
/// clocked in. Only applicable for spiffy 2 since can't configure
/// spiffy 1 mosi and clk as gpios. Applicable to SPIFFYD_2 only.
/// \param instance - unused.
void spiffyd_idle(SpiffyInstance instance);

/// Transmit one 8-bit value. Assumes that the slave/chip select line
/// will be active throughout this transaction.
/// \param instance The Spiffy instance to transmit it over.
/// \param b  8-bit value to transmit
void spiffyd_txByte(SpiffyInstance instance, UINT8 b);

/// Transmit one 16-bit value as two bytes, least significant byte first.
/// Assumes that the slave/chip select line will be active throughout
/// this transaction.
/// \param instance The Spiffy instance to transmit it over.
/// \param h  16-bit value to transmit
void spiffyd_txHalfWord(SpiffyInstance instance, UINT16 h);

/// Transmit one 32-bit value as four bytes, least significant byte
/// first. Assumes that the slave/chip select line will be active
/// throughout this transaction.
/// \param instance The Spiffy instance to transmit it over.
/// \param w  32-bit value to transmit.
void spiffyd_txWord(SpiffyInstance instance, UINT32 w);

/// Transmit one buffer of data. Assumes that the slave/chip select line
/// will be active throughout this transaction.
/// \param instance  The Spiffy instance to transmit it over.
/// \param txLen the number of bytes this buffer contains.
/// \param txBuf  pointer to the data buffer to transmit
void spiffyd_txData(SpiffyInstance instance, UINT32 txLen, const UINT8* txBuf);

/// Transmit one buffer of data while simultaneously receiving data.
/// Assumes that the slave/chip select line
/// will be active throughout this transaction.
/// \param instance The Spiffy instance to transmit it over.
/// \param len The number of bytes to transmit and receive.
/// \param txBuf Pointer to the data buffer to transmit.
/// \param rxBuf Pointer to the buffer where the read data will be stored.
void spiffyd_exchangeData(SpiffyInstance instance, UINT32 len, const UINT8* txBuf, UINT8* rxBuf);

/// Receive data into the buffer. Assumes that the slave/chip select line
/// will be active throughout this transaction.
/// \param instance The Spiffy instance to transmit it over.
/// \param rxLen Length of the data buffer to receive.
/// \param rxBuf Pointer to the data buffer which will receive data.
void spiffyd_rxData(SpiffyInstance instance, UINT32 rxLen, UINT8* rxBuf);

/// Enable the tx fifo so any data in it will be transmitted when the
/// SPI master clocks it out. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
void spiffyd_slaveEnableTx(SpiffyInstance instance);

/// Disable the tx fifo. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
void spiffyd_slaveDisableTx(SpiffyInstance instance);

/// Enable the rx fifo so data will be received into it when the SPI master
/// clocks it in. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
void spiffyd_slaveEnableRx(SpiffyInstance instance);

/// Disable the rx fifo.  Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
void spiffyd_slaveDisableRx(SpiffyInstance instance);

/// Write data in the transmit buffer to the tx fifo.  If the tx fifo is
/// enabled, the data in the tx fifo will be transmitted when the
/// SPI master clocks it out. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \param txLen Length of the data buffer to transmit.
/// \param txBuf Pointer to the data buffer to transmit.
void spiffyd_slaveTxData(SpiffyInstance instance, UINT32 txLen, const UINT8* txBuf);

/// Write one 8-bit value to the tx fifo. If the tx fifo is enabled, the
/// data in the tx fifo will be transmitted when the SPI master clocks it out.
/// Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \param b  8-bit value to transmit.
void spiffyd_slaveTxByte(SpiffyInstance instance, UINT8 b);

/// Write one 16-bit value as two bytes to the tx fifo, least significant
/// byte first.  If the tx fifo is enabled, the data in the tx fifo will
/// be transmitted when the SPI master clocks it out. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \param h  16-bit value to transmit.
void spiffyd_slaveTxHalfWord(SpiffyInstance instance, UINT16 h);

/// Write one 32-bit value as four bytes to the tx fifo, least significant
/// byte first.  If the tx fifo is enabled, the data in the tx fifo will
/// be transmitted when the SPI master clocks it out.  Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \param w  32-bit value to transmit.
void spiffyd_slaveTxWord(SpiffyInstance instance, UINT32 w);

/// Get the count of bytes in the tx fifo. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \return Number of bytes in the tx fifo
UINT32 spiffyd_slaveGetTxFifoCount(SpiffyInstance instance);

/// Pull data from the rx fifo if there are at least rxLen bytes in
/// rx fifo. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \param rxLen Length of the data buffer to receive
/// \param rxBuf Pointer to the data buffer which will receive data
/// \return Indicates if actually received bytes
SPIFFY_STATUS spiffyd_slaveRxData(SpiffyInstance instance, UINT32 rxLen, UINT8* rxBuf);

/// Get the count of bytes in the rx fifo. Applicable to SPIFFY2 instance only.
/// \param instance Ignored.
/// \return - number of bytes in the rx fifo
UINT32 spiffyd_slaveGetRxFifoCount(SpiffyInstance instance);

/// Configure SPIFFY-1 Master. Internal.
void spiffyd_master1GpioConfig(Spi1MasterGpioConfigType gpioConfig);

/// Configure SPIFFY-2 Master. Internal.
void spiffyd_master2GpioConfig(Spi2MasterGpioConfigType gpioConfig);

/// Configure SPIFFY2 Slave. Internal.
void spiffyd_slave2GpioConfig(Spi2SlaveGpioConfigType gpioConfig);

/// Configure SPIFFY2 master CLK. Internal.
void spiffyd_master2ConfigClk(UINT8 clkPin);

/// Configure SPIFFY2 master MOSI. Internal.
void spiffyd_master2ConfigMosi(UINT8 mosiPin);

/// Configure SPIFFY2 master MISO. Internal.
void spiffyd_master2ConfigMiso(UINT8 misoPin);

/// Configure SPIFFY2 slave CLK. Internal.
void spiffyd_slave2ConfigClk(UINT8 clkPin);

/// Configure SPIFFY2 slave MOSI. Internal.
void spiffyd_slave2ConfigMosi(UINT8 mosiPin);

/// Configure SPIFFY2 Slave MISO. Internal.
void spiffyd_slave2ConfigMiso(UINT8 misoPin);

/// Configure SPIFFY2 Slave CS. Internal.
void spiffyd_slave2ConfigCs(UINT8 csPin);


/// Convert P0-P57 to internal Port/Pin style
/// \param spiPin - P0-P39
/// \return - internal Port number
INLINE UINT8 spiffyd_getGpioPort(UINT8 spiPin)
{
    return spiPin/GPIO_MAX_PINS_PER_PORT;
}

/// Convert P0-P57 to internal Port/Pin style
/// \param spiPin - P0-P39
/// \return - internal pin number
INLINE UINT8 spiffyd_getGpioPin(UINT8 spiPin)
{
    return spiPin%GPIO_MAX_PINS_PER_PORT;
}

/// Given a spiffy instance, returns the spiffy control block
/// \param instance - The instance of the spiffy control block to get
/// \return - The spiffy control block for the given instance
INLINE tSPIFFY_BLOCK* spiffyd_getSpiffyBlkPtr(SpiffyInstance instance)
{
    tSPIFFY_BLOCK* sb = (instance == SPIFFYD_1) ? (tSPIFFY_BLOCK *)spiffy_cfg_adr : (tSPIFFY_BLOCK *)spiffy2_cfg_adr;
    return sb;
}

/* @} */

#endif
