#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb1ce80 .scope module, "adder_1bit_df" "adder_1bit_df" 2 15;
 .timescale 0 0;
L_0xb5b8a0 .functor OR 1, L_0xb5b600, L_0xb5b7f0, C4<0>, C4<0>;
v0xb53f90_0 .net "a", 0 0, C4<z>; 0 drivers
v0xb54040_0 .net "b", 0 0, C4<z>; 0 drivers
v0xb540f0_0 .net "cin", 0 0, C4<z>; 0 drivers
v0xb541a0_0 .net "cout", 0 0, L_0xb5b8a0; 1 drivers
v0xb54250_0 .net "cout1", 0 0, L_0xb5b600; 1 drivers
v0xb54300_0 .net "cout2", 0 0, L_0xb5b7f0; 1 drivers
v0xb543c0_0 .net "sum", 0 0, L_0xb5b6b0; 1 drivers
v0xb54470_0 .net "sum1", 0 0, L_0xb5a5b0; 1 drivers
S_0xb53bc0 .scope module, "h1" "halfadder" 2 20, 3 1, S_0xb1ce80;
 .timescale 0 0;
L_0xb5a5b0 .functor XOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_0xb5b600 .functor AND 1, C4<z>, C4<z>, C4<1>, C4<1>;
v0xb53cb0_0 .alias "a", 0 0, v0xb53f90_0;
v0xb53d70_0 .alias "b", 0 0, v0xb54040_0;
v0xb53e10_0 .alias "cout", 0 0, v0xb54250_0;
v0xb53eb0_0 .alias "sum", 0 0, v0xb54470_0;
S_0xb30680 .scope module, "h2" "halfadder" 2 21, 3 1, S_0xb1ce80;
 .timescale 0 0;
L_0xb5b6b0 .functor XOR 1, L_0xb5a5b0, C4<z>, C4<0>, C4<0>;
L_0xb5b7f0 .functor AND 1, L_0xb5a5b0, C4<z>, C4<1>, C4<1>;
v0xb329e0_0 .alias "a", 0 0, v0xb54470_0;
v0xb539d0_0 .alias "b", 0 0, v0xb540f0_0;
v0xb53a70_0 .alias "cout", 0 0, v0xb54300_0;
v0xb53b10_0 .alias "sum", 0 0, v0xb543c0_0;
S_0xb1b8c0 .scope module, "dff_sync_clear" "dff_sync_clear" 4 1;
 .timescale 0 0;
v0xb54590_0 .net "clearb", 0 0, C4<z>; 0 drivers
v0xb54610_0 .net "clock", 0 0, C4<z>; 0 drivers
v0xb54690_0 .net "d", 0 0, C4<z>; 0 drivers
v0xb54710_0 .var "q", 0 0;
E_0xb53f60 .event posedge, v0xb54610_0;
S_0xb1c3e0 .scope module, "tb_serial_adder" "tb_serial_adder" 5 1;
 .timescale 0 0;
v0xb5aa10_0 .var "clearb", 0 0;
v0xb5aa90_0 .var "clk", 0 0;
v0xb57300_0 .net "d", 0 0, L_0xb5bc00; 1 drivers
v0xb57380_0 .net "q", 0 0, v0xb59e10_0; 1 drivers
RS_0x7ff0a8201828 .resolv tri, L_0xb5bdd0, L_0xb5bfa0, L_0xb5c0e0, L_0xb5c290;
v0xb5adb0_0 .net8 "sa", 3 0, RS_0x7ff0a8201828; 4 drivers
RS_0x7ff0a8201648 .resolv tri, L_0xb5c470, L_0xb5c640, L_0xb5c780, L_0xb5c930;
v0xb5ae30_0 .net8 "sb", 3 0, RS_0x7ff0a8201648; 4 drivers
v0xb5aeb0_0 .var "serA", 0 0;
v0xb5af30_0 .var "serB", 0 0;
v0xb5b000_0 .var "shift_control", 0 0;
v0xb571f0_0 .net "sum", 0 0, L_0xb5ba50; 1 drivers
RS_0x7ff0a8201468 .resolv tri, L_0xb5cb10, L_0xb5cce0, L_0xb5ceb0, L_0xb5d060;
v0xb57270_0 .net8 "sum_reg", 3 0, RS_0x7ff0a8201468; 4 drivers
v0xb5b290_0 .net "sum_reg_out", 0 0, L_0xb5d100; 1 drivers
v0xb5b360_0 .net "x", 0 0, L_0xb5c330; 1 drivers
v0xb5b470_0 .net "y", 0 0, L_0xb5c9d0; 1 drivers
S_0xb547c0 .scope module, "s1" "serial_adder" 5 7, 6 1, S_0xb1c3e0;
 .timescale 0 0;
L_0xb5be70 .functor AND 1, v0xb5aa90_0, v0xb5b000_0, C4<1>, C4<1>;
v0xb59f10_0 .net "clearb", 0 0, v0xb5aa10_0; 1 drivers
v0xb59f90_0 .net "clk", 0 0, v0xb5aa90_0; 1 drivers
v0xb5a010_0 .net "clkd", 0 0, L_0xb5be70; 1 drivers
v0xb5a0c0_0 .alias "d", 0 0, v0xb57300_0;
v0xb5a1c0_0 .alias "q", 0 0, v0xb57380_0;
v0xb5a240_0 .alias "sa", 3 0, v0xb5adb0_0;
v0xb5a2c0_0 .alias "sb", 3 0, v0xb5ae30_0;
v0xb5a340_0 .net "serA", 0 0, v0xb5aeb0_0; 1 drivers
v0xb5a460_0 .net "serB", 0 0, v0xb5af30_0; 1 drivers
v0xb5a530_0 .net "shift_control", 0 0, v0xb5b000_0; 1 drivers
v0xb5a610_0 .alias "sum", 0 0, v0xb571f0_0;
v0xb5a720_0 .alias "sum_reg", 3 0, v0xb57270_0;
v0xb5a810_0 .alias "sum_reg_out", 0 0, v0xb5b290_0;
v0xb5a890_0 .alias "x", 0 0, v0xb5b360_0;
v0xb5a990_0 .alias "y", 0 0, v0xb5b470_0;
S_0xb59b70 .scope module, "d1" "dff_async_clear" 6 6, 4 12, S_0xb547c0;
 .timescale 0 0;
v0xb59c60_0 .alias "clearb", 0 0, v0xb59f10_0;
v0xb59ce0_0 .alias "clock", 0 0, v0xb5a010_0;
v0xb59d60_0 .alias "d", 0 0, v0xb57300_0;
v0xb59e10_0 .var "q", 0 0;
E_0xb595e0/0 .event negedge, v0xb59c60_0;
E_0xb595e0/1 .event posedge, v0xb59ce0_0;
E_0xb595e0 .event/or E_0xb595e0/0, E_0xb595e0/1;
S_0xb58e00 .scope module, "a1" "adder_1bit_gate" 6 7, 2 1, S_0xb547c0;
 .timescale 0 0;
L_0xb5bc00 .functor OR 1, L_0xb5b980, L_0xb5bb80, C4<0>, C4<0>;
v0xb59610_0 .alias "a", 0 0, v0xb5b360_0;
v0xb59690_0 .alias "b", 0 0, v0xb5b470_0;
v0xb59760_0 .alias "cin", 0 0, v0xb57380_0;
v0xb597e0_0 .alias "cout", 0 0, v0xb57300_0;
v0xb59860_0 .net "cout1", 0 0, L_0xb5b980; 1 drivers
v0xb59910_0 .net "cout2", 0 0, L_0xb5bb80; 1 drivers
v0xb599d0_0 .alias "sum", 0 0, v0xb571f0_0;
v0xb59a50_0 .net "sum1", 0 0, L_0xb5b900; 1 drivers
S_0xb59290 .scope module, "h1" "halfadder" 2 6, 3 1, S_0xb58e00;
 .timescale 0 0;
L_0xb5b900 .functor XOR 1, L_0xb5c330, L_0xb5c9d0, C4<0>, C4<0>;
L_0xb5b980 .functor AND 1, L_0xb5c330, L_0xb5c9d0, C4<1>, C4<1>;
v0xb59380_0 .alias "a", 0 0, v0xb5b360_0;
v0xb59400_0 .alias "b", 0 0, v0xb5b470_0;
v0xb594b0_0 .alias "cout", 0 0, v0xb59860_0;
v0xb59530_0 .alias "sum", 0 0, v0xb59a50_0;
S_0xb58ef0 .scope module, "h2" "halfadder" 2 7, 3 1, S_0xb58e00;
 .timescale 0 0;
L_0xb5ba50 .functor XOR 1, L_0xb5b900, v0xb59e10_0, C4<0>, C4<0>;
L_0xb5bb80 .functor AND 1, L_0xb5b900, v0xb59e10_0, C4<1>, C4<1>;
v0xb58fe0_0 .alias "a", 0 0, v0xb59a50_0;
v0xb590a0_0 .alias "b", 0 0, v0xb57380_0;
v0xb59140_0 .alias "cout", 0 0, v0xb59910_0;
v0xb591e0_0 .alias "sum", 0 0, v0xb571f0_0;
S_0xb577e0 .scope module, "sha" "shift_reg_4bit" 6 8, 7 1, S_0xb547c0;
 .timescale 0 0;
v0xb58b00_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb58ba0_0 .alias "clk", 0 0, v0xb59f90_0;
v0xb58c20_0 .alias "in", 0 0, v0xb5a340_0;
v0xb58cd0_0 .alias "out", 0 0, v0xb5b360_0;
v0xb58d80_0 .alias "q", 3 0, v0xb5adb0_0;
L_0xb5bd30 .part RS_0x7ff0a8201828, 0, 1;
L_0xb5bdd0 .part/pv v0xb586f0_0, 1, 1, 4;
L_0xb5bf00 .part RS_0x7ff0a8201828, 1, 1;
L_0xb5bfa0 .part/pv v0xb58200_0, 2, 1, 4;
L_0xb5c040 .part RS_0x7ff0a8201828, 2, 1;
L_0xb5c0e0 .part/pv v0xb57d10_0, 3, 1, 4;
L_0xb5c290 .part/pv v0xb58a50_0, 0, 1, 4;
L_0xb5c330 .part RS_0x7ff0a8201828, 3, 1;
S_0xb587a0 .scope module, "d1" "dff_async_clear" 7 8, 4 12, S_0xb577e0;
 .timescale 0 0;
v0xb58890_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb58930_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb589b0_0 .alias "d", 0 0, v0xb5a340_0;
v0xb58a50_0 .var "q", 0 0;
S_0xb582b0 .scope generate, "genblk1" "genblk1" 7 11, 7 11, S_0xb577e0;
 .timescale 0 0;
P_0xb583a8 .param/l "j" 7 11, +C4<00>;
S_0xb58460 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb582b0;
 .timescale 0 0;
v0xb58550_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb585d0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb58650_0 .net "d", 0 0, L_0xb5bd30; 1 drivers
v0xb586f0_0 .var "q", 0 0;
S_0xb57dc0 .scope generate, "genblk01" "genblk01" 7 11, 7 11, S_0xb577e0;
 .timescale 0 0;
P_0xb57eb8 .param/l "j" 7 11, +C4<01>;
S_0xb57f70 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb57dc0;
 .timescale 0 0;
v0xb58060_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb580e0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb58160_0 .net "d", 0 0, L_0xb5bf00; 1 drivers
v0xb58200_0 .var "q", 0 0;
S_0xb578d0 .scope generate, "genblk001" "genblk001" 7 11, 7 11, S_0xb577e0;
 .timescale 0 0;
P_0xb579c8 .param/l "j" 7 11, +C4<010>;
S_0xb57a80 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb578d0;
 .timescale 0 0;
v0xb57b70_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb57bf0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb57c70_0 .net "d", 0 0, L_0xb5c040; 1 drivers
v0xb57d10_0 .var "q", 0 0;
S_0xb560a0 .scope module, "shb" "shift_reg_4bit" 6 10, 7 1, S_0xb547c0;
 .timescale 0 0;
v0xb574e0_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb57580_0 .alias "clk", 0 0, v0xb59f90_0;
v0xb57600_0 .alias "in", 0 0, v0xb5a460_0;
v0xb576b0_0 .alias "out", 0 0, v0xb5b470_0;
v0xb57760_0 .alias "q", 3 0, v0xb5ae30_0;
L_0xb5c3d0 .part RS_0x7ff0a8201648, 0, 1;
L_0xb5c470 .part/pv v0xb56fb0_0, 1, 1, 4;
L_0xb5c5a0 .part RS_0x7ff0a8201648, 1, 1;
L_0xb5c640 .part/pv v0xb56ac0_0, 2, 1, 4;
L_0xb5c6e0 .part RS_0x7ff0a8201648, 2, 1;
L_0xb5c780 .part/pv v0xb565d0_0, 3, 1, 4;
L_0xb5c930 .part/pv v0xb57430_0, 0, 1, 4;
L_0xb5c9d0 .part RS_0x7ff0a8201648, 3, 1;
S_0xb57060 .scope module, "d1" "dff_async_clear" 7 8, 4 12, S_0xb560a0;
 .timescale 0 0;
v0xb57150_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb55d20_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb55e30_0 .alias "d", 0 0, v0xb5a460_0;
v0xb57430_0 .var "q", 0 0;
S_0xb56b70 .scope generate, "genblk1" "genblk1" 7 11, 7 11, S_0xb560a0;
 .timescale 0 0;
P_0xb56c68 .param/l "j" 7 11, +C4<00>;
S_0xb56d20 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb56b70;
 .timescale 0 0;
v0xb56e10_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb56e90_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb56f10_0 .net "d", 0 0, L_0xb5c3d0; 1 drivers
v0xb56fb0_0 .var "q", 0 0;
S_0xb56680 .scope generate, "genblk01" "genblk01" 7 11, 7 11, S_0xb560a0;
 .timescale 0 0;
P_0xb56778 .param/l "j" 7 11, +C4<01>;
S_0xb56830 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb56680;
 .timescale 0 0;
v0xb56920_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb569a0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb56a20_0 .net "d", 0 0, L_0xb5c5a0; 1 drivers
v0xb56ac0_0 .var "q", 0 0;
S_0xb56190 .scope generate, "genblk001" "genblk001" 7 11, 7 11, S_0xb560a0;
 .timescale 0 0;
P_0xb56288 .param/l "j" 7 11, +C4<010>;
S_0xb56340 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb56190;
 .timescale 0 0;
v0xb56430_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb564b0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb56530_0 .net "d", 0 0, L_0xb5c6e0; 1 drivers
v0xb565d0_0 .var "q", 0 0;
S_0xb548b0 .scope module, "sum1" "shift_reg_4bit" 6 11, 7 1, S_0xb547c0;
 .timescale 0 0;
v0xb55c80_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb55db0_0 .alias "clk", 0 0, v0xb59f90_0;
v0xb55ec0_0 .alias "in", 0 0, v0xb571f0_0;
v0xb55f70_0 .alias "out", 0 0, v0xb5b290_0;
v0xb56020_0 .alias "q", 3 0, v0xb57270_0;
L_0xb5ca70 .part RS_0x7ff0a8201468, 0, 1;
L_0xb5cb10 .part/pv v0xb558d0_0, 1, 1, 4;
L_0xb5cc40 .part RS_0x7ff0a8201468, 1, 1;
L_0xb5cce0 .part/pv v0xb55360_0, 2, 1, 4;
L_0xb5cde0 .part RS_0x7ff0a8201468, 2, 1;
L_0xb5ceb0 .part/pv v0xb54e30_0, 3, 1, 4;
L_0xb5d060 .part/pv v0xb55c00_0, 0, 1, 4;
L_0xb5d100 .part RS_0x7ff0a8201468, 3, 1;
S_0xb55950 .scope module, "d1" "dff_async_clear" 7 8, 4 12, S_0xb548b0;
 .timescale 0 0;
v0xb55a40_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb55ae0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb55b60_0 .alias "d", 0 0, v0xb571f0_0;
v0xb55c00_0 .var "q", 0 0;
S_0xb55410 .scope generate, "genblk1" "genblk1" 7 11, 7 11, S_0xb548b0;
 .timescale 0 0;
P_0xb55508 .param/l "j" 7 11, +C4<00>;
S_0xb555a0 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb55410;
 .timescale 0 0;
v0xb55690_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb55760_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb55830_0 .net "d", 0 0, L_0xb5ca70; 1 drivers
v0xb558d0_0 .var "q", 0 0;
S_0xb54ee0 .scope generate, "genblk01" "genblk01" 7 11, 7 11, S_0xb548b0;
 .timescale 0 0;
P_0xb54fd8 .param/l "j" 7 11, +C4<01>;
S_0xb55090 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb54ee0;
 .timescale 0 0;
v0xb55180_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb55230_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb552e0_0 .net "d", 0 0, L_0xb5cc40; 1 drivers
v0xb55360_0 .var "q", 0 0;
S_0xb549a0 .scope generate, "genblk001" "genblk001" 7 11, 7 11, S_0xb548b0;
 .timescale 0 0;
P_0xb54388 .param/l "j" 7 11, +C4<010>;
S_0xb54af0 .scope module, "d2" "dff_async_clear" 7 12, 4 12, S_0xb549a0;
 .timescale 0 0;
v0xb54c30_0 .alias "clearb", 0 0, v0xb5a530_0;
v0xb54cf0_0 .alias "clock", 0 0, v0xb59f90_0;
v0xb54d90_0 .net "d", 0 0, L_0xb5cde0; 1 drivers
v0xb54e30_0 .var "q", 0 0;
E_0xb54be0/0 .event negedge, v0xb54c30_0;
E_0xb54be0/1 .event posedge, v0xb54cf0_0;
E_0xb54be0 .event/or E_0xb54be0/0, E_0xb54be0/1;
    .scope S_0xb1b8c0;
T_0 ;
    %wait E_0xb53f60;
    %load/v 8, v0xb54590_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb54710_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xb54690_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb54710_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xb59b70;
T_1 ;
    %wait E_0xb595e0;
    %load/v 8, v0xb59c60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb59e10_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0xb59d60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb59e10_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb58460;
T_2 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb58550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb586f0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xb58650_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb586f0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xb57f70;
T_3 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb58060_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb58200_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xb58160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb58200_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb57a80;
T_4 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb57b70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb57d10_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xb57c70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb57d10_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb587a0;
T_5 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb58890_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb58a50_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xb589b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb58a50_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb56d20;
T_6 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb56e10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb56fb0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xb56f10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb56fb0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb56830;
T_7 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb56920_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb56ac0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0xb56a20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb56ac0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb56340;
T_8 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb56430_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb565d0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xb56530_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb565d0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb57060;
T_9 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb57150_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb57430_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xb55e30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb57430_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb555a0;
T_10 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb55690_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb558d0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xb55830_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb558d0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb55090;
T_11 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb55180_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb55360_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0xb552e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb55360_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xb54af0;
T_12 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb54c30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb54e30_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0xb54d90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb54e30_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xb55950;
T_13 ;
    %wait E_0xb54be0;
    %load/v 8, v0xb55a40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb55c00_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0xb55b60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb55c00_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xb1c3e0;
T_14 ;
    %set/v v0xb5aa90_0, 1, 1;
    %set/v v0xb5aa10_0, 0, 1;
    %set/v v0xb5b000_0, 1, 1;
    %end;
    .thread T_14;
    .scope S_0xb1c3e0;
T_15 ;
    %delay 2, 0;
    %load/v 8, v0xb5aa90_0, 1;
    %inv 8, 1;
    %set/v v0xb5aa90_0, 8, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0xb1c3e0;
T_16 ;
    %vpi_call 5 18 "$monitor", $time, "sum %b, sumregout = %b, sa=%b sb= %b, serA=%b, serB=%b ,x=%b,y=%b,sum_ser=%b,q=%b, d= %b\012", v0xb57270_0, v0xb5b290_0, v0xb5adb0_0, v0xb5ae30_0, v0xb5aeb0_0, v0xb5af30_0, v0xb5b360_0, v0xb5b470_0, v0xb571f0_0, v0xb57380_0, v0xb57300_0;
    %end;
    .thread T_16;
    .scope S_0xb1c3e0;
T_17 ;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 0, 1;
    %set/v v0xb5aa10_0, 0, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 0, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 0, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 0, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 0, 1;
    %set/v v0xb5af30_0, 1, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 4, 0;
    %set/v v0xb5aeb0_0, 1, 1;
    %set/v v0xb5af30_0, 0, 1;
    %set/v v0xb5aa10_0, 1, 1;
    %delay 5, 0;
    %vpi_call 5 34 "$finish";
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../Lab1/adder_subtractor/adder_1bit.v";
    "../Lab1/adder_subtractor/halfadder.v";
    "dff.v";
    "tb_serial_adder.v";
    "serial_adder.v";
    "shift_reg_4bit.v";
