var namespaceCPU_1_1x32 =
[
    [ "AMD", "df/dcc/namespaceCPU_1_1x32_1_1AMD.html", "df/dcc/namespaceCPU_1_1x32_1_1AMD" ],
    [ "Intel", "dd/d20/namespaceCPU_1_1x32_1_1Intel.html", "dd/d20/namespaceCPU_1_1x32_1_1Intel" ],
    [ "EFLAGS", "de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS", "de/d78/namespaceCPU_1_1x32_d1/d7c/unionCPU_1_1x32_1_1EFLAGS_dup" ],
    [ "TrapFrame", "de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame", "de/d78/namespaceCPU_1_1x32_d3/d23/structCPU_1_1x32_1_1TrapFrame_dup" ],
    [ "CR0", "de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0", "de/d78/namespaceCPU_1_1x32_d3/d6a/unionCPU_1_1x32_1_1CR0_dup" ],
    [ "CR2", "de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2", "de/d78/namespaceCPU_1_1x32_d6/d3d/unionCPU_1_1x32_1_1CR2_dup" ],
    [ "CR3", "de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3", "de/d78/namespaceCPU_1_1x32_d9/dd8/unionCPU_1_1x32_1_1CR3_dup" ],
    [ "CR4", "de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4", "de/d78/namespaceCPU_1_1x32_d9/d83/unionCPU_1_1x32_1_1CR4_dup" ],
    [ "CR8", "de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8", "de/d78/namespaceCPU_1_1x32_d0/d30/unionCPU_1_1x32_1_1CR8_dup" ],
    [ "EFER", "de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER", "de/d78/namespaceCPU_1_1x32_dc/dd3/unionCPU_1_1x32_1_1EFER_dup" ],
    [ "DR7", "de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7", "de/d78/namespaceCPU_1_1x32_dd/db5/unionCPU_1_1x32_1_1DR7_dup" ],
    [ "EFLAGS.__unnamed78__", "de/d78/namespaceCPU_1_1x32.html#d6/dc7/structCPU_1_1x32_1_1EFLAGS_8____unnamed78____", "de/d78/namespaceCPU_1_1x32_d6/dc7/structCPU_1_1x32_1_1EFLAGS_8____unnamed78_____dup" ],
    [ "CR0.__unnamed80__", "de/d78/namespaceCPU_1_1x32.html#d9/d67/structCPU_1_1x32_1_1CR0_8____unnamed80____", "de/d78/namespaceCPU_1_1x32_d9/d67/structCPU_1_1x32_1_1CR0_8____unnamed80_____dup" ],
    [ "CR2.__unnamed82__", "de/d78/namespaceCPU_1_1x32.html#da/d3a/structCPU_1_1x32_1_1CR2_8____unnamed82____", "de/d78/namespaceCPU_1_1x32_da/d3a/structCPU_1_1x32_1_1CR2_8____unnamed82_____dup" ],
    [ "CR3.__unnamed84__", "de/d78/namespaceCPU_1_1x32.html#d3/d1c/structCPU_1_1x32_1_1CR3_8____unnamed84____", "de/d78/namespaceCPU_1_1x32_d3/d1c/structCPU_1_1x32_1_1CR3_8____unnamed84_____dup" ],
    [ "CR4.__unnamed86__", "de/d78/namespaceCPU_1_1x32.html#d4/d79/structCPU_1_1x32_1_1CR4_8____unnamed86____", "de/d78/namespaceCPU_1_1x32_d4/d79/structCPU_1_1x32_1_1CR4_8____unnamed86_____dup" ],
    [ "CR8.__unnamed88__", "de/d78/namespaceCPU_1_1x32.html#dc/d43/structCPU_1_1x32_1_1CR8_8____unnamed88____", "de/d78/namespaceCPU_1_1x32_dc/d43/structCPU_1_1x32_1_1CR8_8____unnamed88_____dup" ],
    [ "EFER.__unnamed90__", "de/d78/namespaceCPU_1_1x32.html#de/db3/structCPU_1_1x32_1_1EFER_8____unnamed90____", "de/d78/namespaceCPU_1_1x32_de/db3/structCPU_1_1x32_1_1EFER_8____unnamed90_____dup" ],
    [ "DR7.__unnamed94__", "de/d78/namespaceCPU_1_1x32.html#dd/d1a/structCPU_1_1x32_1_1DR7_8____unnamed94____", "de/d78/namespaceCPU_1_1x32_dd/d1a/structCPU_1_1x32_1_1DR7_8____unnamed94_____dup" ],
    [ "CR0", "de/d78/namespaceCPU_1_1x32.html#a76d33fb74d7f612207a7d19a88b13200", null ],
    [ "CR2", "de/d78/namespaceCPU_1_1x32.html#a1a733a0cabeda2d2eb90054571219a7c", null ],
    [ "CR3", "de/d78/namespaceCPU_1_1x32.html#a8be9d87e0b151e02c7baccb74e947e8e", null ],
    [ "CR4", "de/d78/namespaceCPU_1_1x32.html#a3fde054b1e1c11319746c939591d152e", null ],
    [ "CR8", "de/d78/namespaceCPU_1_1x32.html#a3041651b6f3b6db605009a60655ab7e5", null ],
    [ "DR7", "de/d78/namespaceCPU_1_1x32.html#acc94818075b7067d4104ee607c422991", null ],
    [ "TrapFrame", "de/d78/namespaceCPU_1_1x32.html#ad32608774d85b36615c7a8500f842317", null ],
    [ "__attribute__", "de/d78/namespaceCPU_1_1x32.html#a5eaf7a73c9c89014a5beb70311b04bb1", null ],
    [ "cpuid", "de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b", null ],
    [ "invlpg", "de/d78/namespaceCPU_1_1x32.html#acade37040ca65cad0dc4c75ef7beb45f", null ]
];