{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 15:42:38 2014 " "Info: Processing started: Tue May 06 15:42:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } } { "e:/program file/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program file/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } } { "e:/program file/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program file/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } } { "e:/program file/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program file/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 memory digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0 register vga640480:u1\|r1\[2\] 184.6 MHz 5.417 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 184.6 MHz between source memory \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"vga640480:u1\|r1\[2\]\" (period= 5.417 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.099 ns + Longest memory register " "Info: + Longest memory to register delay is 5.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0 2 MEM M4K_X17_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.202 ns) 4.991 ns vga640480:u1\|r1~2 3 COMB LCCOMB_X18_Y17_N0 1 " "Info: 3: + IC(1.028 ns) + CELL(0.202 ns) = 4.991 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'vga640480:u1\|r1~2'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.099 ns vga640480:u1\|r1\[2\] 4 REG LCFF_X18_Y17_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.099 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.071 ns ( 79.84 % ) " "Info: Total cell delay = 4.071 ns ( 79.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 20.16 % ) " "Info: Total interconnect delay = 1.028 ns ( 20.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.099 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.099 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 {} digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 {} vga640480:u1|r1~2 {} vga640480:u1|r1[2] {} } { 0.000ns 0.000ns 1.028ns 0.000ns } { 0.000ns 3.761ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.098 ns - Smallest " "Info: - Smallest clock skew is -0.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 7.133 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 7.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk_0 1 CLK PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 3.050 ns vga640480:u1\|clk1 2 REG LCFF_X24_Y26_N9 2 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 3.050 ns; Loc. = LCFF_X24_Y26_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.406 ns vga640480:u1\|clk 3 REG LCFF_X24_Y26_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 5.406 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 45 " "Info: 4: + IC(1.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G11; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.666 ns) 7.133 ns vga640480:u1\|r1\[2\] 5 REG LCFF_X18_Y17_N1 1 " "Info: 5: + IC(1.061 ns) + CELL(0.666 ns) = 7.133 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 52.80 % ) " "Info: Total cell delay = 3.766 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.367 ns ( 47.20 % ) " "Info: Total interconnect delay = 3.367 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.133 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.133 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|r1[2] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.061ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 7.231 ns - Longest memory " "Info: - Longest clock path from clock \"clk_0\" to source memory is 7.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk_0 1 CLK PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 3.050 ns vga640480:u1\|clk1 2 REG LCFF_X24_Y26_N9 2 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 3.050 ns; Loc. = LCFF_X24_Y26_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.406 ns vga640480:u1\|clk 3 REG LCFF_X24_Y26_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 5.406 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 45 " "Info: 4: + IC(1.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G11; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.835 ns) 7.231 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X17_Y17 1 " "Info: 5: + IC(0.990 ns) + CELL(0.835 ns) = 7.231 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 54.42 % ) " "Info: Total cell delay = 3.935 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 45.58 % ) " "Info: Total interconnect delay = 3.296 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.231 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 0.990ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.133 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.133 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|r1[2] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.061ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.231 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 0.990ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.099 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.099 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 {} digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 {} vga640480:u1|r1~2 {} vga640480:u1|r1[2] {} } { 0.000ns 0.000ns 1.028ns 0.000ns } { 0.000ns 3.761ns 0.202ns 0.108ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.133 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.133 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|r1[2] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.061ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.231 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 0.990ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|address\[0\] reset clk_0 -1.498 ns register " "Info: tsu for register \"vga640480:u1\|address\[0\]\" (data pin = \"reset\", clock pin = \"clk_0\") is -1.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.677 ns + Longest pin register " "Info: + Longest pin to register delay is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.170 ns) 1.170 ns reset 1 PIN PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.170 ns) = 1.170 ns; Loc. = PIN_153; Fanout = 2; PIN Node = 'reset'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.589 ns) 3.856 ns vga640480:u1\|address\[0\]~14 2 COMB LCCOMB_X18_Y17_N6 10 " "Info: 2: + IC(2.097 ns) + CELL(0.589 ns) = 3.856 ns; Loc. = LCCOMB_X18_Y17_N6; Fanout = 10; COMB Node = 'vga640480:u1\|address\[0\]~14'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { reset vga640480:u1|address[0]~14 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.855 ns) 5.677 ns vga640480:u1\|address\[0\] 3 REG LCFF_X20_Y17_N17 1 " "Info: 3: + IC(0.966 ns) + CELL(0.855 ns) = 5.677 ns; Loc. = LCFF_X20_Y17_N17; Fanout = 1; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 46.05 % ) " "Info: Total cell delay = 2.614 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 53.95 % ) " "Info: Total interconnect delay = 3.063 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { reset vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.677 ns" { reset {} reset~combout {} vga640480:u1|address[0]~14 {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.097ns 0.966ns } { 0.000ns 1.170ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 7.135 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 7.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk_0 1 CLK PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 3.050 ns vga640480:u1\|clk1 2 REG LCFF_X24_Y26_N9 2 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 3.050 ns; Loc. = LCFF_X24_Y26_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.406 ns vga640480:u1\|clk 3 REG LCFF_X24_Y26_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 5.406 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 45 " "Info: 4: + IC(1.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G11; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 7.135 ns vga640480:u1\|address\[0\] 5 REG LCFF_X20_Y17_N17 1 " "Info: 5: + IC(1.063 ns) + CELL(0.666 ns) = 7.135 ns; Loc. = LCFF_X20_Y17_N17; Fanout = 1; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 52.78 % ) " "Info: Total cell delay = 3.766 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.369 ns ( 47.22 % ) " "Info: Total interconnect delay = 3.369 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { reset vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.677 ns" { reset {} reset~combout {} vga640480:u1|address[0]~14 {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.097ns 0.966ns } { 0.000ns 1.170ns 0.589ns 0.855ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 r\[0\] vga640480:u1\|vs1 15.635 ns register " "Info: tco from clock \"clk_0\" to destination pin \"r\[0\]\" through register \"vga640480:u1\|vs1\" is 15.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 7.135 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 7.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk_0 1 CLK PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 3.050 ns vga640480:u1\|clk1 2 REG LCFF_X24_Y26_N9 2 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 3.050 ns; Loc. = LCFF_X24_Y26_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.406 ns vga640480:u1\|clk 3 REG LCFF_X24_Y26_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 5.406 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 45 " "Info: 4: + IC(1.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G11; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 7.135 ns vga640480:u1\|vs1 5 REG LCFF_X20_Y17_N3 3 " "Info: 5: + IC(1.063 ns) + CELL(0.666 ns) = 7.135 ns; Loc. = LCFF_X20_Y17_N3; Fanout = 3; REG Node = 'vga640480:u1\|vs1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vs1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 52.78 % ) " "Info: Total cell delay = 3.766 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.369 ns ( 47.22 % ) " "Info: Total interconnect delay = 3.369 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vs1 } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vs1 {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.196 ns + Longest register pin " "Info: + Longest register to pin delay is 8.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vs1 1 REG LCFF_X20_Y17_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y17_N3; Fanout = 3; REG Node = 'vga640480:u1\|vs1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vs1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.537 ns) 3.237 ns vga640480:u1\|r\[0\]~3 2 COMB LCCOMB_X9_Y24_N4 6 " "Info: 2: + IC(2.700 ns) + CELL(0.537 ns) = 3.237 ns; Loc. = LCCOMB_X9_Y24_N4; Fanout = 6; COMB Node = 'vga640480:u1\|r\[0\]~3'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { vga640480:u1|vs1 vga640480:u1|r[0]~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(3.336 ns) 8.196 ns r\[0\] 3 PIN PIN_234 0 " "Info: 3: + IC(1.623 ns) + CELL(3.336 ns) = 8.196 ns; Loc. = PIN_234; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.873 ns ( 47.25 % ) " "Info: Total cell delay = 3.873 ns ( 47.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.323 ns ( 52.75 % ) " "Info: Total interconnect delay = 4.323 ns ( 52.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "8.196 ns" { vga640480:u1|vs1 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "8.196 ns" { vga640480:u1|vs1 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 2.700ns 1.623ns } { 0.000ns 0.537ns 3.336ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vs1 } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vs1 {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "8.196 ns" { vga640480:u1|vs1 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "8.196 ns" { vga640480:u1|vs1 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 2.700ns 1.623ns } { 0.000ns 0.537ns 3.336ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga640480:u1\|address\[0\] reset clk_0 1.764 ns register " "Info: th for register \"vga640480:u1\|address\[0\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 1.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 7.135 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 7.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk_0 1 CLK PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 3.050 ns vga640480:u1\|clk1 2 REG LCFF_X24_Y26_N9 2 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 3.050 ns; Loc. = LCFF_X24_Y26_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.406 ns vga640480:u1\|clk 3 REG LCFF_X24_Y26_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 5.406 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 45 " "Info: 4: + IC(1.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G11; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 7.135 ns vga640480:u1\|address\[0\] 5 REG LCFF_X20_Y17_N17 1 " "Info: 5: + IC(1.063 ns) + CELL(0.666 ns) = 7.135 ns; Loc. = LCFF_X20_Y17_N17; Fanout = 1; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 52.78 % ) " "Info: Total cell delay = 3.766 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.369 ns ( 47.22 % ) " "Info: Total interconnect delay = 3.369 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.677 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.170 ns) 1.170 ns reset 1 PIN PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.170 ns) = 1.170 ns; Loc. = PIN_153; Fanout = 2; PIN Node = 'reset'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.589 ns) 3.856 ns vga640480:u1\|address\[0\]~14 2 COMB LCCOMB_X18_Y17_N6 10 " "Info: 2: + IC(2.097 ns) + CELL(0.589 ns) = 3.856 ns; Loc. = LCCOMB_X18_Y17_N6; Fanout = 10; COMB Node = 'vga640480:u1\|address\[0\]~14'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { reset vga640480:u1|address[0]~14 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.855 ns) 5.677 ns vga640480:u1\|address\[0\] 3 REG LCFF_X20_Y17_N17 1 " "Info: 3: + IC(0.966 ns) + CELL(0.855 ns) = 5.677 ns; Loc. = LCFF_X20_Y17_N17; Fanout = 1; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 46.05 % ) " "Info: Total cell delay = 2.614 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 53.95 % ) " "Info: Total interconnect delay = 3.063 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { reset vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.677 ns" { reset {} reset~combout {} vga640480:u1|address[0]~14 {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.097ns 0.966ns } { 0.000ns 1.170ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "7.135 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 0.920ns 0.386ns 1.000ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { reset vga640480:u1|address[0]~14 vga640480:u1|address[0] } "NODE_NAME" } } { "e:/program file/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program file/quartus/bin/Technology_Viewer.qrui" "5.677 ns" { reset {} reset~combout {} vga640480:u1|address[0]~14 {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.097ns 0.966ns } { 0.000ns 1.170ns 0.589ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 15:42:38 2014 " "Info: Processing ended: Tue May 06 15:42:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
