###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 15:01:25 2015
#  Design:            lab1
#  Command:           optDesign -postCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.788
- Arrival Time                  1.159
= Slack Time                   -0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.371 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |   -0.334 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |   -0.264 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |   -0.110 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |   -0.083 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.310 |   -0.061 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.335 |   -0.036 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |   -0.004 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.049 |   0.416 |    0.045 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.050 |   0.467 |    0.095 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.048 |   0.514 |    0.143 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.539 |    0.168 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.030 |   0.569 |    0.197 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.039 |   0.608 |    0.236 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.031 |   0.638 |    0.267 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.663 |    0.292 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.026 |   0.689 |    0.318 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.032 |   0.721 |    0.350 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.046 |   0.767 |    0.396 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.023 |   0.790 |    0.419 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.033 |   0.823 |    0.452 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.030 |   0.854 |    0.483 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.026 |   0.880 |    0.509 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.026 |   0.905 |    0.534 | 
     | FE_RC_482_0  | A1 v -> ZN ^ | OAI21D4 | 0.035 |   0.940 |    0.569 | 
     | FE_RC_1005_0 | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.966 |    0.595 | 
     | FE_RC_1006_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.991 |    0.620 | 
     | g253         | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.017 |    0.646 | 
     | g124766      | A1 v -> ZN ^ | ND2D4   | 0.022 |   1.040 |    0.669 | 
     | g123607      | A1 ^ -> ZN v | ND2D3   | 0.024 |   1.064 |    0.692 | 
     | g123605      | A2 v -> ZN ^ | ND2D3   | 0.023 |   1.087 |    0.716 | 
     | g123900      | A1 ^ -> ZN v | CKND2D4 | 0.022 |   1.109 |    0.738 | 
     | g123611      | I v -> ZN ^  | CKND2   | 0.016 |   1.124 |    0.753 | 
     | g123610      | A1 ^ -> ZN v | CKND2D2 | 0.018 |   1.143 |    0.772 | 
     | g115370      | A1 v -> ZN ^ | ND2D2   | 0.016 |   1.159 |    0.788 | 
     | oR_reg[16]   | D ^          | DFKCND1 | 0.000 |   1.159 |    0.788 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.371 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.387 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.415 | 
     | oR_reg[16]  | CP ^        | DFKCND1 | 0.005 |   0.049 |    0.420 | 
     +------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.788
- Arrival Time                  1.151
= Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.363 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.044 |   0.044 |   -0.319 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.050 |   0.094 |   -0.269 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.251 |   -0.112 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.277 |   -0.086 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.304 |   -0.059 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.326 |   -0.037 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.027 |   0.354 |   -0.009 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.422 |    0.059 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.036 |   0.458 |    0.095 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.059 |   0.517 |    0.154 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.540 |    0.177 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.028 |   0.568 |    0.205 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.030 |   0.598 |    0.235 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.038 |   0.635 |    0.272 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.028 |   0.663 |    0.300 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.696 |    0.333 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.030 |   0.725 |    0.362 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4 | 0.033 |   0.759 |    0.396 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.797 |    0.434 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.819 |    0.456 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.037 |   0.857 |    0.494 | 
     | g124107      | A2 ^ -> ZN v | ND2D3   | 0.036 |   0.892 |    0.529 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.024 |   0.916 |    0.553 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.941 |    0.578 | 
     | FE_RC_1005_0 | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.962 |    0.599 | 
     | FE_RC_1006_0 | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.990 |    0.627 | 
     | g253         | A1 v -> ZN ^ | ND2D3   | 0.024 |   1.014 |    0.651 | 
     | g124766      | A1 ^ -> ZN v | ND2D4   | 0.025 |   1.039 |    0.676 | 
     | g124765      | I v -> ZN ^  | CKND3   | 0.025 |   1.065 |    0.702 | 
     | FE_RC_3451_0 | A1 ^ -> ZN v | AOI21D4 | 0.026 |   1.090 |    0.727 | 
     | g393         | I v -> ZN ^  | CKND2   | 0.017 |   1.108 |    0.745 | 
     | g125666      | A2 ^ -> ZN v | CKND2D2 | 0.023 |   1.131 |    0.768 | 
     | g125665      | A2 v -> ZN ^ | ND2D2   | 0.020 |   1.151 |    0.788 | 
     | oR_reg[15]   | D ^          | DFKCND1 | 0.000 |   1.151 |    0.788 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.363 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.378 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.407 | 
     | oR_reg[15]  | CP ^        | DFKCND1 | 0.005 |   0.049 |    0.412 | 
     +------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.822
- Arrival Time                  1.136
= Slack Time                   -0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.314 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |   -0.277 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |   -0.207 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |   -0.053 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |   -0.026 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.310 |   -0.004 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.335 |    0.021 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |    0.053 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.049 |   0.416 |    0.102 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.050 |   0.467 |    0.153 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.048 |   0.514 |    0.200 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.539 |    0.225 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.030 |   0.569 |    0.255 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.039 |   0.608 |    0.294 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.031 |   0.638 |    0.324 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.663 |    0.349 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.026 |   0.689 |    0.375 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.032 |   0.721 |    0.407 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.046 |   0.767 |    0.453 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.023 |   0.790 |    0.476 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.033 |   0.823 |    0.509 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.030 |   0.854 |    0.540 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.026 |   0.880 |    0.566 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.026 |   0.905 |    0.591 | 
     | FE_RC_482_0  | A1 v -> ZN ^ | OAI21D4 | 0.035 |   0.940 |    0.626 | 
     | FE_RC_1005_0 | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.966 |    0.652 | 
     | FE_RC_1006_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.991 |    0.677 | 
     | g253         | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.017 |    0.703 | 
     | g124766      | A1 v -> ZN ^ | ND2D4   | 0.022 |   1.040 |    0.726 | 
     | g124765      | I ^ -> ZN v  | CKND3   | 0.022 |   1.062 |    0.748 | 
     | FE_RC_1039_0 | I v -> ZN ^  | CKND1   | 0.022 |   1.083 |    0.769 | 
     | FE_RC_1041_0 | A1 ^ -> ZN v | CKND2D2 | 0.022 |   1.105 |    0.791 | 
     | FE_RC_2056_0 | A1 v -> ZN ^ | AOI21D2 | 0.031 |   1.136 |    0.822 | 
     | oR_reg[14]   | D ^          | DFQD1   | 0.000 |   1.136 |    0.822 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.314 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |    0.329 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.028 |   0.044 |    0.358 | 
     | oR_reg[14]  | CP ^        | DFQD1  | 0.005 |   0.049 |    0.363 | 
     +-----------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.068
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  1.093
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | iSEL v       |         |       |   0.000 |   -0.312 | 
     | g119726               | I v -> ZN ^  | CKND16  | 0.044 |   0.044 |   -0.268 | 
     | g117837               | A2 ^ -> ZN v | AOI22D1 | 0.050 |   0.094 |   -0.218 | 
     | g117520               | B v -> CO v  | FA1D1   | 0.157 |   0.251 |   -0.061 | 
     | g125921               | I v -> ZN ^  | CKND2   | 0.026 |   0.277 |   -0.035 | 
     | g125920               | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.304 |   -0.008 | 
     | FE_RC_1382_0          | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.326 |    0.014 | 
     | FE_RC_1383_0          | A1 ^ -> ZN v | CKND2D2 | 0.027 |   0.354 |    0.042 | 
     | g261                  | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.422 |    0.110 | 
     | g260                  | B ^ -> ZN v  | AOI21D4 | 0.036 |   0.458 |    0.146 | 
     | g121986               | A1 v -> ZN v | IND2D2  | 0.059 |   0.517 |    0.205 | 
     | FE_RC_1219_0          | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.540 |    0.228 | 
     | FE_RC_1220_0          | A1 ^ -> ZN v | CKND2D3 | 0.028 |   0.568 |    0.256 | 
     | FE_RC_3435_0          | B v -> ZN ^  | OAI21D2 | 0.030 |   0.598 |    0.286 | 
     | g281                  | A1 ^ -> ZN v | ND2D2   | 0.038 |   0.635 |    0.323 | 
     | FE_RC_3765_0          | A1 v -> ZN ^ | CKND2D2 | 0.028 |   0.663 |    0.351 | 
     | FE_RC_3766_0          | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.696 |    0.384 | 
     | FE_RC_3767_0          | A1 v -> ZN ^ | ND2D4   | 0.030 |   0.725 |    0.413 | 
     | FE_RC_3444_0          | A2 ^ -> ZN v | OAI21D4 | 0.033 |   0.758 |    0.446 | 
     | g124145               | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.797 |    0.485 | 
     | g126361               | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.819 |    0.507 | 
     | g124103               | A1 v -> ZN ^ | AOI21D4 | 0.037 |   0.856 |    0.544 | 
     | g124107               | A2 ^ -> ZN v | ND2D3   | 0.036 |   0.892 |    0.580 | 
     | g1644                 | A1 v -> ZN ^ | ND2D4   | 0.024 |   0.916 |    0.604 | 
     | FE_RC_482_0           | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.941 |    0.629 | 
     | FE_RC_1005_0          | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.962 |    0.650 | 
     | FE_RC_1006_0          | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.990 |    0.678 | 
     | FE_OCP_RBC449_n_13210 | I v -> ZN ^  | CKND0   | 0.041 |   1.031 |    0.719 | 
     | FE_RC_1540_0          | A1 ^ -> ZN v | CKND2D1 | 0.031 |   1.063 |    0.751 | 
     | FE_RC_1541_0          | B v -> ZN ^  | OAI21D1 | 0.030 |   1.093 |    0.781 | 
     | oR_reg[13]            | D ^          | DFKCND1 | 0.000 |   1.093 |    0.781 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.312 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.327 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.356 | 
     | oR_reg[13]  | CP ^        | DFKCND1 | 0.005 |   0.049 |    0.361 | 
     +------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.031
+ Phase Shift                   0.800
= Required Time                 0.817
- Arrival Time                  1.111
= Slack Time                   -0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | iSEL v       |           |       |   0.000 |   -0.294 | 
     | g119726      | I v -> ZN ^  | CKND16    | 0.044 |   0.044 |   -0.250 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1   | 0.050 |   0.094 |   -0.200 | 
     | g117520      | B v -> CO v  | FA1D1     | 0.157 |   0.251 |   -0.043 | 
     | g125921      | I v -> ZN ^  | CKND2     | 0.026 |   0.277 |   -0.017 | 
     | g125920      | A1 ^ -> ZN v | ND2D2     | 0.027 |   0.304 |    0.010 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2     | 0.023 |   0.326 |    0.032 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2   | 0.027 |   0.354 |    0.060 | 
     | g261         | B1 v -> ZN ^ | INR2D1    | 0.068 |   0.422 |    0.128 | 
     | g260         | B ^ -> ZN v  | AOI21D4   | 0.036 |   0.458 |    0.164 | 
     | g121986      | A1 v -> ZN v | IND2D2    | 0.059 |   0.517 |    0.223 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2     | 0.023 |   0.540 |    0.246 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3   | 0.028 |   0.568 |    0.274 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2   | 0.030 |   0.598 |    0.304 | 
     | g281         | A1 ^ -> ZN v | ND2D2     | 0.038 |   0.635 |    0.341 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2   | 0.028 |   0.663 |    0.369 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2     | 0.032 |   0.696 |    0.402 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4     | 0.030 |   0.725 |    0.431 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4   | 0.033 |   0.759 |    0.464 | 
     | g124145      | A1 v -> ZN ^ | NR2D4     | 0.039 |   0.797 |    0.503 | 
     | g126361      | A2 ^ -> ZN v | NR2D4     | 0.022 |   0.819 |    0.525 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4   | 0.037 |   0.857 |    0.562 | 
     | g124107      | A2 ^ -> ZN v | ND2D3     | 0.036 |   0.892 |    0.598 | 
     | g1644        | A1 v -> ZN ^ | ND2D4     | 0.024 |   0.916 |    0.622 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4   | 0.025 |   0.941 |    0.646 | 
     | g126131      | I v -> ZN ^  | CKND0     | 0.053 |   0.994 |    0.700 | 
     | FE_RC_1013_0 | A1 ^ -> ZN v | NR3D0     | 0.047 |   1.041 |    0.747 | 
     | FE_RC_1443_0 | C v -> ZN ^  | AOI211XD1 | 0.070 |   1.111 |    0.817 | 
     | oR_reg[12]   | D ^          | DFQD1     | 0.000 |   1.111 |    0.817 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.294 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |    0.309 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.028 |   0.044 |    0.338 | 
     | oR_reg[12]  | CP ^        | DFQD1  | 0.005 |   0.049 |    0.343 | 
     +-----------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.068
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  1.007
= Slack Time                   -0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.226 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |   -0.189 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |   -0.120 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |    0.035 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |    0.062 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.310 |    0.084 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.336 |    0.109 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |    0.141 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.049 |   0.416 |    0.190 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.050 |   0.467 |    0.240 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.048 |   0.514 |    0.288 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.539 |    0.313 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.030 |   0.569 |    0.342 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.039 |   0.608 |    0.381 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.031 |   0.638 |    0.412 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.663 |    0.436 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.026 |   0.689 |    0.463 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.032 |   0.721 |    0.495 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.046 |   0.767 |    0.541 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.023 |   0.790 |    0.564 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.033 |   0.823 |    0.597 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.030 |   0.854 |    0.628 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.026 |   0.880 |    0.654 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.026 |   0.905 |    0.679 | 
     | g1643        | I v -> ZN ^  | CKND0   | 0.036 |   0.942 |    0.716 | 
     | FE_RC_3449_0 | A2 ^ -> ZN v | CKND2D1 | 0.031 |   0.973 |    0.747 | 
     | FE_RC_3450_0 | B v -> ZN ^  | OAI21D1 | 0.034 |   1.007 |    0.781 | 
     | oR_reg[11]   | D ^          | DFKCND1 | 0.000 |   1.007 |    0.781 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.226 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.242 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.270 | 
     | oR_reg[11]  | CP ^        | DFKCND1 | 0.005 |   0.048 |    0.275 | 
     +------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  1.001
= Slack Time                   -0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.174 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |   -0.137 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |   -0.067 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |    0.087 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |    0.114 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.310 |    0.137 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.335 |    0.162 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |    0.193 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.049 |   0.416 |    0.243 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.050 |   0.467 |    0.293 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.048 |   0.514 |    0.341 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.539 |    0.365 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.030 |   0.569 |    0.395 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.039 |   0.608 |    0.434 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.031 |   0.638 |    0.464 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.663 |    0.489 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.026 |   0.689 |    0.515 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.032 |   0.721 |    0.547 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.046 |   0.767 |    0.593 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.023 |   0.790 |    0.616 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.033 |   0.823 |    0.650 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.030 |   0.854 |    0.680 | 
     | g124102      | I v -> ZN ^  | CKND0   | 0.035 |   0.889 |    0.715 | 
     | FE_RC_1438_0 | I ^ -> ZN v  | CKND0   | 0.030 |   0.919 |    0.745 | 
     | FE_RC_1440_0 | A2 v -> ZN ^ | ND2D1   | 0.027 |   0.946 |    0.772 | 
     | FE_RC_1441_0 | A1 ^ -> ZN v | CKND2D2 | 0.030 |   0.976 |    0.802 | 
     | g115497      | A1 v -> ZN ^ | NR2XD1  | 0.025 |   1.001 |    0.827 | 
     | oR_reg[10]   | D ^          | DFQD1   | 0.000 |   1.001 |    0.827 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.174 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |    0.189 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.028 |   0.044 |    0.218 | 
     | oR_reg[10]  | CP ^        | DFQD1  | 0.005 |   0.049 |    0.223 | 
     +-----------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.068
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.934
= Slack Time                   -0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.155 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.044 |   0.044 |   -0.111 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.050 |   0.094 |   -0.060 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.251 |    0.096 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.277 |    0.123 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.304 |    0.149 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.326 |    0.172 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.027 |   0.354 |    0.199 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.422 |    0.267 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.036 |   0.458 |    0.303 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.059 |   0.517 |    0.363 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.540 |    0.385 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.028 |   0.568 |    0.413 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.030 |   0.598 |    0.443 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.038 |   0.635 |    0.481 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.028 |   0.663 |    0.509 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.696 |    0.541 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.030 |   0.725 |    0.571 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4 | 0.033 |   0.758 |    0.604 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.797 |    0.643 | 
     | g124108      | A1 ^ -> ZN ^ | IND2D0  | 0.071 |   0.869 |    0.714 | 
     | FE_RC_1435_0 | A2 ^ -> ZN v | CKND2D1 | 0.037 |   0.905 |    0.751 | 
     | FE_RC_1436_0 | B v -> ZN ^  | OAI21D1 | 0.029 |   0.934 |    0.780 | 
     | oR_reg[9]    | D ^          | DFKCND1 | 0.000 |   0.934 |    0.780 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.155 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.170 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.198 | 
     | oR_reg[9]   | CP ^        | DFKCND1 | 0.004 |   0.047 |    0.202 | 
     +------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.066
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  0.910
= Slack Time                   -0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.129 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |   -0.092 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |   -0.022 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |    0.132 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |    0.159 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.310 |    0.182 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.336 |    0.207 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |    0.238 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.049 |   0.416 |    0.288 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.050 |   0.467 |    0.338 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.048 |   0.514 |    0.386 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.539 |    0.410 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.030 |   0.569 |    0.440 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.039 |   0.608 |    0.479 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.031 |   0.638 |    0.509 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.663 |    0.534 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.026 |   0.689 |    0.561 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.032 |   0.721 |    0.592 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.046 |   0.767 |    0.638 | 
     | g124137      | I ^ -> ZN v  | CKND0   | 0.033 |   0.800 |    0.671 | 
     | g115669      | A3 v -> Z ^  | XOR3D0  | 0.110 |   0.910 |    0.781 | 
     | oR_reg[8]    | D ^          | DFKCND1 | 0.000 |   0.910 |    0.781 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.129 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.144 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.172 | 
     | oR_reg[8]   | CP ^        | DFKCND1 | 0.003 |   0.047 |    0.176 | 
     +------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.065
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.831
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.049 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.044 |   0.044 |   -0.005 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.050 |   0.094 |    0.045 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.251 |    0.202 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.277 |    0.228 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.304 |    0.255 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.326 |    0.277 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.027 |   0.354 |    0.305 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.422 |    0.373 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.036 |   0.458 |    0.409 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.059 |   0.517 |    0.468 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.540 |    0.491 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.028 |   0.568 |    0.519 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.030 |   0.598 |    0.549 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.038 |   0.635 |    0.586 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.028 |   0.663 |    0.614 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.696 |    0.647 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.030 |   0.725 |    0.676 | 
     | g124149      | A2 ^ -> ZN ^ | XNR2D0  | 0.106 |   0.831 |    0.782 | 
     | oR_reg[7]    | D ^          | DFKCND1 | 0.000 |   0.831 |    0.782 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.049 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.064 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.093 | 
     | oR_reg[7]   | CP ^        | DFKCND1 | 0.004 |   0.047 |    0.096 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.066
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  0.757
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |    0.025 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.037 |   0.037 |    0.062 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.070 |   0.107 |    0.131 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.154 |   0.261 |    0.286 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.027 |   0.288 |    0.313 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.310 |    0.335 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.025 |   0.335 |    0.360 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.032 |   0.367 |    0.392 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.049 |   0.416 |    0.441 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.050 |   0.467 |    0.491 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2   | 0.048 |   0.514 |    0.539 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2    | 0.024 |   0.539 |    0.564 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3  | 0.030 |   0.569 |    0.593 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2  | 0.039 |   0.608 |    0.632 | 
     | g281         | A1 v -> ZN ^ | ND2D2    | 0.031 |   0.638 |    0.663 | 
     | g125305      | A2 ^ -> Z ^  | CKXOR2D0 | 0.119 |   0.757 |    0.781 | 
     | oR_reg[6]    | D ^          | DFKCND1  | 0.000 |   0.757 |    0.781 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.025 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.009 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |    0.019 | 
     | oR_reg[6]   | CP ^        | DFKCND1 | 0.004 |   0.047 |    0.023 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.770
- Arrival Time                  0.736
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL v       |          |       |   0.000 |    0.034 | 
     | g119726      | I v -> ZN ^  | CKND16   | 0.044 |   0.044 |    0.078 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1  | 0.050 |   0.094 |    0.128 | 
     | g117520      | B v -> CO v  | FA1D1    | 0.157 |   0.251 |    0.285 | 
     | g125921      | I v -> ZN ^  | CKND2    | 0.026 |   0.277 |    0.311 | 
     | g125920      | A1 ^ -> ZN v | ND2D2    | 0.027 |   0.304 |    0.338 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2    | 0.023 |   0.326 |    0.361 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2  | 0.027 |   0.354 |    0.388 | 
     | g261         | B1 v -> ZN ^ | INR2D1   | 0.068 |   0.422 |    0.456 | 
     | g260         | B ^ -> ZN v  | AOI21D4  | 0.036 |   0.458 |    0.492 | 
     | g121986      | A1 v -> ZN v | IND2D2   | 0.059 |   0.517 |    0.551 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.540 |    0.574 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.568 |    0.602 | 
     | g282         | A1 v -> ZN ^ | NR2D0    | 0.049 |   0.616 |    0.651 | 
     | g280         | B1 ^ -> ZN v | AOI32D0  | 0.061 |   0.677 |    0.711 | 
     | g121994      | B v -> ZN ^  | OAI211D0 | 0.059 |   0.736 |    0.770 | 
     | oR_reg[5]    | D ^          | DFKCND1  | 0.000 |   0.736 |    0.770 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.034 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.019 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |    0.006 | 
     | oR_reg[5]   | CP ^        | DFKCND1 | 0.007 |   0.046 |    0.012 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.033
+ Phase Shift                   0.800
= Required Time                 0.813
- Arrival Time                  0.698
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |    0.116 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.037 |   0.037 |    0.152 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.070 |   0.107 |    0.222 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.154 |   0.261 |    0.377 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.027 |   0.288 |    0.403 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.311 |    0.426 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.025 |   0.336 |    0.451 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.032 |   0.367 |    0.483 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.049 |   0.417 |    0.532 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.050 |   0.467 |    0.582 | 
     | g121998      | A1 ^ -> ZN v | NR2D0    | 0.029 |   0.496 |    0.611 | 
     | g121997      | B1 v -> ZN ^ | AOI32D0  | 0.085 |   0.581 |    0.697 | 
     | g283         | C ^ -> ZN v  | OAI221D0 | 0.117 |   0.698 |    0.813 | 
     | oR_reg[4]    | D v          | DFKCND2  | 0.000 |   0.698 |    0.813 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.116 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.100 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.076 | 
     | oR_reg[4]   | CP ^        | DFKCND2 | 0.007 |   0.046 |   -0.069 | 
     +------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.064
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.553
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL v       |         |       |   0.000 |    0.229 | 
     | g119726   | I v -> ZN ^  | CKND16  | 0.044 |   0.044 |    0.273 | 
     | g117837   | A2 ^ -> ZN v | AOI22D1 | 0.050 |   0.094 |    0.323 | 
     | g117520   | B v -> CO v  | FA1D1   | 0.157 |   0.251 |    0.480 | 
     | g125921   | I v -> ZN ^  | CKND2   | 0.026 |   0.277 |    0.506 | 
     | g264      | B2 ^ -> ZN v | OAI33D0 | 0.061 |   0.338 |    0.568 | 
     | g263      | C v -> Z v   | AO221D0 | 0.187 |   0.526 |    0.755 | 
     | g117177   | I v -> ZN ^  | CKND1   | 0.027 |   0.553 |    0.782 | 
     | oR_reg[2] | D ^          | DFKCND1 | 0.000 |   0.553 |    0.782 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.229 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.214 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.189 | 
     | oR_reg[2]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.183 | 
     +------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.065
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  0.535
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |    0.246 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |    0.283 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |    0.353 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.154 |   0.261 |    0.507 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.288 |    0.534 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.311 |    0.557 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.336 |    0.582 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.367 |    0.613 | 
     | g125307      | A2 ^ -> ZN ^ | XNR3D2  | 0.167 |   0.535 |    0.781 | 
     | oR_reg[3]    | D ^          | DFKCND1 | 0.000 |   0.535 |    0.781 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.246 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.231 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.206 | 
     | oR_reg[3]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.200 | 
     +------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.063
+ Phase Shift                   0.800
= Required Time                 0.783
- Arrival Time                  0.288
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.495 | 
     | g119726   | I ^ -> ZN v  | CKND16  | 0.037 |   0.037 |    0.532 | 
     | g117837   | A2 v -> ZN ^ | AOI22D1 | 0.070 |   0.107 |    0.602 | 
     | g117520   | B ^ -> S v   | FA1D1   | 0.160 |   0.267 |    0.762 | 
     | g117519   | I v -> ZN ^  | CKND1   | 0.022 |   0.288 |    0.783 | 
     | oR_reg[1] | D ^          | DFKCND1 | 0.000 |   0.288 |    0.783 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.495 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.480 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.455 | 
     | oR_reg[1]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.449 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.067
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.220
= Slack Time                    0.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.560 | 
     | g119183   | A2 ^ -> ZN v | NR2XD2  | 0.034 |   0.034 |    0.594 | 
     | g118582   | B1 v -> ZN ^ | AOI32D1 | 0.069 |   0.103 |    0.663 | 
     | g118216   | A2 ^ -> Z ^  | XOR2D1  | 0.117 |   0.220 |    0.780 | 
     | oR_reg[0] | D ^          | DFKCND1 | 0.000 |   0.220 |    0.780 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.560 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.545 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.516 | 
     | oR_reg[0]   | CP ^        | DFKCND1 | 0.004 |   0.047 |   -0.513 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.063
+ Phase Shift                   0.800
= Required Time                 0.784
- Arrival Time                  0.003
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.781 | 
     | oR_reg[4] | CN ^     | DFKCND2 | 0.003 |   0.003 |    0.784 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.781 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.766 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.741 | 
     | oR_reg[4]   | CP ^        | DFKCND2 | 0.007 |   0.046 |   -0.735 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  0.003
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.782 | 
     | oR_reg[1] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.785 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.782 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.767 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.743 | 
     | oR_reg[1]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  0.003
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.782 | 
     | oR_reg[2] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.785 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.782 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.767 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.743 | 
     | oR_reg[2]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  0.003
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.782 | 
     | oR_reg[3] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.785 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.782 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.767 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.743 | 
     | oR_reg[3]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  0.003
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.783 | 
     | oR_reg[5] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.785 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.783 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.767 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.024 |   0.040 |   -0.743 | 
     | oR_reg[5]   | CP ^        | DFKCND1 | 0.007 |   0.046 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.787
- Arrival Time                  0.002
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[6] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.787 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.769 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.741 | 
     | oR_reg[6]   | CP ^        | DFKCND1 | 0.004 |   0.047 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.787
- Arrival Time                  0.002
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[0] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.787 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.769 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.741 | 
     | oR_reg[0]   | CP ^        | DFKCND1 | 0.004 |   0.047 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.787
- Arrival Time                  0.002
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[7] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.787 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.741 | 
     | oR_reg[7]   | CP ^        | DFKCND1 | 0.004 |   0.047 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.787
- Arrival Time                  0.002
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[9] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.787 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.741 | 
     | oR_reg[9]   | CP ^        | DFKCND1 | 0.004 |   0.047 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.787
- Arrival Time                  0.002
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[8] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.787 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.741 | 
     | oR_reg[8]   | CP ^        | DFKCND1 | 0.003 |   0.047 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.788
- Arrival Time                  0.003
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[11] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.788 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.742 | 
     | oR_reg[11]  | CP ^        | DFKCND1 | 0.005 |   0.048 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.788
- Arrival Time                  0.003
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[13] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.788 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.742 | 
     | oR_reg[13]  | CP ^        | DFKCND1 | 0.005 |   0.049 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.003
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[15] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.789 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.742 | 
     | oR_reg[15]  | CP ^        | DFKCND1 | 0.005 |   0.049 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.003
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.785 | 
     | oR_reg[16] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.789 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.785 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.770 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.028 |   0.044 |   -0.742 | 
     | oR_reg[16]  | CP ^        | DFKCND1 | 0.005 |   0.049 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B0_reg[1]/CP 
Endpoint:   B0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.045
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.824
- Arrival Time                  0.001
= Slack Time                    0.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[1] ^ |       |       |   0.001 |    0.824 | 
     | B0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.824 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.823 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.783 | 
     | B0_reg[1]   | CP ^        | DFQD4  | 0.006 |   0.045 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B0_reg[4]/CP 
Endpoint:   B0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.824
- Arrival Time                  0.001
= Slack Time                    0.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[4] ^ |       |       |   0.001 |    0.824 | 
     | B0_reg[4] | D ^      | DFQD4 | 0.000 |   0.001 |    0.824 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.823 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | B0_reg[4]   | CP ^        | DFQD4  | 0.006 |   0.046 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    0.824 | 
     | A1_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.823 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | A1_reg[5]   | CP ^        | DFQD4  | 0.006 |   0.046 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin A0_reg[0]/CP 
Endpoint:   A0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[0] ^ |       |       |   0.001 |    0.825 | 
     | A0_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | A0_reg[0]   | CP ^        | DFQD4  | 0.006 |   0.046 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A1_reg[4]/CP 
Endpoint:   A1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[4] ^ |       |       |   0.001 |    0.825 | 
     | A1_reg[4] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | A1_reg[4]   | CP ^        | DFQD4  | 0.007 |   0.046 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    0.825 | 
     | A1_reg[6] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.028 |   0.044 |   -0.780 | 
     | A1_reg[6]   | CP ^        | DFQD4  | 0.002 |   0.046 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.045
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] v |       |       |   0.001 |    0.825 | 
     | B1_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | B1_reg[3]   | CP ^        | DFD4   | 0.006 |   0.045 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    0.825 | 
     | A0_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.028 |   0.044 |   -0.780 | 
     | A0_reg[7]   | CP ^        | DFQD4  | 0.002 |   0.046 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A0_reg[3]/CP 
Endpoint:   A0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[3] ^ |       |       |   0.001 |    0.825 | 
     | A0_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | A0_reg[3]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A1_reg[2]/CP 
Endpoint:   A1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[2] ^ |       |       |   0.001 |    0.825 | 
     | A1_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | A1_reg[2]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.045
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] v |       |       |   0.001 |    0.825 | 
     | B0_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.784 | 
     | B0_reg[5]   | CP ^        | DFD4   | 0.006 |   0.045 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A0_reg[2]/CP 
Endpoint:   A0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[2] ^ |       |       |   0.001 |    0.825 | 
     | A0_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A0_reg[2]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A1_reg[3]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A1_reg[7]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A0_reg[5]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A0_reg[1]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A1_reg[0]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.777 | 
     +-----------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] v |       |       |   0.001 |    0.826 | 
     | B1_reg[1] | D v      | DFD4  | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | B1_reg[1]   | CP ^        | DFD4   | 0.007 |   0.046 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A0_reg[4]/CP 
Endpoint:   A0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[4] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[4] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.024 |   0.040 |   -0.785 | 
     | A0_reg[4]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.777 | 
     +-----------------------------------------------------------------+ 

