// Seed: 3882437762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd50,
    parameter id_8 = 32'd25
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output logic [7:0] id_15;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_1,
      id_9,
      id_9,
      id_7,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_12,
      id_16,
      id_5
  );
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_14;
  assign id_15[1] = id_12;
  assign id_6[id_8] = id_16;
  wire [id_3 : 1] id_17;
  assign id_1 = -1;
  assign id_3 = id_12;
  wire id_18;
endmodule
