Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 11:43:39 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           20 |
| Yes          | No                    | No                     |             124 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                                   Enable Signal                                                                                  |                                                                                  Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175[14]_i_2_n_0                                                               | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/trunc_ln1168_reg_1025_reg[7]_0                 |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/trunc_ln1168_reg_1025_reg[7]                                                           | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/tmp_16_reg_975_reg[0]                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_state2                                                                                                   |                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_980                                                                                                  | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_1_n_0                                                                                         |                5 |              9 |         1.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/cmp1_i_i_reg_9790                                                                            |                                                                                                                                                                                   |                7 |             10 |         1.43 |
|  ap_clk      |                                                                                                                                                                                  |                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_s_fu_252_ap_ready                                                               | ap_rst                                                                                                                                                                            |               11 |             16 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175[14]_i_2_n_0                                                               | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/trunc_ln1168_reg_1025_reg[7]                   |               13 |             18 |         1.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_state1                                                                                                   |                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/E[0] | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/SR[0] |                9 |             32 |         3.56 |
|  ap_clk      |                                                                                                                                                                                  | ap_rst                                                                                                                                                                            |               20 |             36 |         1.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_ready                                            | ap_rst                                                                                                                                                                            |               25 |             40 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                                                            |                                                                                                                                                                                   |               35 |             80 |         2.29 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


