// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnnclassify_HH_
#define _cnnclassify_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ConvLayer_1.h"
#include "ConvLayer.h"
#include "CconLayer.h"
#include "PoolLayer.h"
#include "PoolLayer_1.h"
#include "CNN_Core_uitofp_3qcK.h"
#include "cnnclassify_convlNgs.h"
#include "cnnclassify_convlPgM.h"
#include "cnnclassify_inputRg6.h"
#include "cnnclassify_convlShg.h"
#include "cnnclassify_poollThq.h"
#include "cnnclassify_convlUhA.h"
#include "CconLayer_p_temp.h"
#include "cnnclassify_cconlWhU.h"

namespace ap_rtl {

struct cnnclassify : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_val_V_address0;
    sc_out< sc_logic > input_val_V_ce0;
    sc_in< sc_lv<24> > input_val_V_q0;
    sc_in< sc_lv<6> > input_rows_dout;
    sc_in< sc_logic > input_rows_empty_n;
    sc_out< sc_logic > input_rows_read;
    sc_in< sc_lv<6> > input_cols_dout;
    sc_in< sc_logic > input_cols_empty_n;
    sc_out< sc_logic > input_cols_read;
    sc_out< sc_lv<32> > label_r;
    sc_out< sc_logic > label_r_ap_vld;
    sc_out< sc_lv<32> > score;
    sc_out< sc_logic > score_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnnclassify(sc_module_name name);
    SC_HAS_PROCESS(cnnclassify);

    ~cnnclassify();

    sc_trace_file* mVcdFile;

    cnnclassify_convlNgs* convlayer1_output_ro_U;
    cnnclassify_convlNgs* convlayer1_output_co_U;
    cnnclassify_convlPgM* convlayer2_output_ro_U;
    cnnclassify_convlPgM* convlayer2_output_co_U;
    cnnclassify_inputRg6* inputlayer_output_0_U;
    cnnclassify_convlShg* convlayer1_output_va_U;
    cnnclassify_poollThq* poollayer1_output_va_U;
    cnnclassify_convlUhA* convlayer2_output_va_U;
    CconLayer_p_temp* poollayer2_output_va_U;
    cnnclassify_cconlWhU* cconlayer_output_V_U;
    ConvLayer_1* grp_ConvLayer_1_fu_317;
    ConvLayer* grp_ConvLayer_fu_335;
    CconLayer* grp_CconLayer_fu_353;
    PoolLayer* grp_PoolLayer_fu_363;
    PoolLayer_1* grp_PoolLayer_1_fu_369;
    CNN_Core_uitofp_3qcK<1,2,32,32>* CNN_Core_uitofp_3qcK_U176;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > input_rows_blk_n;
    sc_signal< sc_logic > input_cols_blk_n;
    sc_signal< sc_lv<5> > j_0_i_i_i_reg_271;
    sc_signal< sc_lv<32> > outputlayer_label_reg_282;
    sc_signal< sc_lv<32> > outputlayer_score_V_reg_295;
    sc_signal< sc_lv<4> > i_0_i_i3925_i_reg_305;
    sc_signal< sc_lv<6> > input_rows_read_reg_639;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<6> > input_cols_read_reg_644;
    sc_signal< sc_lv<3> > tmp_270_i_fu_378_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > tmp_280_i_fu_390_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_i_i_fu_406_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_fu_411_p2;
    sc_signal< sc_lv<5> > i_reg_669;
    sc_signal< sc_lv<11> > tmp_2_fu_441_p2;
    sc_signal< sc_lv<11> > tmp_2_reg_674;
    sc_signal< sc_lv<1> > tmp_117_i_i_fu_451_p2;
    sc_signal< sc_lv<1> > tmp_117_i_i_reg_679;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > j_fu_456_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > tmp_3_cast_fu_471_p1;
    sc_signal< sc_lv<64> > tmp_3_cast_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > cconlayer_output_V_q0;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > exitcond_i_i_i_fu_476_p2;
    sc_signal< sc_lv<1> > exitcond_i_i_i_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > i_1_fu_487_p2;
    sc_signal< sc_lv<4> > i_1_reg_717;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > sel_SEBB_fu_503_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<32> > input_V_load_1_i_i_o_fu_511_p3;
    sc_signal< sc_lv<1> > tmp_286_i_fu_519_p2;
    sc_signal< sc_lv<1> > tmp_286_i_reg_732;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > is_neg_fu_525_p3;
    sc_signal< sc_lv<1> > is_neg_reg_737;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_565_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_reg_742;
    sc_signal< sc_lv<8> > tmp_5_fu_571_p1;
    sc_signal< sc_lv<8> > tmp_5_reg_747;
    sc_signal< sc_lv<32> > tmp32_V_fu_575_p1;
    sc_signal< sc_lv<32> > tmp32_V_reg_752;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<8> > p_Result_i_reg_757;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_lv<10> > inputlayer_output_0_address0;
    sc_signal< sc_logic > inputlayer_output_0_ce0;
    sc_signal< sc_logic > inputlayer_output_0_we0;
    sc_signal< sc_lv<24> > inputlayer_output_0_q0;
    sc_signal< sc_lv<12> > convlayer1_output_va_address0;
    sc_signal< sc_logic > convlayer1_output_va_ce0;
    sc_signal< sc_logic > convlayer1_output_va_we0;
    sc_signal< sc_lv<32> > convlayer1_output_va_q0;
    sc_signal< sc_lv<10> > poollayer1_output_va_address0;
    sc_signal< sc_logic > poollayer1_output_va_ce0;
    sc_signal< sc_logic > poollayer1_output_va_we0;
    sc_signal< sc_lv<32> > poollayer1_output_va_q0;
    sc_signal< sc_lv<10> > convlayer2_output_va_address0;
    sc_signal< sc_logic > convlayer2_output_va_ce0;
    sc_signal< sc_logic > convlayer2_output_va_we0;
    sc_signal< sc_lv<32> > convlayer2_output_va_q0;
    sc_signal< sc_lv<8> > poollayer2_output_va_address0;
    sc_signal< sc_logic > poollayer2_output_va_ce0;
    sc_signal< sc_logic > poollayer2_output_va_we0;
    sc_signal< sc_lv<32> > poollayer2_output_va_q0;
    sc_signal< sc_lv<4> > cconlayer_output_V_address0;
    sc_signal< sc_logic > cconlayer_output_V_ce0;
    sc_signal< sc_logic > cconlayer_output_V_we0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_ap_start;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_ap_done;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_ap_idle;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_ap_ready;
    sc_signal< sc_lv<10> > grp_ConvLayer_1_fu_317_input_0_val_V_address0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_input_0_val_V_ce0;
    sc_signal< sc_lv<12> > grp_ConvLayer_1_fu_317_convlayer_output_val_V_address0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_val_V_ce0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_val_V_we0;
    sc_signal< sc_lv<32> > grp_ConvLayer_1_fu_317_convlayer_output_val_V_d0;
    sc_signal< sc_lv<3> > grp_ConvLayer_1_fu_317_convlayer_output_rows_address0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_rows_ce0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_rows_we0;
    sc_signal< sc_lv<6> > grp_ConvLayer_1_fu_317_convlayer_output_rows_d0;
    sc_signal< sc_lv<3> > grp_ConvLayer_1_fu_317_convlayer_output_cols_address0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_cols_ce0;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_convlayer_output_cols_we0;
    sc_signal< sc_lv<6> > grp_ConvLayer_1_fu_317_convlayer_output_cols_d0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_ap_start;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_ap_done;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_ap_idle;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_ap_ready;
    sc_signal< sc_lv<10> > grp_ConvLayer_fu_335_input_val_V_address0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_input_val_V_ce0;
    sc_signal< sc_lv<10> > grp_ConvLayer_fu_335_convlayer_output_val_V_address0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_val_V_ce0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_val_V_we0;
    sc_signal< sc_lv<32> > grp_ConvLayer_fu_335_convlayer_output_val_V_d0;
    sc_signal< sc_lv<4> > grp_ConvLayer_fu_335_convlayer_output_rows_address0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_rows_ce0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_rows_we0;
    sc_signal< sc_lv<5> > grp_ConvLayer_fu_335_convlayer_output_rows_d0;
    sc_signal< sc_lv<4> > grp_ConvLayer_fu_335_convlayer_output_cols_address0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_cols_ce0;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_convlayer_output_cols_we0;
    sc_signal< sc_lv<5> > grp_ConvLayer_fu_335_convlayer_output_cols_d0;
    sc_signal< sc_logic > grp_CconLayer_fu_353_ap_start;
    sc_signal< sc_logic > grp_CconLayer_fu_353_ap_done;
    sc_signal< sc_logic > grp_CconLayer_fu_353_ap_idle;
    sc_signal< sc_logic > grp_CconLayer_fu_353_ap_ready;
    sc_signal< sc_lv<8> > grp_CconLayer_fu_353_input_val_V_address0;
    sc_signal< sc_logic > grp_CconLayer_fu_353_input_val_V_ce0;
    sc_signal< sc_lv<4> > grp_CconLayer_fu_353_cconlayer_output_V_address0;
    sc_signal< sc_logic > grp_CconLayer_fu_353_cconlayer_output_V_ce0;
    sc_signal< sc_logic > grp_CconLayer_fu_353_cconlayer_output_V_we0;
    sc_signal< sc_lv<32> > grp_CconLayer_fu_353_cconlayer_output_V_d0;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_ap_start;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_ap_done;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_ap_idle;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_ap_ready;
    sc_signal< sc_lv<12> > grp_PoolLayer_fu_363_input_val_V_address0;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_input_val_V_ce0;
    sc_signal< sc_lv<10> > grp_PoolLayer_fu_363_poollayer_output_val_V_address0;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_poollayer_output_val_V_ce0;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_poollayer_output_val_V_we0;
    sc_signal< sc_lv<32> > grp_PoolLayer_fu_363_poollayer_output_val_V_d0;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_ap_start;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_ap_done;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_ap_idle;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_ap_ready;
    sc_signal< sc_lv<10> > grp_PoolLayer_1_fu_369_input_val_V_address0;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_input_val_V_ce0;
    sc_signal< sc_lv<8> > grp_PoolLayer_1_fu_369_poollayer_output_val_V_address0;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_poollayer_output_val_V_ce0;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_poollayer_output_val_V_we0;
    sc_signal< sc_lv<32> > grp_PoolLayer_1_fu_369_poollayer_output_val_V_d0;
    sc_signal< sc_lv<3> > tmp_269_i_reg_238;
    sc_signal< sc_lv<1> > tmp_272_i_fu_384_p2;
    sc_signal< sc_lv<4> > tmp_279_i_reg_249;
    sc_signal< sc_lv<1> > tmp_282_i_fu_396_p2;
    sc_signal< sc_lv<5> > i_0_i_i_i_reg_260;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_i_i3925_i_phi_fu_309_p4;
    sc_signal< sc_logic > grp_ConvLayer_1_fu_317_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_ConvLayer_fu_335_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_CconLayer_fu_353_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_PoolLayer_fu_363_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_PoolLayer_1_fu_369_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_i3926_i_fu_482_p1;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<6> > i_0_i_i_cast_cast_i_fu_402_p1;
    sc_signal< sc_lv<10> > tmp_fu_417_p3;
    sc_signal< sc_lv<7> > tmp_1_fu_429_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_425_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_437_p1;
    sc_signal< sc_lv<6> > j_0_i_i_cast_cast_i_fu_447_p1;
    sc_signal< sc_lv<11> > tmp_118_i_i_cast_fu_462_p1;
    sc_signal< sc_lv<11> > tmp_3_fu_466_p2;
    sc_signal< sc_lv<1> > tmp_i3927_i_fu_497_p2;
    sc_signal< sc_lv<32> > i_0_i_i3925_cast_fu_493_p1;
    sc_signal< sc_lv<32> > tmp_287_i_fu_533_p2;
    sc_signal< sc_lv<32> > outputlayer_score_V_1_fu_539_p3;
    sc_signal< sc_lv<32> > p_Result_s_fu_547_p4;
    sc_signal< sc_lv<32> > num_zeros_fu_557_p3;
    sc_signal< sc_lv<32> > grp_fu_375_p1;
    sc_signal< sc_lv<1> > tmp_288_i_fu_589_p2;
    sc_signal< sc_lv<8> > tmp_186_i_fu_594_p2;
    sc_signal< sc_lv<8> > tmp_187_i_fu_599_p1;
    sc_signal< sc_lv<8> > p_Repl2_7_trunc_i_fu_603_p2;
    sc_signal< sc_lv<9> > tmp_188_i_fu_609_p3;
    sc_signal< sc_lv<32> > p_Result_1_fu_616_p5;
    sc_signal< sc_lv<32> > f_fu_627_p1;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_fsm_state1;
    static const sc_lv<22> ap_ST_fsm_state2;
    static const sc_lv<22> ap_ST_fsm_state3;
    static const sc_lv<22> ap_ST_fsm_state4;
    static const sc_lv<22> ap_ST_fsm_pp0_stage0;
    static const sc_lv<22> ap_ST_fsm_state7;
    static const sc_lv<22> ap_ST_fsm_state8;
    static const sc_lv<22> ap_ST_fsm_state9;
    static const sc_lv<22> ap_ST_fsm_state10;
    static const sc_lv<22> ap_ST_fsm_state11;
    static const sc_lv<22> ap_ST_fsm_state12;
    static const sc_lv<22> ap_ST_fsm_state13;
    static const sc_lv<22> ap_ST_fsm_state14;
    static const sc_lv<22> ap_ST_fsm_state15;
    static const sc_lv<22> ap_ST_fsm_state16;
    static const sc_lv<22> ap_ST_fsm_state17;
    static const sc_lv<22> ap_ST_fsm_state18;
    static const sc_lv<22> ap_ST_fsm_pp1_stage0;
    static const sc_lv<22> ap_ST_fsm_state21;
    static const sc_lv<22> ap_ST_fsm_state22;
    static const sc_lv<22> ap_ST_fsm_state23;
    static const sc_lv<22> ap_ST_fsm_state24;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_8E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_i_i3925_i_phi_fu_309_p4();
    void thread_ap_ready();
    void thread_cconlayer_output_V_address0();
    void thread_cconlayer_output_V_ce0();
    void thread_cconlayer_output_V_we0();
    void thread_convlayer1_output_va_address0();
    void thread_convlayer1_output_va_ce0();
    void thread_convlayer1_output_va_we0();
    void thread_convlayer2_output_va_address0();
    void thread_convlayer2_output_va_ce0();
    void thread_convlayer2_output_va_we0();
    void thread_exitcond_i_i_i_fu_476_p2();
    void thread_f_fu_627_p1();
    void thread_grp_CconLayer_fu_353_ap_start();
    void thread_grp_ConvLayer_1_fu_317_ap_start();
    void thread_grp_ConvLayer_fu_335_ap_start();
    void thread_grp_PoolLayer_1_fu_369_ap_start();
    void thread_grp_PoolLayer_fu_363_ap_start();
    void thread_i_0_i_i3925_cast_fu_493_p1();
    void thread_i_0_i_i_cast_cast_i_fu_402_p1();
    void thread_i_1_fu_487_p2();
    void thread_i_fu_411_p2();
    void thread_input_V_load_1_i_i_o_fu_511_p3();
    void thread_input_cols_blk_n();
    void thread_input_cols_read();
    void thread_input_rows_blk_n();
    void thread_input_rows_read();
    void thread_input_val_V_address0();
    void thread_input_val_V_ce0();
    void thread_inputlayer_output_0_address0();
    void thread_inputlayer_output_0_ce0();
    void thread_inputlayer_output_0_we0();
    void thread_is_neg_fu_525_p3();
    void thread_j_0_i_i_cast_cast_i_fu_447_p1();
    void thread_j_fu_456_p2();
    void thread_label_r();
    void thread_label_r_ap_vld();
    void thread_num_zeros_fu_557_p3();
    void thread_outputlayer_score_V_1_fu_539_p3();
    void thread_p_Repl2_7_trunc_i_fu_603_p2();
    void thread_p_Result_1_fu_616_p5();
    void thread_p_Result_s_fu_547_p4();
    void thread_p_shl1_cast_fu_437_p1();
    void thread_p_shl_cast_fu_425_p1();
    void thread_poollayer1_output_va_address0();
    void thread_poollayer1_output_va_ce0();
    void thread_poollayer1_output_va_we0();
    void thread_poollayer2_output_va_address0();
    void thread_poollayer2_output_va_ce0();
    void thread_poollayer2_output_va_we0();
    void thread_score();
    void thread_score_ap_vld();
    void thread_sel_SEBB_fu_503_p3();
    void thread_tmp32_V_1_fu_565_p2();
    void thread_tmp32_V_fu_575_p1();
    void thread_tmp_117_i_i_fu_451_p2();
    void thread_tmp_118_i_i_cast_fu_462_p1();
    void thread_tmp_186_i_fu_594_p2();
    void thread_tmp_187_i_fu_599_p1();
    void thread_tmp_188_i_fu_609_p3();
    void thread_tmp_1_fu_429_p3();
    void thread_tmp_270_i_fu_378_p2();
    void thread_tmp_272_i_fu_384_p2();
    void thread_tmp_280_i_fu_390_p2();
    void thread_tmp_282_i_fu_396_p2();
    void thread_tmp_286_i_fu_519_p2();
    void thread_tmp_287_i_fu_533_p2();
    void thread_tmp_288_i_fu_589_p2();
    void thread_tmp_2_fu_441_p2();
    void thread_tmp_3_cast_fu_471_p1();
    void thread_tmp_3_fu_466_p2();
    void thread_tmp_5_fu_571_p1();
    void thread_tmp_fu_417_p3();
    void thread_tmp_i3926_i_fu_482_p1();
    void thread_tmp_i3927_i_fu_497_p2();
    void thread_tmp_i_i_fu_406_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
