[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  23946       tick       3363898       1553041       1502128       3363898 
      2  23946       tick       4502284       2181345       2163076       4502284 
      3  23946       tick       4483400       2172303       2145289       4483400 
      4  23946       tick       4484412       2173581       2158519       4484412 
      5  23946       tick       4480976       2172330       2154248       4480976 
      6  23946       tick       4476420       2169165       2152109       4476420 
      7  23946       tick       4482695       2172080       2152459       4482695 
      8  23946       tick       4495474       2177967       2153244       4495474 
      9  23946       tick       4478430       2170499       2150078       4478430 
     10  23946       tick       4478058       2170901       2150144       4478058 
     11  23946       tick       4483397       2172236       2150285       4483397 
     12  23946       tick       4487157       2174902       2151665       4487157 
     13  23946       tick       4479595       2171408       2146271       4479595 
     14  23946       tick       4474903       2169373       2151899       4474903 
     15  23946       tick       4491949       2177512       2160621       4491949 
     16  23946       tick       4481039       2171192       2150056       4481039 
     17  23946       tick       4485094       2174166       2153930       4485094 
     18  23946       tick       4482863       2172315       2154343       4482863 
     19  23946       tick       4489554       2176411       2148690       4489554 
     20  23946       exit       2101977       1019121       1008784       2101977 
