{"Nam Sung Kim": [0.9872660338878632, ["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", 12, "micro", 2003]], "Se-Hyun Yang": [0.9929939806461334, ["Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches", ["Se-Hyun Yang", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2003.1253184", 14, "micro", 2003]], "Ho-Seop Kim": [0.7559263557195663, ["Hardware Support for Control Transfers in Code Caches", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253200", 12, "micro", 2003]], "Ilhyun Kim": [0.996322825551033, ["Macro-op Scheduling: Relaxing Scheduling Loop Constraints", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2003.1253202", 14, "micro", 2003]]}