// Seed: 3645866935
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wor id_7#(.id_11((1 - 1))),
    input uwire id_8
    , id_12,
    input wire id_9
    , id_13
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd87
) (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output wire id_3,
    output wor id_4,
    input uwire id_5,
    input wand _id_6,
    output supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri1 id_13
);
  task id_15;
    input ["" : id_6] id_16;
    begin : LABEL_0
      id_15 = id_16;
      $clog2(99);
      ;
    end
  endtask
  assign id_7 = id_10;
  assign id_7 = -1'b0 !=? id_10;
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_11,
      id_5,
      id_9,
      id_3,
      id_0,
      id_3,
      id_11,
      id_12
  );
  assign modCall_1.id_4 = 0;
endmodule
