# Tiny Tapeout project information
project:
  title:        "tt_um_yavar_counter"      # Project title
  author:       "pretl"      # Your name
  discord:      "yvr"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "test"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_yavar_counter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_yavar_counter.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
    - "ui[0]: unused"
    - "ui[1]: unused"
    - "ui[2]: unused"
    - "ui[3]: unused"
    - "ui[4]: unused"
    - "ui[5]: unused"
    - "ui[6]: unused"
    - "ui[7]: unused"
  # Outputs
    - "uo[0]: counter bit 0"
    - "uo[1]: counter bit 1"
    - "uo[2]: counter bit 2"
    - "uo[3]: counter bit 3"
    - "uo[4]: unused"
    - "uo[5]: unused"
    - "uo[6]: unused"
    - "uo[7]: unused" 
  
  # Bidirectional pins
    - "uio[0]: unused"
    - "uio[1]: unused"
    - "uio[2]: unused"
    - "uio[3]: unused"
    - "uio[4]: unused"
    - "uio[5]: unused"
    - "uio[6]: unused"
    - "uio[7]: unused"

  # Do not change!
yaml_version: 6
