{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 15:21:50 2016 " "Info: Processing started: Fri Nov 18 15:21:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off sbor -c sbor " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sbor -c sbor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/Waveform1.vwf " "Info: Using vector source file \"C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/Waveform1.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "Waveform1.vwf sbor.sim_ori.vwf " "Info: A backup of Waveform1.vwf called sbor.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|main_part\|signal\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|main_part\|signal\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[14\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[14\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[14\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[14\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[14\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[14\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[14\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[14\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[14\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[14\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[4\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[4\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[4\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[4\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[4\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[4\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[4\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[4\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[4\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[4\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[12\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[12\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[12\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[12\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[12\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[12\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[12\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[12\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[12\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[12\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[6\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[6\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[6\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[6\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[6\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[6\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[6\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[6\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[6\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[6\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[1\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[1\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[1\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[1\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[1\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[1\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[1\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[1\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[1\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[1\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[11\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[11\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[11\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[11\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[11\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[11\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[11\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[11\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[11\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[11\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[9\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[9\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[9\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[9\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[9\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[9\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[9\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[9\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[9\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[9\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[3\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[3\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[3\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[3\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[3\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[3\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[3\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[3\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[3\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[3\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[5\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[5\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[5\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[5\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[5\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[5\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[5\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[5\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[5\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[5\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[15\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[15\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[15\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[15\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[15\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[15\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[15\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[15\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[15\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[15\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[13\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[13\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[13\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[13\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[13\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[13\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[13\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[13\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[13\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[13\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[7\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[7\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[7\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[7\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[7\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[7\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[7\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[7\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[7\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[7\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[0\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[0\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[0\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[0\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[0\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[0\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[0\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[0\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[0\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[0\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[10\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[10\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[10\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[10\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[10\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[10\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[10\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[10\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[10\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[10\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[8\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[8\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[8\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[8\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[8\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[8\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[8\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[8\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[8\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[8\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[2\]\[1\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[2\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[2\]\[3\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[2\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[2\]\[4\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[2\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[2\]\[8\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[2\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|main_part\|decoder_dig:inst\|counts\[2\]\[14\] " "Info: Register: \|main_part\|decoder_dig:inst\|counts\[2\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      1.87 % " "Info: Simulation coverage is       1.87 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "5595 " "Info: Number of transitions in simulation is 5595" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Waveform1.vwf " "Info: Vector file Waveform1.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 1  Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 15:21:51 2016 " "Info: Processing ended: Fri Nov 18 15:21:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
