
                                    ZeBu (R)
                                     zTime

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zTime zTime_fpga_zcui.tcl -log zTime_fpga.log 

# start time is Wed Apr 19 01:22:07 2023




# Build Date : Oct 18 2022 - 01:00:12
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.47 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 0.35 0.90 1.03 2/472 16953
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.88.1.el7.x86_64
# Memory     Total: 193183 MB Free: 185458 MB
#            Total Free including cache: 190192 MB
#            Swap cache: 0 MB Cached space: 4734 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 313 MB VmPeak: 313 MB
# Disk Space Total: 250 GB Available: 244 GB Used: 6 GB
#            Free inodes: 524255230
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ENV.VAR : LM_LICENSE_FILE=27070@coe-vtls3.engr.tamu.edu:27020@csce-quinn-s1.engr.tamu.edu:2100@csce-quinn-s1.engr.tamu.edu
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=27070@coe-vtls3.engr.tamu.edu:27020@csce-quinn-s1.engr.tamu.edu:2100@csce-quinn-s1.engr.tamu.edu
#   step ENV.VAR : VCS_HOME=/opt/coe/synopsys/vcs/Q-2020.03-SP2-12
#   step ENV.VAR : VERDI_HOME=/opt/coe/synopsys/verdi/Q-2020.03-SP2-12
#   step ENV.VAR : ZEBU_AURA_FW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/fw
#   step ENV.VAR : ZEBU_AURA_SW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/sw
#   step ENV.VAR : ZEBU_DRIVER_PATH=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/drivers
#   step ENV.VAR : ZEBU_ROOT=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/mnt/quinn_zebu/ZEBU_SYSTEM_DIR
#   step ENV.VAR : ZEBU_TRITON_ZS2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs2
#   step ENV.VAR : ZEBU_TRITON_ZS3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs3
#   step ENV.VAR : ZEBU_XIL=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p3/ids_lite
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p4/
#   step MGT_QSFP_CABLE_DELAY : Set qsfp_cable delay as 35000.000000 ps.
#   step MGT_DIRECT_QSFP_CABLE_DELAY : Set direct_qsfp_cable delay as 35000.000000 ps.
#   step MGT : Using GT_GP mode
source {gridjob_profiling_parameters.tcl}
#   step SOURCE : Source file 'gridjob_profiling_parameters.tcl' ...
source {/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/zTime_from_zcui.tcl}
#   step SOURCE : Source file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/zTime_from_zcui.tcl' ...
source {tools/zTime/zPar_timing.zti}
#   step SOURCE : Source gzipped file 'tools/zTime/zPar_timing.zti' ...
set_eval_param {DIB_L2_CLK_PERIOD=10000}
set_eval_param {TAURUS_CABLE_AND_PCB_DELAY=7000}
source {/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/zPar_zTime_eval_params.tcl}
#   step SOURCE : Source file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/zPar_zTime_eval_params.tcl' ...
source {/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/common_eval_params.tcl}
#   step SOURCE : Source file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/common_eval_params.tcl' ...
source {/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/v7_eval_params.tcl}
#   step SOURCE : Source file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/v7_eval_params.tcl' ...
set_eval_param {DELAY_ON_SINGLE_ZL=20000}
set_eval_param {DELAY_ON_LVDS_ZL=1111}
set_eval_param {DELAY_ON_LVDS_ZL2=833}
set_eval_param {SLL_XCLK_PERIOD=10000}
set_eval_param {SLL_LATENCY=10000}
set_eval_param {MGT_LATENCY=74000}
set_eval_param {SLL_UBDR=1.0}
set_eval_param {MGT_UBDR=1.142857}
set_eval_param {SDR_COFFICIENT=1.0}
set_eval_param {SLL_SDR_DELAY=15000}
set_eval_param {DELAY_ON_LOW_SKEW=5000}
set_eval_param {DELAY_IN_FPGA=10000}
set_eval_param {DELAY_IN_DIE=10000}
set_eval_param {DELAY_IN_CLOCKGEN=5000}
set_eval_param {DELAY_IN_MSGPORT=16000}
set_eval_param {DELAY_ASYNC_FPGA=16000}
set_eval_param {DELAY_ASYNC_DIE=16000}
set_eval_param {DELAY_IN_SOCKET=1}
set_eval_param {DELAY_CROSS_FPGA=0}
set_eval_param {DELAY_S2S_INT=15000}
set_eval_param {DELAY_S2S_INT_DIE=15000}
set_eval_param {DELAY_F2F_INT=1}
set_eval_param {DELAY_F2I_INT=1}
set_eval_param {DELAY_I2F_INT=1}
set_eval_param {DELAY_I2I_INT=1}
set_eval_param {DELAY_RACC=0}
set_eval_param {DELAY_DIE_AWARE=0}
set_eval_param {DELAY_MIN_ZFILTER=40000}
set_eval_param {DELAY_MIN_ZFILTER_SKEW=40000}
set_eval_param {DELAY_MIN_SKEW_DRVCLK=40000}
set_eval_param {DELAY_MIN_ZFILTER_DRVCLK=0}
set_eval_param {DELAY_ADD_SKEW=0}
set_eval_param {DELAY_ADD_DRVCLK=0}
set_eval_param {SSRAM_HZ_CYCLE=2}
set_eval_param {SSRAM_DUT2MEM_CYCLE=3}
set_eval_param {SSRAM_CONTROL_CYCLE=4}
set_eval_param {SSRAM_DEFAULT_FREQ=150.0}
set_eval_param {SSRAM_FORCE_FREQ=0}
set_eval_param {SSRAM_EMPIRICAL_FMAX=25.0}
set_eval_param {SSRAM_WORD_WIDTH=32}
set_eval_param {RLDRAM_DEFAULT_FREQ=200.0}
set_eval_param {RLDRAM_FORCE_FREQ=0.0}
set_eval_param {RLDRAM_EMPIRICAL_FMAX=25.0}
set_eval_param {RLDRAM_WORD_WIDTH=32}
set_eval_param {RLDRAM_HZ_CYCLE=3}
set_eval_param {RLDRAM_SIMULTANEOUS_RW=0}
set_eval_param {DRAM_DEFAULT_FREQ=234}
set_eval_param {DRAM_FORCE_FREQ=0.0}
set_eval_param {DRAM_EMPIRICAL_FMAX=25.0}
set_eval_param {DRAM_EMPIRICAL_XTOR_FMAX=17.0}
set_eval_param {DRAM_WORD_WIDTH=256}
set_eval_param {DRAM_SIMULTANEOUS_RW=0}
set_eval_param {DRAM3_DEFAULT_FREQ=400.0}
set_eval_param {DRAM3_FORCE_FREQ=0.0}
set_eval_param {DRAM3_EMPIRICAL_FMAX=25.0}
set_eval_param {DRAM3_EMPIRICAL_XTOR_FMAX=17.0}
set_eval_param {DRAM3_WORD_WIDTH=512}
set_eval_param {DRAM3_SIMULTANEOUS_RW=0}
set_eval_param {DRAM4_DEFAULT_FREQ=800.0}
set_eval_param {DRAM4_FORCE_FREQ=0.0}
set_eval_param {DRAM4_EMPIRICAL_FMAX=25.0}
set_eval_param {DRAM4_EMPIRICAL_XTOR_FMAX=17.0}
set_eval_param {DRAM4_WORD_WIDTH=512}
set_eval_param {DRAM4_SIMULTANEOUS_RW=0}
set_eval_param {BRAM_EMPIRICAL_FMAX=25.0}
set_eval_param {RAMLUT_EMPIRICAL_FMAX=25.0}
set_eval_param {MAX_FWCIP_SIZE=480}
set_eval_param {MAX_SKEW_OFFSET=65530}
set_eval_param {MAX_DRIVER_OFFSET=65530}
set_eval_param {MASTER_CLOCK_FREQ=100.0}
set_eval_param {XCLK_PERIOD=0}
set_eval_param {DELAY_IF2IF=50000}
set_eval_param {DELAY_IF2H=100000}
set_eval_param {DELAY_I2I_EXT=30000}
set_lazy_eval_func {DELAY_I2I_EXT=_tsInterfArcDelay}
set_eval_param {DELAY_IN_CLKHUB=100000}
set_eval_param {EXTRA_DELAY_TS_CLKBUS_IN=0}
set_eval_param {EXTRA_DELAY_TS_CLKBUS_OUT=0}
set_eval_param {DELAY_IN_TSINTERF=150000}
set_lazy_eval_func {DELAY_IN_TSINTERF=_tsInterfInternalDelay}
set_eval_param {EXTRA_DELAY_LANCE_LOGIC=0}
source {tools/zTime/clock_dependencies.zti}
#   step SOURCE : Source gzipped file 'tools/zTime/clock_dependencies.zti' ...
import_zref_info {tools/zTime/zTime_hierarchy.edf.gz}
#   step ZNF PARSER : reading netlist from ZNF file 'tools/zTime/zTime_hierarchy.edf.gz'
source {tools/zRTB_FE/zRTB_FE_mrtb.zti}
#   step SOURCE : Source gzipped file 'tools/zRTB_FE/zRTB_FE_mrtb.zti' ...
source {tools/zTime/zTopBuild_timing.zti}
#   step SOURCE : Source gzipped file 'tools/zTime/zTopBuild_timing.zti' ...
set_hydra -enable {false}
#   step HYDRA : Hydra mode is disabled.
import_async_paths {work.Part_0/tools/zTime/global_time.edf.gz} -sdf=true
#   step IMPORT : Starting
#   step IMPORT : import use ZEBU_EDIF_TRANSFER
#   step IMPORT : Import asynchronous paths from 'work.Part_0/tools/zTime/global_time.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'work.Part_0/tools/zTime/global_time.edf.gz'
#   step BINDATA : Reading clock domain file "work.Part_0/tools/zTime/zTime_clock_domain.cds".
#   step BINDATA : Clock domains read: 2 sets with average 1.000000 and max 1 clock domains per set
#   step IMPORT : Import asynchronous paths from FPGA 'U0_M0_F0'
### warning in zTime-zPar Discrepancy [KTM0674W] : Port U0_M0_F0.z_dclk_delay created by zPar  but not seen by zTime
#   step IMPORT : Number of timing arcs created: 2, of them 0 are ZCLK
#   step Memories timing paths distribution : 
# +
#   step IMPORT : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185279 m      vm:375 m       vm:+0 m       um:99 m       um:+1 m
import_async_paths {tools/zTime/global_rtb_time_U0_M0_IF.edf.gz} -rtb=true
#   step IMPORT : Starting
#   step IMPORT : import use ZEBU_EDIF_TRANSFER
#   step IMPORT : Import asynchronous paths from 'tools/zTime/global_rtb_time_U0_M0_IF.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'tools/zTime/global_rtb_time_U0_M0_IF.edf.gz'
#   step Memories timing paths distribution : 
# +
#   step IMPORT : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185279 m      vm:377 m       vm:+2 m       um:99 m       um:+0 m
source {work.Part_0/tools/zTime/zCoreBuild_timing.zti}
#   step SOURCE : Source gzipped file 'work.Part_0/tools/zTime/zCoreBuild_timing.zti' ...
source {tools/zTime/zParFPGAs_timing.zti}
#   step SOURCE : Source gzipped file 'tools/zTime/zParFPGAs_timing.zti' ...
source {U0/M0/F00/zFpgaTiming.zti}
#   step SOURCE : Source file 'U0/M0/F00/zFpgaTiming.zti' ...
source {U0/M0/F08/zFpgaTiming.zti}
#   step SOURCE : Source file 'U0/M0/F08/zFpgaTiming.zti' ...
source {U0/M0/IF/zFpgaTiming.zti}
#   step SOURCE : Source file 'U0/M0/IF/zFpgaTiming.zti' ...
#   step FWC : setting FWC/QiWC sampling frequency to 50000 (Khz).
#   step INTRA FPGA FILTER AND SKEW : 
# +--------------------------------------+-----------+-------------+
# |                            dalay name|delay value|delay origine|
# +--------------------------------------+-----------+-------------+
# |intra fpga filter (DELAY_ADD_ZFILTER) |       0 ns|default value|
# |        skew (DELAY_MIN_ZFILTER_SKEW) |      40 ns|default value|
# +--------------------------------------+-----------+-------------+
source {../utf_generatefiles/zTime_config.tcl}
#   step SOURCE : Source file '../utf_generatefiles/zTime_config.tcl' ...
source {../utf_generatefiles/new_zTime_config.tcl}
#   step SOURCE : Source file '../utf_generatefiles/new_zTime_config.tcl' ...
set_advanced_asynchronous_set_reset_analysis {false}
set_eval_param {DELAY_MIN_ZFILTER_SKEW=40000}
source {/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/ztime_ignored_system_ports.tcl}
#   step SOURCE : Source file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ztime/ztime_ignored_system_ports.tcl' ...
#   step SYSTEM PORT : Port 'U0_M0_F0/z_dclk_delay' has been tagged as system port
#   step SYSTEM PORT : Port 'U0_M0_F0/z_dclk_delay2' has been tagged as system port
annotate
#   step ANNOTATE : Product type: zse
#   step ANNOTATE : Socket mode: v5v6v7
#   step ANNOTATE : Compute delay values of all timing arcs
#   step ANNOTATE : Annotation of 17 Arcs and 25 Nodes done
#   step FPAG DELAY INFO : No delay to apply on port in timing graph
#   step ZRM : ZRM performance mode auto not enable
analyze
#   step ANALYSIS : Starting
#   step initializeAnalysis. : Starting
#   step ANALYSIS : Initialize timing analyzer
#   step DBG_MASK : dbgMask:0x1
#   step MEMORY : Improved memory timing is enabled.
#   step ANALYSIS : Search combinatorial loops
#   step ANALYSIS : Found 0 combinatorial loop(s)
#   step ANALYSIS : Identify false paths
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
### warning in DEFAULT_DRIVER_CLOCK_SOURCE [KTM0665W] : Driver  assigned as source clock domain of PORT .zcg_compositeClock.
### warning in DEFAULT_DRIVER_CLOCK_TARGET [KTM0671W] : Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_compositeClock.
### warning in DEFAULT_DRIVER_CLOCK_SOURCE [KTM0665W] : Driver  assigned as source clock domain of PORT .zcg_zceiClock[0]@top._I_vcs_cdx_s_rw_topu_stb_clk1.
### warning in DEFAULT_DRIVER_CLOCK_TARGET [KTM0671W] : Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_zceiClock[0].
### warning in DEFAULT_DRIVER_CLOCK_SOURCE [KTM0665W] : Driver  assigned as source clock domain of PORT .zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0.
### warning in DEFAULT_DRIVER_CLOCK_TARGET [KTM0671W] : Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_zceiClock[1].
#   step DELAY MODEL : delay model information provided for 0 arcs
#   step Parameter update from zFpgaTiming.zti files : 
# +------------------------+-----------+-------------+
# |              delay name|delay value|delay origine|
# +------------------------+-----------+-------------+
# |       DELAY_MIN_ZFILTER|      27632|    U0/M0/F00|
# |  DELAY_MIN_ZFILTER_SKEW|       3812|    U0/M0/F00|
# |        DELAY_MIN_DRVCLK|      28696|    U0/M0/F00|
# |DELAY_MIN_ZFILTER_DRVCLK|       9659|    U0/M0/F00|
# +------------------------+-----------+-------------+
#   step BACK ANNOTATION : Serialized back annotation flow is not activated
#   step SANITY CHECK (BACK ANNOTATION) : 13 arcs to back annotate (3 IF arcs), 4 well back annotated, 9 not requested, 0 optimized by Xilinx and 0 requested but no delay found. 
#   step ANALYSIS : Identify primary inputs and outputs
#   step ANALYSIS : Build topological order
#   step ANALYSIS : Found 5 inputs and 9 outputs
#   step ANALYSIS : Re-propagate false path tag
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step ANALYSIS : The maximum topological depth is 35
#   step ANALYSIS : The maximum topological depth is 6
#   step ANALYSIS : Build clock topological order
#   step ANALYSIS : Build data topological order
#   step initializeAnalysis. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185279 m      vm:377 m       vm:+0 m       um:99 m       um:+0 m
#   step ANALYSIS : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:666.67       load:0.35       fm:185279 m      vm:377 m       vm:+0 m       um:99 m       um:+0 m
report_out_asyncsr_paths -all
#   step REPORT : Report output asynchronous set/reset paths statistics
analyze
#   step ANALYSIS : Starting
#   step ANALYSIS : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185279 m      vm:377 m       vm:+0 m       um:99 m       um:+0 m
build_out_filter_paths -async=true
#   step Build output paths : Starting
#   step ANALYSIS : Find worst path for each output filter
#   step Build output paths : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185276 m      vm:405 m      vm:+28 m      um:101 m       um:+2 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Longest inter-fpga filter path delay is : 33 ns
#   step REPORT : +-------------------------------------------------------------------------------+

report_out_filter_paths -all
#   step REPORT : Report output filter paths statistics
#   step REPORT : Report a maximum of 100 first filter path(s)
#   step REPORT : 
# +-------+---------------+-------+------+--------------------------------------------------+-------------------------+
# | Slack | Required Time | Delay | Fpga |Clock Name Source                                 |Filter Name Target       |
# +-------+---------------+-------+------+--------------------------------------------------+-------------------------+
# |   7 ns|  40 ns ( 1FT )|  33 ns|     2|zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0|U0_M0_F0.zcg_zceiClock[1]|
# |   8 ns|  40 ns ( 1FT )|  32 ns|     2|zcg_zceiClock[0]@top._I_vcs_cdx_s_rw_topu_stb_clk1|U0_M0_F0.zcg_zceiClock[0]|
# +-------+---------------+-------+------+--------------------------------------------------+-------------------------+
#   step REPORT : A total of 2 inter-fpga path(s) displayed

#   step REPORT : Report a maximum of 50 first different delay(s) 
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : |     33 ns |         2 |         2 |         0 |         0 |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : A total of 1 different delay(s) displayed

#   step REPORT : Histogram with a maximum of 50 first different delay(s) 
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Paths                                            |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [   33 ns         ] |---------------------------------------->        2|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 1 different delay(s) encountered

drive_out_filter_paths -debug_mode=false -enable_equiId=false -dump_verdi_db=false -enable_rtl=false {ztime_filter_out_paths_fpga.html}
#   step DRIVE PATHS : Drive all paths in file 'ztime_filter_out_paths_fpga.html' (HTML format)
#   step RTL : RTL NAME IS DISABLED
build_out_clock_paths -async=true -zfilter=true
#   step Build output paths : Starting
#   step Build output paths : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185269 m      vm:437 m       vm:+0 m      um:111 m       um:+0 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   No inter-fpga clock path found
#   step REPORT : +-------------------------------------------------------------------------------+

drive_clock_nets
#   step DRIVE NETS : Drive all clock nets in file 'clock_nets.dump'

analyze
#   step ANALYSIS : Starting
#   step ANALYSIS : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:185269 m      vm:437 m       vm:+0 m      um:112 m       um:+0 m
build_memory_paths
#   step ANALYSIS : Propagate delays through the timing graph
#   step ANALYSIS : Find all memories of the board
#   step ANALYSIS : Final number of memories explored: 2
#   step ANALYSIS : Sort those 2 memories by arrival time
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Longest memory latency is : 120 ns
#   step REPORT : +-------------------------------------------------------------------------------+

report_memory -all
#   step REPORT : Report memory statistics
#   step REPORT : Memory report
#   step REPORT : +-------------+---------+--------+----------+---------------------------+------------------------+---------+
#   step REPORT : | Physical Memory| Delay   |  Type  | Sys Freq |  Property                 |Logical Memory Name(s)|Memory RTL Name|
#   step REPORT : +-------------+---------+--------+----------+---------------------------+------------------------+---------+
#   step REPORT : | ram_ZMEM_mem|  120 ns | ramlut | 8.33 MHz | P: 1 W: 9                 | top.u_stb.u_ram.mem    | ram.mem  |
#   step REPORT : | rom_ZMEM_mem|  120 ns | ramlut | 8.33 MHz | P: 1 W: 9                 | top.u_stb.u_rom.mem    | rom.mem  |
#   step REPORT : +-------------+---------+--------+----------+---------------------------+------------------------+---------+
#   step REPORT : A total of 2 memory displayed

#   step REPORT : Report all different memory delay(s)
#   step REPORT : +-----------+----------+
#   step REPORT : | Delay     |  Memory  |
#   step REPORT : +-----------+----------+
#   step REPORT : |    120 ns |        2 |
#   step REPORT : +-----------+----------+
#   step REPORT : A total of 1 different delay(s) displayed

#   step REPORT : Histogram with all memory delay(s)
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Memory                                           |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [  120 ns         ] |---------------------------------------->        2|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 1 different delay(s) encountered

build_out_routing_paths -async=true -zdelay=true -nomcp=false
#   step Build output paths : Starting
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 60 ns
#   step ADVANCED_MCP : MCP advanced method: 1
#   step Build output paths : Done in     elapsed:0.1 s    user:0.1 s    system:0.2 s     %cpu:235.29       load:0.35       fm:185233 m      vm:529 m      vm:+92 m      um:148 m      um:+36 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Critical routing data path delay : 80 ns
#   step REPORT :   . Constant part    : 20 ns
#   step REPORT :   . Multiplexed part : 0 ns
#   step REPORT :   . Memory latency part : 60 ns
#   step REPORT :   Xclock frequency is : 450 MHz
#   step REPORT :   Longest memory latency is : 120 ns
#   step REPORT :   The theoretical frequency using default settings is 12499 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

drive_out_paths -debug_mode=false -enable_equiId=false -dump_verdi_db=false -enable_rtl=false {ztime_out_paths_fpga.html}
#   step DRIVE PATHS : Drive all paths in file 'ztime_out_paths_fpga.html' (HTML format)
#   step RTL : RTL NAME IS DISABLED
report_out_routing_paths -all -glog
#   step REPORT : Report FPGA paths statistics
#   step REPORT : Report a maximum of 100 first routing data path(s) 
#   step REPORT : 
# +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
# | Slack |    Required Time | Delay | Fpga | Clock Domain Source                       | Clock Domain Target                       |Port Name Source                                  |Port Name Target                                        |
# +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
# |   0 ns|160 ns ( 2 dvrCk )| 160 ns|     2|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top.u_stb.u_rom.mem-r0do                          |U0_M0_F0-U0_M0_F0.U0_M0_F0_core.u_dut.u_check.error.D   |
# |   0 ns|160 ns ( 2 dvrCk )| 160 ns|     2|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top.u_dut.u_fifo.u0_clkg.clkout (posedge)  |top.u_stb.u_rom.mem-r0do                          |U0_M0_F0-U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.mem[0][7].D|
# |  75 ns| 80 ns ( 1 dvrCk )|   5 ns|     2|DRIVERCLOCK (system)                       |DRIVERCLOCK (system)                       |zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0|U0_M0_F0.zcg_zceiClock[1]                               |
# +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
#   step REPORT : A total of 3 inter-fpga path(s) displayed

#   step REPORT : Report a maximum of 50 first different delay(s) 
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : |    160 ns |         3 |         2 |         0 |         0 |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : A total of 1 different delay(s) displayed

#   step REPORT : Histogram with a maximum of 50 first different delay(s) 
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Paths                                            |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [  160 ns         ] |---------------------------------------->        3|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 1 different delay(s) encountered

drive_out_memory_paths -debug_mode=false -enable_equiId=false -dump_verdi_db=false -enable_rtl=false {ztime_memory_out_paths_fpga.html}
#   step DRIVE PATHS : Drive all memory paths in file 'ztime_memory_out_paths_fpga.html' (HTML format)
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 60 ns
#   step ZTIME : skip distribute slack ratio
#   step RTL : RTL NAME IS DISABLED
#   step REPORT : Report the 3 biggest Fast Waveform Capture IP
#   step REPORT : 
# +-----+---------------------+-------+---------+-------+
# |scope|               groupe|   size|frequency|IP type|
# +-----+---------------------+-------+---------+-------+
# |     |                 ZSVA|32 bits| 8333 kHz|    FWC|
# |     |       fwc_fifo_ports|32 bits| 8333 kHz|    FWC|
# |     |fwc_essential_signals|32 bits| 8333 kHz|    FWC|
# +-----+---------------------+-------+---------+-------+
#   step REPORT : using fwc  may limit driver clock to 8333 kHz
#   step   :  
#   step REPORT : Report the 3 biggest DPI IP
#   step REPORT : 
# +---------------------------------+-------------------------+-------+---------+-------+
# |                            scope|                 function|   size|frequency|IP type|
# +---------------------------------+-------------------------+-------+---------+-------+
# |                        top.u_stb|grp0_dummy_import_for_pli|64 bits| 7142 kHz|    FWC|
# |                        top.u_stb|grp0_dummy_import_for_pli|64 bits| 7142 kHz|    FWC|
# |top.u_dut.u_fifo.u_fifo_usage_spy|    fifo_usage_spy_notify|32 bits| 8333 kHz|    FWC|
# +---------------------------------+-------------------------+-------+---------+-------+
#   step REPORT : using DPI may limit driver clock to 7142 kHz
#   step   :  
report_out_summary
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Longest inter-fpga filter path delay is : 33 ns
#   step REPORT :   Critical routing data path delay : 80 ns
#   step REPORT :   . Constant part    : 20 ns
#   step REPORT :   . Multiplexed part : 0 ns
#   step REPORT :   . Memory latency part : 60 ns
#   step REPORT :   Xclock frequency is : 450 MHz
#   step REPORT :   Longest memory latency is : 120 ns
#   step REPORT :   Fast Waveform Captures detected, if use at run-time the driverClk frequency might be limited.
#   step REPORT :   Driver clock frequency is limited by clock paths (driverClk.Period = zClockSkewTime + DELAY_MIN_SKEW_DRVCLK) : 100ns
#   step REPORT :   The theoretical frequency using default settings is 10000 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

display_component_delay
save_run_param {tools/zTime/des_ztime_post_fpga.xref}
#   step SAVE RUN PARAM : Save max frequency and clock skew time in file 'tools/zTime/des_ztime_post_fpga.xref'
#   step SAVE RUN PARAM : driverClk.Period = 100 ns (100 ns before rounding)
#   step SAVE RUN PARAM : $driverClk.Frequency = 10000 kHz (10000 kHz before rounding)
#   step SAVE RUN PARAM : $zClockSkewTime = 60 ns (60 ns before rounding)
#   step SAVE RUN PARAM : $zClockFilterTime = 40 ns (40 ns before rounding)
drive_index_html -suffix=_fpga {zTime_fpga.html}
#   step DRIVE HTML : Drive index in file 'zTime_fpga.html'
#   step REPORT : 
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |                Area               |                       Timing Switch                 |     Tool   |      Status      |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Back annotation                    |    timing_analysis -post_fpga BACK_ANNOTATED        |zTime       |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Set and reset asynchronous handling|    timing -analyze ZFILTER_ASYNC_SET_RESET_PATH     |zCoreBuild  |     Activated    |
# |                                   |timing -analyze NO_ZFILTER_DISABLE_ASYNCSR_DATAPATH  |zCoreBuild  |     Activated    |
# |                                   |    clock_localization -stop_at_async_set_reset = no |zTopBuild   |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Transparent latch on clock path    |    timing -analyze ZFILTER_LATCH_PATH               |zCoreBuild  |   Not Activated  |
# |                                   |    clock_localization -stop_at_latch_input = no     |zTopBuild   |   Not Activated  |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Memories handling                  |    zmem_clock_domain_instrument                     |zTopBuild   |     Activated    |
# |                                   |    improvedMemoryTiming                             |zPar        |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
#   step ZTIME : Display timing arcs distribution 
#   step NODE STATS : 20 ports, 3 memories, 0 clockgens, 0 msgports, 0 logicals, 10 clock_domains, 2 pins, 0 joins
#   step ARC STATS : 5 f2s, 5 s2f, 5 s2s_ext, 0 s2s_int
#   step ARC STATS : 0 f2f, 0 f2i (msg: 0, gen: 0, mem: 0, join: 0, logical: 0), 0 i2f (msg: 0, gen: 0, mem: 0, join: 0, logical: 0)
#   step ARC STATS : 2 i2i, (gen->gen: 0, gen->mem: 0, gen->msg: 0, gen->join: 0, mem->gen: 0, mem->mem: 0, mem->msg: 0, mem->join: 0, msg->gen: 0, msg->mem: 0, msg->msg: 0, msg->join: 0, join->gen: 0, join->mem: 0, join->msg: 0, join->join: 0)
#   step ARC STATS : 0 i2i_ext, 0 if2if, 0 if2h, 8 f2cd, 4 cd2f, 1 cd2cd, 0 cd2pin, 0 pin2cd, 0 pin2f, 0 f2pin

#   exec summary :    7 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.77s, sys 0m0.125s
#   exec summary : Total memory: 542184 kB - RSS memory: 151852 kB - Data memory: 263412 kB
#   exec summary : Successful execution

# end time is Wed Apr 19 01:22:08 2023
