{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676456995839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676456995839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 14:29:55 2023 " "Processing started: Wed Feb 15 14:29:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676456995839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676456995839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676456995839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676456996287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676456996287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(861) " "Verilog HDL information at de10_standard.v(861): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 861 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676457002685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard.v 4 4 " "Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676457002686 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676457002686 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676457002686 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676457002686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676457002686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(918) " "Verilog HDL Parameter Declaration warning at de10_standard.v(918): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 918 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(919) " "Verilog HDL Parameter Declaration warning at de10_standard.v(919): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 919 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(920) " "Verilog HDL Parameter Declaration warning at de10_standard.v(920): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 920 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(921) " "Verilog HDL Parameter Declaration warning at de10_standard.v(921): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 921 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(922) " "Verilog HDL Parameter Declaration warning at de10_standard.v(922): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 922 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1070) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1070): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1070 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1071) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1071): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1071 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1072) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1072): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1072 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1073) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1073): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1073 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1074) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1074): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 1074 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676457002688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676457002744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr de10_standard.v(53) " "Verilog HDL or VHDL warning at de10_standard.v(53): object \"mem_wr\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676457002746 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_val_receive de10_standard.v(54) " "Verilog HDL or VHDL warning at de10_standard.v(54): object \"first_val_receive\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676457002746 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(124) " "Verilog HDL assignment warning at de10_standard.v(124): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676457008381 "|DE10_Standard"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "31 15 0 encrypted_pixel_temp_store de10_standard.v(134) " "Verilog HDL error at de10_standard.v(134): index 31 cannot fall outside the declared range \[15:0\] for vector \"encrypted_pixel_temp_store\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 134 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676457008381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 de10_standard.v(134) " "Verilog HDL assignment warning at de10_standard.v(134): truncated value with size 32 to match size of target (12)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/de10_standard.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676457008381 "|DE10_Standard"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676457008451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Sweeping cipher size/12 bit/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676457008464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676457008496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 14:30:08 2023 " "Processing ended: Wed Feb 15 14:30:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676457008496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676457008496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676457008496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676457008496 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676457009122 ""}
