
---------- Begin Simulation Statistics ----------
final_tick                                 2341453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97287                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866768                       # Number of bytes of host memory used
host_op_rate                                   100586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.28                       # Real time elapsed on the host
host_tick_rate                              227789273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002341                       # Number of seconds simulated
sim_ticks                                  2341453000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.365085                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   86800                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                89149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2358                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            115519                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                635                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1121                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    301274                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   301077                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1824                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 45131                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           84921                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4601308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.224750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.065608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4290721     93.25%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       119059      2.59%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        35961      0.78%     96.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39681      0.86%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26701      0.58%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20215      0.44%     98.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11678      0.25%     98.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12161      0.26%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        45131      0.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4601308                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.682908                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.682908                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4375611                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   570                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83643                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1147966                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    68286                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    126642                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3086                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1979                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 39909                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      124705                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    178343                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4414037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1396                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1165634                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7270                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.026630                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             195710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              90441                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.248912                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4613534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.262357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.293219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4393546     95.23%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10653      0.23%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8797      0.19%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    65099      1.41%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5003      0.11%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    18015      0.39%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7647      0.17%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7312      0.16%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    97462      2.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4613534                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2184                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   110582                       # Number of branches executed
system.cpu.iew.exec_nop                           292                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.237805                       # Inst execution rate
system.cpu.iew.exec_refs                       676105                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     656626                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19627                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               653                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               659413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1123886                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19479                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3453                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1113620                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                749301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3086                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                748459                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              553                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          604                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4868                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42471                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1792                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            392                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    834641                       # num instructions consuming a value
system.cpu.iew.wb_count                       1090618                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.338129                       # average fanout of values written-back
system.cpu.iew.wb_producers                    282216                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.232893                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1111309                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2367706                       # number of integer regfile reads
system.cpu.int_regfile_writes                  343163                       # number of integer regfile writes
system.cpu.ipc                               0.213543                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.213543                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                432999     38.76%     38.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  179      0.02%     38.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    27      0.00%     38.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     38.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3046      0.27%     39.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3040      0.27%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.01%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20140      1.80%     41.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              657485     58.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1117073                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       90130                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080684                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2116      2.35%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.01%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    397      0.44%      2.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 87602     97.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1175664                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6875308                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1059975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1178871                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1123395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1117073                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           89665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               546                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        78134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4613534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.242130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.028747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4277520     92.72%     92.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              105522      2.29%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               43888      0.95%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27899      0.60%     96.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               36904      0.80%     97.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               64341      1.39%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               39163      0.85%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10597      0.23%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7700      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4613534                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.238543                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  31520                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              63048                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30643                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34420                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               132                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              633                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19627                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              659413                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1096741                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4682908                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  758123                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     42                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    89330                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2805849                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1133923                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              676942                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    144783                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3591704                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3086                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3598257                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    70983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2393604                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19955                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                681                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    285820                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            210                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            31813                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5659059                       # The number of ROB reads
system.cpu.rob.rob_writes                     2250408                       # The number of ROB writes
system.cpu.timesIdled                             624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31030                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       148581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            725                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           999                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74966                       # Request fanout histogram
system.membus.reqLayer0.occupancy           298912500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389584000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          244                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                223744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9495744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42197                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           117364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116638     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    726      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             117364                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147604500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111221000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  134                       # number of demand (read+write) hits
system.l2.demand_hits::total                      198                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data                 134                       # number of overall hits
system.l2.overall_hits::total                     198                       # number of overall hits
system.l2.demand_misses::.cpu.inst                881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73982                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74863                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               881                       # number of overall misses
system.l2.overall_misses::.cpu.data             73982                       # number of overall misses
system.l2.overall_misses::total                 74863                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7021986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7091317500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7021986000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7091317500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                75061                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               75061                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997362                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997362                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78696.367764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94914.790084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94723.929044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78696.367764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94914.790084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94723.929044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74863                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6282205501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6342727001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6282205501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6342727001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997362                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997362                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84915.324011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84724.456688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84915.324011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84724.456688                       # average overall mshr miss latency
system.l2.replacements                          42197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7011906500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7011906500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94929.959114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94929.959114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6273306001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6273306001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84930.493894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84930.493894                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78696.367764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78696.367764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68696.367764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.483607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.483607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85419.491525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85419.491525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8899500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8899500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.483607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.483607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75419.491525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75419.491525                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2005000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2005000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18915.094340                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18915.094340                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26140.536198                       # Cycle average of tags in use
system.l2.tags.total_refs                      148470                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.980524                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.784491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       310.225108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25793.526599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797746                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1263605                       # Number of tag accesses
system.l2.tags.data_accesses                  1263605                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4790976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24080774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2022074327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2046155101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24080774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24080774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1126575678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1126575678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1126575678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24080774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2022074327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3172730779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171224500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1804319250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3207944250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24102.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42852.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.142054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.583834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.372833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3025     16.35%     16.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3373     18.23%     34.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3717     20.08%     54.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1706      9.22%     63.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1401      7.57%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1674      9.05%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1883     10.17%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          200      1.08%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1528      8.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.274540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.442268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    633.997269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2556     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.101806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.558369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2425     94.84%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      2.23%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      1.06%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.41%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4791040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4791040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2046.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1125.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2046.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1126.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2341439500                       # Total gap between requests
system.mem_ctrls.avgGap                      20171.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2636416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 24080773.775941692293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2022101660.806345701218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1125974341.573373556137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24272500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3183671750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37542287250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27551.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43034.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    910866.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68972400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36636930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264208560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105626700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     184392000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1020458460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         39784800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1720079850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.620703                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     91775000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     78000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2171678000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             63246120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33597135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270291840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109405980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     184392000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        954544800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1710768915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.644141                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    237078000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     78000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2026375000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       177109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           177109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       177109                       # number of overall hits
system.cpu.icache.overall_hits::total          177109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1234                       # number of overall misses
system.cpu.icache.overall_misses::total          1234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89131499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89131499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89131499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89131499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       178343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       178343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       178343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       178343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006919                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006919                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006919                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006919                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72229.739870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72229.739870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72229.739870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72229.739870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71442500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71442500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75600.529101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75600.529101                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       177109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          177109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89131499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89131499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       178343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       178343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72229.739870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72229.739870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71442500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71442500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75600.529101                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           716.089465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              178054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.416931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   716.089465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.699306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          725                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            357631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           357631                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       474624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           474624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       474688                       # number of overall hits
system.cpu.dcache.overall_hits::total          474688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159536                       # number of overall misses
system.cpu.dcache.overall_misses::total        159536                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9880758751                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9880758751                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9880758751                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9880758751                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       634155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       634155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       634224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       634224                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.251565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.251565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.251545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.251545                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61936.292952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61936.292952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61934.351814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61934.351814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3133998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47056                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.601454                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73094                       # number of writebacks
system.cpu.dcache.writebacks::total             73094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85315                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74221                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7214432117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7214432117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7214866117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7214866117                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97208.581937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97208.581937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97207.880748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97207.880748                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52155.391121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52155.391121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47716.386555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47716.386555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       158957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       158957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9852886301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9852886301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.257752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.257752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61984.601502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61984.601502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7199973667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7199973667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97458.933998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97458.933998                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3202950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3202950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31712.376238                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31712.376238                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3101950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3101950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30712.376238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30712.376238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.063605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              549136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.398960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   996.063605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1343128                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1343128                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2341453000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2341453000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
