{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09394,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09724,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00605578,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00935688,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00475847,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00935688,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 23.674,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 102,
	"finish__design__instance__area__class:timing_repair_buffer": 100.548,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 58.52,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 470.554,
	"finish__design__instance__count": 612,
	"finish__design__instance__area": 821.142,
	"finish__timing__setup__tns": -0.464273,
	"finish__timing__setup__ws": -0.0533931,
	"finish__clock__skew__setup": 0.00268168,
	"finish__clock__skew__hold": 0.00268168,
	"finish__timing__drv__max_slew_limit": 0.763532,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.788324,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 18,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00168487,
	"finish__power__switching__total": 0.00139857,
	"finish__power__leakage__total": 2.21207e-05,
	"finish__power__total": 0.00310556,
	"finish__design__io": 54,
	"finish__design__die__area": 1448.56,
	"finish__design__core__area": 1256.85,
	"finish__design__instance__count": 662,
	"finish__design__instance__area": 834.442,
	"finish__design__instance__count__stdcell": 662,
	"finish__design__instance__area__stdcell": 834.442,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.663915,
	"finish__design__instance__utilization__stdcell": 0.663915,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4725,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4725,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}