$date
	Wed Sep 28 20:02:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbanch_detector $end
$scope module detc1 $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # rst $end
$var wire 1 $ s $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * current_state [2:0] $end
$var reg 3 + next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
bx *
x$
x#
0"
0!
$end
#1
b1 +
0$
b0 *
1!
#2
b0 +
0!
1"
0#
#3
1!
#4
b1 +
0!
0"
#5
b1 *
1!
#6
0!
#7
1!
#8
b10 +
0!
1"
#9
b11 +
b10 *
1!
#10
b1 +
0!
0"
#11
b1 *
1!
#12
b10 +
0!
1"
#13
b11 +
b10 *
1!
#14
0!
#15
b0 +
b11 *
1!
#16
0!
#17
b0 *
1!
#18
b1 +
0!
0"
#19
b1 *
1!
#20
b10 +
0!
1"
#21
b11 +
b10 *
1!
#22
0!
#23
b0 +
b11 *
1!
#24
b100 +
0!
0"
#25
b1 +
1$
b100 *
1!
#26
b10 +
0!
1"
#27
b11 +
0$
b10 *
1!
#28
0!
#29
b0 +
b11 *
1!
#30
b100 +
0!
0"
#31
b1 +
1$
b100 *
1!
#32
b10 +
0!
1"
#33
b11 +
0$
b10 *
1!
#34
0!
#35
b0 +
b11 *
1!
#36
b100 +
0!
0"
#37
b1 +
1$
b100 *
1!
#38
b10 +
0!
1"
#39
b11 +
0$
b10 *
1!
#40
0!
#41
b0 +
b11 *
1!
#42
b100 +
0!
0"
#43
b1 +
1$
b100 *
1!
#44
b10 +
0!
1"
#45
b11 +
0$
b10 *
1!
#46
0!
#47
b0 +
b11 *
1!
#48
b100 +
0!
0"
#49
b1 +
1$
b100 *
1!
#50
b10 +
0!
1"
#51
b11 +
0$
b10 *
1!
#52
0!
