https://github.com/alexforencich
https://github.com/jiacaiyuan/i2c_slave
https://github.com/embedded-explorer
https://github.com/freecores
ğŸ‘‹ Hi, This is Nagarjuna
ğŸ‘€ VLSI Enthusiast
ğŸŒ± Working on RTL design for FPGAs
ğŸ’ï¸ Iâ€™m looking to collaborate projects invloving RTL design using verilog
