// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2019 Sven Schwermer
 */

#include <common.h>
#include <spl.h>

#include <asm/io.h>
#include <asm/gpio.h>
#include <linux/sizes.h>

#include <asm/arch/clock.h>
#include <asm/arch/crm_regs.h>
#include <asm/arch/iomux.h>
#include <asm/arch/mx6-ddr.h>
#include <asm/arch/mx6-pins.h>
#include <asm/arch/sys_proto.h>

#include <asm/mach-imx/iomux-v3.h>

#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |             \
        PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |               \
        PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define NAND_PAD_CTRL  ( \
        PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | PAD_CTL_PKE | \
        PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
        PAD_CTL_SRE_FAST )

static iomux_v3_cfg_t const uart_pads[] = {
	IOMUX_PADS(PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL)),
	IOMUX_PADS(PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL)),
};

static iomux_v3_cfg_t const nand_pads[] = {
	IOMUX_PADS(PAD_NAND_CLE__RAWNAND_CLE         | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_ALE__RAWNAND_ALE         | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_WP_B__RAWNAND_WP_B       | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_READY_B__RAWNAND_READY_B | MUX_PAD_CTRL(PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | PAD_CTL_PKE)),
	IOMUX_PADS(PAD_NAND_CE0_B__RAWNAND_CE0_B     | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_RE_B__RAWNAND_RE_B       | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_WE_B__RAWNAND_WE_B       | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA00__RAWNAND_DATA00   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA01__RAWNAND_DATA01   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA02__RAWNAND_DATA02   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA03__RAWNAND_DATA03   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA04__RAWNAND_DATA04   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA05__RAWNAND_DATA05   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA06__RAWNAND_DATA06   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_DATA07__RAWNAND_DATA07   | MUX_PAD_CTRL(NAND_PAD_CTRL)),
};

static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
	.grp_addds = 0x00000030,
	.grp_ddrmode_ctl = 0x00020000,
	.grp_b0ds = 0x00000030,
	.grp_ctlds = 0x00000030,
	.grp_b1ds = 0x00000030,
	.grp_ddrpke = 0x00000000,
	.grp_ddrmode = 0x00020000,
	.grp_ddr_type = 0x000c0000,
};

static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
	.dram_dqm0 = 0x00000030,
	.dram_dqm1 = 0x00000030,
	.dram_ras = 0x00000030,
	.dram_cas = 0x00000030,
	.dram_odt0 = 0x00000030,
	.dram_odt1 = 0x00000030,
	.dram_sdba2 = 0x00000000,
	.dram_sdclk_0 = 0x00000008,
	.dram_sdqs0 = 0x00000038,
	.dram_sdqs1 = 0x00000030,
	.dram_reset = 0x00000030,
};

static struct mx6_mmdc_calibration mx6_mmcd_calib = {
	.p0_mpwldectrl0 = 0x00070007,
	.p0_mpdgctrl0 = 0x41490145,
	.p0_mprddlctl = 0x40404546,
	.p0_mpwrdlctl = 0x4040524D,
};

struct mx6_ddr_sysinfo ddr_sysinfo = {
	.dsize = 0,
	.cs_density = 20,
	.ncs = 1,
	.cs1_mirror = 0,
	.rtt_wr = 2,
	.rtt_nom = 1,		/* RTT_Nom = RZQ/2 */
	.walat = 1,		/* Write additional latency */
	.ralat = 5,		/* Read additional latency */
	.mif3_mode = 3,		/* Command prediction working mode */
	.bi_on = 1,		/* Bank interleaving enabled */
	.sde_to_rst = 0x10,	/* 14 cycles, 200us (JEDEC default) */
	.rst_to_cke = 0x23,	/* 33 cycles, 500us (JEDEC default) */
	.ddr_type = DDR_TYPE_DDR3,
};

static struct mx6_ddr3_cfg mem_ddr = {
	.mem_speed = 800,
	.density = 2,
	.width = 16,
	.banks = 8,
	.rowaddr = 14,
	.coladdr = 10,
	.pagesz = 2,
	.trcd = 1500,
	.trcmin = 5250,
	.trasmin = 3750,
};

static void ccgr_init(void)
{
	struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;

	writel(0x00c03f3f, &ccm->CCGR0);
	writel(0xfcffff00, &ccm->CCGR1);
	writel(0x0cffffcc, &ccm->CCGR2);
	writel(0x3f3c3030, &ccm->CCGR3);
	writel(0xff00fffc, &ccm->CCGR4);
	writel(0x033f30ff, &ccm->CCGR5);
	writel(0x00c00fff, &ccm->CCGR6);
}

static void spl_dram_init(void)
{
	mx6ul_dram_iocfg(mem_ddr.width, &mx6_ddr_ioregs, &mx6_grp_ioregs);
	mx6_dram_cfg(&ddr_sysinfo, &mx6_mmcd_calib, &mem_ddr);

	udelay(100);
}

void board_init_f(ulong dummy)
{
	ccgr_init();

	/* setup AIPS and disable watchdog */
	arch_cpu_init();

	if (!(is_mx6ul()))
		gpr_init();

	/* iomux */
	SETUP_IOMUX_PADS(uart_pads);
	SETUP_IOMUX_PADS(nand_pads);

	/* setup GP timer */
	timer_init();

	/* UART clocks enabled and gd valid - init serial console */
	preloader_console_init();

	/* DDR initialization */
	spl_dram_init();
}

int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
{
	puts("resetting ...\n");

	reset_cpu(WDOG1_BASE_ADDR);

	return 0;
}
