

================================================================
== Vivado HLS Report for 'hamming_window'
================================================================
* Date:           Tue Jun 28 10:58:24 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        proj_c_valid
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  260|  260|  261|  261|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  258|  258|         4|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !7

ST_1: stg_8 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !13

ST_1: stg_9 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind

ST_1: stg_10 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 2>: 2.71ns
ST_2: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i9 [ %i, %0 ], [ 0, %.preheader.preheader ]

ST_2: exitcond [1/1] 2.03ns
.preheader:1  %exitcond = icmp eq i9 %i_1, -256

ST_2: i [1/1] 1.84ns
.preheader:2  %i = add i9 %i_1, 1

ST_2: stg_14 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %1, label %0

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = zext i9 %i_1 to i64

ST_2: window_coeff_addr [1/1] 0.00ns
:4  %window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %tmp_s

ST_2: window_coeff_load [2/2] 2.39ns
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

ST_2: indata_addr [1/1] 0.00ns
:7  %indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %tmp_s

ST_2: indata_load [2/2] 2.71ns
:8  %indata_load = load i16* %indata_addr, align 2


 <State 3>: 2.71ns
ST_3: window_coeff_load [1/2] 2.39ns
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

ST_3: indata_load [1/2] 2.71ns
:8  %indata_load = load i16* %indata_addr, align 2


 <State 4>: 6.38ns
ST_4: tmp_3 [1/1] 0.00ns
:6  %tmp_3 = zext i14 %window_coeff_load to i32

ST_4: tmp_4 [1/1] 0.00ns
:9  %tmp_4 = sext i16 %indata_load to i32

ST_4: tmp_5 [1/1] 6.38ns
:10  %tmp_5 = mul nsw i32 %tmp_4, %tmp_3


 <State 5>: 2.71ns
ST_5: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_5: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

ST_5: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: outdata_addr [1/1] 0.00ns
:11  %outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %tmp_s

ST_5: stg_29 [1/1] 2.71ns
:12  store i32 %tmp_5, i32* %outdata_addr, align 4

ST_5: empty_2 [1/1] 0.00ns
:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

ST_5: stg_31 [1/1] 0.00ns
:14  br label %.preheader


 <State 6>: 0.00ns
ST_6: stg_32 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7fc03250b2e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7fc031afdb00; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ window_coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fc032685810; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7             (specbitsmap      ) [ 0000000]
stg_8             (specbitsmap      ) [ 0000000]
stg_9             (spectopmodule    ) [ 0000000]
stg_10            (br               ) [ 0111110]
i_1               (phi              ) [ 0010000]
exitcond          (icmp             ) [ 0011110]
i                 (add              ) [ 0111110]
stg_14            (br               ) [ 0000000]
tmp_s             (zext             ) [ 0011110]
window_coeff_addr (getelementptr    ) [ 0011000]
indata_addr       (getelementptr    ) [ 0011000]
window_coeff_load (load             ) [ 0010100]
indata_load       (load             ) [ 0010100]
tmp_3             (zext             ) [ 0000000]
tmp_4             (sext             ) [ 0000000]
tmp_5             (mul              ) [ 0010010]
empty             (speclooptripcount) [ 0000000]
tmp_2             (specregionbegin  ) [ 0000000]
stg_27            (specpipeline     ) [ 0000000]
outdata_addr      (getelementptr    ) [ 0000000]
stg_29            (store            ) [ 0000000]
empty_2           (specregionend    ) [ 0000000]
stg_31            (br               ) [ 0111110]
stg_32            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hamming_window_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="window_coeff_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="14" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="9" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_coeff_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="48" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_coeff_load/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indata_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="9" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="outdata_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="3"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="stg_29_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_1_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="1"/>
<pin id="76" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_1_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="exitcond_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="9" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="109" class="1007" name="tmp_5_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="14" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="exitcond_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_s_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="3"/>
<pin id="126" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="129" class="1005" name="window_coeff_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_coeff_addr "/>
</bind>
</comp>

<comp id="134" class="1005" name="indata_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="window_coeff_load_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="1"/>
<pin id="141" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="window_coeff_load "/>
</bind>
</comp>

<comp id="144" class="1005" name="indata_load_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indata_load "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_5_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="78" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="78" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="78" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="103" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="85" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="91" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="127"><net_src comp="97" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="132"><net_src comp="38" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="137"><net_src comp="50" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="142"><net_src comp="45" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="147"><net_src comp="57" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="152"><net_src comp="109" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i : 1
		stg_14 : 2
		tmp_s : 1
		window_coeff_addr : 2
		window_coeff_load : 3
		indata_addr : 2
		indata_load : 3
	State 3
	State 4
		tmp_5 : 1
	State 5
		stg_29 : 1
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|    add   |     i_fu_91    |    0    |    0    |    9    |
|----------|----------------|---------|---------|---------|
|   icmp   | exitcond_fu_85 |    0    |    0    |    3    |
|----------|----------------|---------|---------|---------|
|    mul   |  tmp_5_fu_109  |    1    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   zext   |   tmp_s_fu_97  |    0    |    0    |    0    |
|          |  tmp_3_fu_103  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   sext   |  tmp_4_fu_106  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    1    |    0    |    12   |
|----------|----------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|window_coeff|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     exitcond_reg_115    |    1   |
|        i_1_reg_74       |    9   |
|        i_reg_119        |    9   |
|   indata_addr_reg_134   |    8   |
|   indata_load_reg_144   |   16   |
|      tmp_5_reg_149      |   32   |
|      tmp_s_reg_124      |   64   |
|window_coeff_addr_reg_129|    8   |
|window_coeff_load_reg_139|   14   |
+-------------------------+--------+
|          Total          |   161  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_57 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.142  ||    16   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   12   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   16   |
|  Register |    -   |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    3   |   161  |   28   |
+-----------+--------+--------+--------+--------+--------+
