v 4
file . "regfile.vhdl" "1d8a8fdee2e8ca5edfff08c10cc298e85642367e" "20220121151723.545":
  entity regfile at 4( 180) + 0 on 89;
  architecture behavior of regfile at 21( 610) + 0 on 90;
file . "regfile_tb.vhdl" "b6758a6589299fd407a2a065a2130bc07bdb1dba" "20220121151727.023":
  entity regfile_tb at 1( 0) + 0 on 91;
  architecture testbench of regfile_tb at 12( 260) + 0 on 92;
