{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 14:03:34 2013 " "Info: Processing started: Sun Mar 17 14:03:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "push " "Info: Assuming node \"push\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "push" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pop " "Info: Assuming node \"pop\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pop" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "init " "Info: Assuming node \"init\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 -16 152 168 "init" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "init" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst30~0 " "Info: Detected gated clock \"Stack:inst\|inst30~0\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst6 " "Info: Detected gated clock \"Stack:inst\|inst6\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst15 " "Info: Detected gated clock \"Stack:inst\|inst15\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "push register register Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"push\" Internal fmax is restricted to 500.0 MHz between source register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.264 ns + Longest register register " "Info: + Longest register to register delay is 1.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y7_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.366 ns) 0.648 ns Stack:inst\|inst30 2 COMB LCCOMB_X15_Y7_N24 4 " "Info: 2: + IC(0.282 ns) + CELL(0.366 ns) = 0.648 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 4; COMB Node = 'Stack:inst\|inst30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.397 ns) 1.264 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.397 ns) = 1.264 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.763 ns ( 60.36 % ) " "Info: Total cell delay = 0.763 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 39.64 % ) " "Info: Total interconnect delay = 0.501 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.282ns 0.219ns } { 0.000ns 0.366ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"push\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns push 1 CLK PIN_P8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.053 ns) 2.008 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.175 ns) + CELL(0.053 ns) = 2.008 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.618 ns) 2.845 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.618 ns) = 2.845 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 51.00 % ) " "Info: Total cell delay = 1.451 ns ( 51.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 49.00 % ) " "Info: Total interconnect delay = 1.394 ns ( 49.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.175ns 0.219ns } { 0.000ns 0.780ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 2.845 ns - Longest register " "Info: - Longest clock path from clock \"push\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns push 1 CLK PIN_P8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.053 ns) 2.008 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.175 ns) + CELL(0.053 ns) = 2.008 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.618 ns) 2.845 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.618 ns) = 2.845 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 51.00 % ) " "Info: Total cell delay = 1.451 ns ( 51.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 49.00 % ) " "Info: Total interconnect delay = 1.394 ns ( 49.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.175ns 0.219ns } { 0.000ns 0.780ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.175ns 0.219ns } { 0.000ns 0.780ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.282ns 0.219ns } { 0.000ns 0.366ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.175ns 0.219ns } { 0.000ns 0.780ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pop register register Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"pop\" Internal fmax is restricted to 500.0 MHz between source register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.264 ns + Longest register register " "Info: + Longest register to register delay is 1.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y7_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.366 ns) 0.648 ns Stack:inst\|inst30 2 COMB LCCOMB_X15_Y7_N24 4 " "Info: 2: + IC(0.282 ns) + CELL(0.366 ns) = 0.648 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 4; COMB Node = 'Stack:inst\|inst30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.397 ns) 1.264 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.397 ns) = 1.264 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.763 ns ( 60.36 % ) " "Info: Total cell delay = 0.763 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 39.64 % ) " "Info: Total interconnect delay = 0.501 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.282ns 0.219ns } { 0.000ns 0.366ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 2.929 ns + Shortest register " "Info: + Shortest clock path from clock \"pop\" to destination register is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pop 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.225 ns) 2.092 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.037 ns) + CELL(0.225 ns) = 2.092 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.618 ns) 2.929 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.618 ns) = 2.929 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 57.12 % ) " "Info: Total cell delay = 1.673 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.256 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.037ns 0.219ns } { 0.000ns 0.830ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 2.929 ns - Longest register " "Info: - Longest clock path from clock \"pop\" to source register is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns pop 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.225 ns) 2.092 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.037 ns) + CELL(0.225 ns) = 2.092 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.618 ns) 2.929 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y7_N17 6 " "Info: 3: + IC(0.219 ns) + CELL(0.618 ns) = 2.929 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 6; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 57.12 % ) " "Info: Total cell delay = 1.673 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.256 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.037ns 0.219ns } { 0.000ns 0.830ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.037ns 0.219ns } { 0.000ns 0.830ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.282ns 0.219ns } { 0.000ns 0.366ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.037ns 0.219ns } { 0.000ns 0.830ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] register Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 159.72 MHz 6.261 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 159.72 MHz between source register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8\" (period= 6.261 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.270 ns + Longest register register " "Info: + Longest register to register delay is 1.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X15_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.309 ns) 0.777 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT 2 COMB LCCOMB_X17_Y7_N2 2 " "Info: 2: + IC(0.468 ns) + CELL(0.309 ns) = 0.777 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.812 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT 3 COMB LCCOMB_X17_Y7_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.812 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.847 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT 4 COMB LCCOMB_X17_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.847 ns; Loc. = LCCOMB_X17_Y7_N6; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.882 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT 5 COMB LCCOMB_X17_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.882 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.917 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT 6 COMB LCCOMB_X17_Y7_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.917 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.952 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT 7 COMB LCCOMB_X17_Y7_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.952 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 2; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.048 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT 8 COMB LCCOMB_X17_Y7_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 1.048 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 1; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.173 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\] 9 COMB LCCOMB_X17_Y7_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 1.173 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 1; COMB Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.270 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 10 REG LCFF_X17_Y7_N17 1 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 1.270 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.802 ns ( 63.15 % ) " "Info: Total cell delay = 0.802 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.468 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.468 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.270 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.807 ns - Smallest " "Info: - Smallest clock skew is -4.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.452 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 3 REG LCFF_X17_Y7_N17 1 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.259 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.228 ns) 2.301 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.219 ns) + CELL(0.228 ns) = 2.301 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.712 ns) 3.232 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X15_Y7_N23 5 " "Info: 3: + IC(0.219 ns) + CELL(0.712 ns) = 3.232 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 5; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 3.731 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X15_Y7_N2 1 " "Info: 4: + IC(0.271 ns) + CELL(0.228 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 4.372 ns Stack:inst\|inst6 5 COMB LCCOMB_X15_Y7_N28 1 " "Info: 5: + IC(0.263 ns) + CELL(0.378 ns) = 4.372 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 6.009 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.637 ns) + CELL(0.000 ns) = 6.009 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.618 ns) 7.259 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 7 REG LCFF_X15_Y7_N1 4 " "Info: 7: + IC(0.632 ns) + CELL(0.618 ns) = 7.259 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 41.58 % ) " "Info: Total cell delay = 3.018 ns ( 41.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.241 ns ( 58.42 % ) " "Info: Total interconnect delay = 4.241 ns ( 58.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.632ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.632ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.270 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.632ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "init " "Info: No valid register-to-register data paths exist for clock \"init\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5 Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\] CLK 4.454 ns " "Info: Found hold time violation between source  pin or register \"Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5\" and destination pin or register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\]\" for clock \"CLK\" (Hold time is 4.454 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.808 ns + Largest " "Info: + Largest clock skew is 4.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.260 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.228 ns) 2.301 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.219 ns) + CELL(0.228 ns) = 2.301 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.712 ns) 3.232 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X15_Y7_N23 5 " "Info: 3: + IC(0.219 ns) + CELL(0.712 ns) = 3.232 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 5; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 3.731 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X15_Y7_N2 1 " "Info: 4: + IC(0.271 ns) + CELL(0.228 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 4.372 ns Stack:inst\|inst6 5 COMB LCCOMB_X15_Y7_N28 1 " "Info: 5: + IC(0.263 ns) + CELL(0.378 ns) = 4.372 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 6.009 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.637 ns) + CELL(0.000 ns) = 6.009 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 7.260 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\] 7 REG LCFF_X17_Y7_N21 4 " "Info: 7: + IC(0.633 ns) + CELL(0.618 ns) = 7.260 ns; Loc. = LCFF_X17_Y7_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 41.57 % ) " "Info: Total cell delay = 3.018 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 58.43 % ) " "Info: Total interconnect delay = 4.242 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.452 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5 3 REG LCFF_X17_Y7_N11 1 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N11; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns - Shortest register register " "Info: - Shortest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5 1 REG LCFF_X17_Y7_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N11; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.254 ns Stack:inst\|gdfx_temp0\[4\]~3 2 COMB LCCOMB_X17_Y7_N20 1 " "Info: 2: + IC(0.201 ns) + CELL(0.053 ns) = 0.254 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 1; COMB Node = 'Stack:inst\|gdfx_temp0\[4\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 Stack:inst|gdfx_temp0[4]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.409 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y7_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.409 ns; Loc. = LCFF_X17_Y7_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Stack:inst|gdfx_temp0[4]~3 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.86 % ) " "Info: Total cell delay = 0.208 ns ( 50.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.201 ns ( 49.14 % ) " "Info: Total interconnect delay = 0.201 ns ( 49.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 Stack:inst|gdfx_temp0[4]~3 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 {} Stack:inst|gdfx_temp0[4]~3 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 Stack:inst|gdfx_temp0[4]~3 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5 {} Stack:inst|gdfx_temp0[4]~3 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6 read CLK 4.511 ns memory " "Info: tsu for memory \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6\" (data pin = \"read\", clock pin = \"CLK\") is 4.511 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.813 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns read 1 PIN PIN_Y18 17 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 17; PIN Node = 'read'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 408 576 168 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.977 ns) + CELL(0.346 ns) 6.180 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~1 2 COMB LCCOMB_X19_Y7_N4 2 " "Info: 2: + IC(4.977 ns) + CELL(0.346 ns) = 6.180 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[6]~1 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.096 ns) 6.813 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X20_Y7 1 " "Info: 3: + IC(0.537 ns) + CELL(0.096 ns) = 6.813 ns; Loc. = M4K_X20_Y7; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { RAM:inst1|lpm_ram_io:inst|datatri[6]~1 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 19.07 % ) " "Info: Total cell delay = 1.299 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.514 ns ( 80.93 % ) " "Info: Total interconnect delay = 5.514 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[6]~1 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { read {} read~combout {} RAM:inst1|lpm_ram_io:inst|datatri[6]~1 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 4.977ns 0.537ns } { 0.000ns 0.857ns 0.346ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.324 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.481 ns) 2.324 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X20_Y7 1 " "Info: 3: + IC(0.646 ns) + CELL(0.481 ns) = 2.324 ns; Loc. = M4K_X20_Y7; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.44 % ) " "Info: Total cell delay = 1.335 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 42.56 % ) " "Info: Total interconnect delay = 0.989 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[6]~1 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { read {} read~combout {} RAM:inst1|lpm_ram_io:inst|datatri[6]~1 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 4.977ns 0.537ns } { 0.000ns 0.857ns 0.346ns 0.096ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADDR\[6\] Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] 10.603 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADDR\[6\]\" through register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 10.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.260 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.228 ns) 2.301 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.219 ns) + CELL(0.228 ns) = 2.301 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.712 ns) 3.232 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X15_Y7_N23 5 " "Info: 3: + IC(0.219 ns) + CELL(0.712 ns) = 3.232 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 5; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 3.731 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X15_Y7_N2 1 " "Info: 4: + IC(0.271 ns) + CELL(0.228 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 4.372 ns Stack:inst\|inst6 5 COMB LCCOMB_X15_Y7_N28 1 " "Info: 5: + IC(0.263 ns) + CELL(0.378 ns) = 4.372 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 6.009 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.637 ns) + CELL(0.000 ns) = 6.009 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 7.260 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] 7 REG LCFF_X18_Y7_N3 4 " "Info: 7: + IC(0.633 ns) + CELL(0.618 ns) = 7.260 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 41.57 % ) " "Info: Total cell delay = 3.018 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 58.43 % ) " "Info: Total interconnect delay = 4.242 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.249 ns + Longest register pin " "Info: + Longest register to pin delay is 3.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X18_Y7_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.982 ns) 3.249 ns ADDR\[6\] 2 PIN PIN_AA17 0 " "Info: 2: + IC(1.267 ns) + CELL(1.982 ns) = 3.249 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'ADDR\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] ADDR[6] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 16 552 728 32 "ADDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 61.00 % ) " "Info: Total cell delay = 1.982 ns ( 61.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 39.00 % ) " "Info: Total interconnect delay = 1.267 ns ( 39.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] ADDR[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.249 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} ADDR[6] {} } { 0.000ns 1.267ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] ADDR[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.249 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} ADDR[6] {} } { 0.000ns 1.267ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read DATA\[5\] 9.564 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"DATA\[5\]\" is 9.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns read 1 PIN PIN_Y18 17 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 17; PIN Node = 'read'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 408 576 168 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.977 ns) + CELL(0.346 ns) 6.180 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[5\]~2 2 COMB LCCOMB_X19_Y7_N6 2 " "Info: 2: + IC(4.977 ns) + CELL(0.346 ns) = 6.180 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[5\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[5]~2 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(2.002 ns) 9.564 ns DATA\[5\] 3 PIN PIN_AB18 0 " "Info: 3: + IC(1.382 ns) + CELL(2.002 ns) = 9.564 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'DATA\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { RAM:inst1|lpm_ram_io:inst|datatri[5]~2 DATA[5] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 880 1056 120 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 33.51 % ) " "Info: Total cell delay = 3.205 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.359 ns ( 66.49 % ) " "Info: Total interconnect delay = 6.359 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.564 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[5]~2 DATA[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.564 ns" { read {} read~combout {} RAM:inst1|lpm_ram_io:inst|datatri[5]~2 {} DATA[5] {} } { 0.000ns 0.000ns 4.977ns 1.382ns } { 0.000ns 0.857ns 0.346ns 2.002ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\] init CLK 1.473 ns register " "Info: th for register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"init\", clock pin = \"CLK\") is 1.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.260 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.228 ns) 2.301 ns Stack:inst\|inst15 2 COMB LCCOMB_X15_Y7_N26 4 " "Info: 2: + IC(1.219 ns) + CELL(0.228 ns) = 2.301 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 4; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.712 ns) 3.232 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X15_Y7_N23 5 " "Info: 3: + IC(0.219 ns) + CELL(0.712 ns) = 3.232 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 5; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 3.731 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X15_Y7_N2 1 " "Info: 4: + IC(0.271 ns) + CELL(0.228 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 4.372 ns Stack:inst\|inst6 5 COMB LCCOMB_X15_Y7_N28 1 " "Info: 5: + IC(0.263 ns) + CELL(0.378 ns) = 4.372 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 6.009 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.637 ns) + CELL(0.000 ns) = 6.009 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 7.260 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X18_Y7_N21 4 " "Info: 7: + IC(0.633 ns) + CELL(0.618 ns) = 7.260 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 41.57 % ) " "Info: Total cell delay = 3.018 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 58.43 % ) " "Info: Total interconnect delay = 4.242 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns init 1 CLK PIN_H12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H12; Fanout = 9; CLK Node = 'init'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 -16 152 168 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.921 ns) + CELL(0.053 ns) 5.781 ns Stack:inst\|gdfx_temp0\[5\]~2 2 COMB LCCOMB_X18_Y7_N20 1 " "Info: 2: + IC(4.921 ns) + CELL(0.053 ns) = 5.781 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 1; COMB Node = 'Stack:inst\|gdfx_temp0\[5\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { init Stack:inst|gdfx_temp0[5]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.936 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X18_Y7_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.936 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Stack:inst|gdfx_temp0[5]~2 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 17.10 % ) " "Info: Total cell delay = 1.015 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.921 ns ( 82.90 % ) " "Info: Total interconnect delay = 4.921 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.936 ns" { init Stack:inst|gdfx_temp0[5]~2 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.936 ns" { init {} init~combout {} Stack:inst|gdfx_temp0[5]~2 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.921ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.219ns 0.219ns 0.271ns 0.263ns 1.637ns 0.633ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.936 ns" { init Stack:inst|gdfx_temp0[5]~2 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.936 ns" { init {} init~combout {} Stack:inst|gdfx_temp0[5]~2 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.921ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 14:03:35 2013 " "Info: Processing ended: Sun Mar 17 14:03:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
