<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_300 <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_54(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_49(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_50(2)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_310 <= ((NOT sw0 AND sw1 AND XLXN_49(0) AND XLXI_4/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND XLXN_49(0) AND NOT b0 AND XLXI_4/StartStop));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_311 <= ((sw0 AND sw1 AND XLXN_54(0) AND XLXI_8/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT b0 AND XLXN_54(0) AND XLXI_8/StartStop));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_362 <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(0) AND XLXN_56(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_54(2) AND NOT XLXN_54(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(0) AND XLXN_57(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_55(2) AND NOT XLXN_55(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(0) AND XLXN_51(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_49(2) AND NOT XLXN_49(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(0) AND XLXN_53(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(2) AND NOT XLXN_50(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_363 <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_56(0) AND XLXN_56(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_54(2) AND XLXN_54(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_57(0) AND XLXN_57(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_55(2) AND XLXN_55(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(0) AND XLXN_51(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_49(2) AND XLXN_49(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND XLXN_53(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(2) AND XLXN_50(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_374 <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(0) AND NOT XLXN_56(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_54(2) AND NOT XLXN_54(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(0) AND NOT XLXN_57(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND NOT XLXN_55(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(0) AND NOT XLXN_51(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_49(2) AND NOT XLXN_49(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(0) AND NOT XLXN_53(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_50(2) AND NOT XLXN_50(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_394 <= (NOT XLXN_53(1) AND NOT XLXN_53(2) AND XLXN_53(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_395 <= (NOT XLXN_57(1) AND NOT XLXN_57(2) AND XLXN_57(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_413 <= (XLXN_50(0) AND NOT XLXN_49(1) AND NOT XLXN_49(2) AND N_PZ_310 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_49(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_414 <= (XLXN_55(0) AND NOT XLXN_54(1) AND NOT XLXN_54(2) AND N_PZ_311 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_54(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_467 <= ((NOT XLXN_60(1) AND NOT XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_60(3) AND NOT N_PZ_300));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik0: FTCPE port map (XLXI_1/licznik(0),XLXI_1/licznik_T(0),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(0) <= NOT ((XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik1: FTCPE port map (XLXI_1/licznik(1),XLXI_1/licznik_T(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(1) <= ((XLXI_1/licznik(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND XLXI_1/licznik(1) AND NOT XLXI_1/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND XLXI_1/licznik(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik2: FTCPE port map (XLXI_1/licznik(2),XLXI_1/licznik_T(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(2) <= (XLXI_1/licznik(0) AND XLXI_1/licznik(1));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik3: FTCPE port map (XLXI_1/licznik(3),XLXI_1/licznik_T(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(3) <= ((XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik4: FTCPE port map (XLXI_1/licznik(4),XLXI_1/licznik_T(4),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(4) <= ((XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(2) AND XLXI_1/licznik(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik5: FTCPE port map (XLXI_1/licznik(5),XLXI_1/licznik_T(5),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(5) <= ((XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXI_1/licznik6: FTCPE port map (XLXI_1/licznik(6),XLXI_1/licznik_T(6),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/licznik_T(6) <= ((XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_15/wy(0)12 <= ((XLXN_60(1) AND XLXN_60(3) AND N_PZ_362)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_60(1) AND XLXN_56(0) AND NOT XLXN_56(2) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_60(1) AND NOT XLXN_54(2) AND XLXN_54(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_60(1) AND XLXN_57(0) AND NOT XLXN_57(2) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_60(1) AND NOT XLXN_55(2) AND XLXN_55(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(0) AND NOT XLXN_51(2) AND XLXN_60(1) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_49(2) AND XLXN_49(0) AND XLXN_60(1) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND NOT XLXN_53(2) AND XLXN_60(1) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_50(2) AND XLXN_50(0) AND XLXN_60(1) AND XLXN_60(3)));
</td></tr><tr><td>
LDCP_XLXI_4/StartStop: LDCP port map (XLXI_4/StartStop,XLXI_4/StartStop_D,sw1,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_4/StartStop_D <= NOT (((sw0 AND NOT XLXI_4/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT XLXI_4/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND b0 AND NOT b1)));
</td></tr><tr><td>
FTCPE_XLXI_7/licznik0: FTCPE port map (XLXI_7/licznik(0),XLXI_7/licznik_T(0),XLXN_3,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_7/licznik_T(0) <= NOT ((XLXN_32 AND NOT XLXI_7/licznik(0) AND NOT XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_7/licznik(2) AND XLXI_7/licznik(3) AND NOT XLXI_7/licznik(4)));
</td></tr><tr><td>
FTCPE_XLXI_7/licznik1: FTCPE port map (XLXI_7/licznik(1),XLXI_7/licznik(0),XLXN_3,'0','0','1');
</td></tr><tr><td>
FTCPE_XLXI_7/licznik2: FTCPE port map (XLXI_7/licznik(2),XLXI_7/licznik_T(2),XLXN_3,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_7/licznik_T(2) <= (XLXI_7/licznik(0) AND XLXI_7/licznik(1));
</td></tr><tr><td>
FTCPE_XLXI_7/licznik3: FTCPE port map (XLXI_7/licznik(3),XLXI_7/licznik_T(3),XLXN_3,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_7/licznik_T(3) <= ((XLXI_7/licznik(0) AND XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_7/licznik(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_32 AND NOT XLXI_7/licznik(0) AND NOT XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_7/licznik(2) AND XLXI_7/licznik(3) AND NOT XLXI_7/licznik(4)));
</td></tr><tr><td>
FTCPE_XLXI_7/licznik4: FTCPE port map (XLXI_7/licznik(4),XLXI_7/licznik_T(4),XLXN_3,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_7/licznik_T(4) <= (XLXI_7/licznik(0) AND XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_7/licznik(2) AND XLXI_7/licznik(3));
</td></tr><tr><td>
LDCP_XLXI_8/StartStop: LDCP port map (XLXI_8/StartStop,XLXI_8/StartStop_D,sw1,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_8/StartStop_D <= NOT (((NOT sw0 AND NOT XLXI_8/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT XLXI_8/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND b0 AND NOT b1)));
</td></tr><tr><td>
FTCPE_XLXN_32: FTCPE port map (XLXN_32,XLXN_32_T,XLXN_3,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_32_T <= ((XLXI_7/licznik(0) AND XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_7/licznik(2) AND XLXI_7/licznik(3) AND XLXI_7/licznik(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_32 AND NOT XLXI_7/licznik(0) AND NOT XLXI_7/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_7/licznik(2) AND XLXI_7/licznik(3) AND NOT XLXI_7/licznik(4)));
</td></tr><tr><td>
FTCPE_XLXN_3: FTCPE port map (XLXN_3,XLXN_3_T,clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_3_T <= ((XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_3 AND NOT XLXI_1/licznik(0) AND XLXI_1/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/licznik(2) AND XLXI_1/licznik(3) AND XLXI_1/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/licznik(5) AND XLXI_1/licznik(6)));
</td></tr><tr><td>
FTCPE_XLXN_490: FTCPE port map (XLXN_49(0),XLXN_49_T(0),XLXN_32,XLXN_49_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_T(0) <= NOT (((sw0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_4/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw1 AND b0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(0) AND NOT XLXN_49(1) AND NOT XLXN_49(2) AND XLXN_49(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3) AND N_PZ_394 AND XLXN_49(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_491: FTCPE port map (XLXN_49(1),XLXN_49_T(1),XLXN_32,XLXN_49_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_T(1) <= NOT (((NOT N_PZ_310)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_49(1) AND NOT XLXN_49(2) AND XLXN_49(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_492: FTCPE port map (XLXN_49(2),XLXN_49_T(2),XLXN_32,XLXN_49_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_T(2) <= (XLXN_49(1) AND N_PZ_310);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_XLXN_493: FDCPE port map (XLXN_49(3),XLXN_49_D(3),XLXN_32,XLXN_49_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_D(3) <= ((NOT N_PZ_310 AND XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_49(1) AND NOT XLXN_49(2) AND XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_49(1) AND XLXN_49(2) AND XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_49(1) AND XLXN_49(2) AND N_PZ_310 AND NOT XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(0) AND NOT XLXN_49(2) AND XLXN_53(0) AND NOT XLXN_51(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(3) AND XLXN_51(2) AND NOT XLXN_51(3) AND N_PZ_394 AND XLXN_49(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_49_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_500: FTCPE port map (XLXN_50(0),XLXN_50_T(0),XLXN_32,XLXN_50_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_T(0) <= NOT (((XLXN_49(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_49(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_310)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(0) AND XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(2) AND NOT XLXN_51(3) AND N_PZ_394)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_501: FTCPE port map (XLXN_50(1),XLXN_50_T(1),XLXN_32,XLXN_50_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_T(1) <= NOT (((NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_50(1) AND NOT XLXN_50(2) AND XLXN_50(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_502: FTCPE port map (XLXN_50(2),XLXN_50_T(2),XLXN_32,XLXN_50_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_T(2) <= (XLXN_50(1) AND N_PZ_413);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_XLXN_503: FDCPE port map (XLXN_50(3),XLXN_50_D(3),XLXN_32,XLXN_50_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_D(3) <= ((NOT N_PZ_413 AND XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_50(1) AND NOT XLXN_50(2) AND XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_50(1) AND XLXN_50(2) AND XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_50(1) AND XLXN_50(2) AND N_PZ_413 AND NOT XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(2) AND XLXN_53(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND NOT XLXN_51(3) AND N_PZ_394));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_50_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_510: FTCPE port map (XLXN_51(0),XLXN_51_T(0),XLXN_32,XLXN_51_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_T(0) <= NOT (((XLXN_50(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_50(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND XLXN_53(0) AND NOT XLXN_51(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(2) AND NOT XLXN_51(3) AND N_PZ_394)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_511: FTCPE port map (XLXN_51(1),XLXN_51_T(1),XLXN_32,XLXN_51_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_T(1) <= ((XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(1) AND XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(3) AND NOT XLXN_51(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(3) AND XLXN_51(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_512: FTCPE port map (XLXN_51(2),XLXN_51_T(2),XLXN_32,XLXN_51_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_T(2) <= ((XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(1) AND XLXN_50(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(0) AND XLXN_50(3) AND XLXN_51(2) AND NOT XLXN_51(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_50(3) AND XLXN_51(2) AND NOT XLXN_51(3) AND NOT N_PZ_394));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_513: FTCPE port map (XLXN_51(3),XLXN_51_T(3),XLXN_32,XLXN_51_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_T(3) <= (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_51_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_530: FTCPE port map (XLXN_53(0),XLXN_53_T(0),XLXN_32,XLXN_53_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_T(0) <= ((XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND NOT XLXN_51(3) AND NOT N_PZ_394));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_531: FTCPE port map (XLXN_53(1),XLXN_53_T(1),XLXN_32,XLXN_53_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_T(1) <= (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3) AND NOT N_PZ_394);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_532: FTCPE port map (XLXN_53(2),XLXN_53_T(2),XLXN_32,XLXN_53_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_T(2) <= (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3) AND XLXN_53(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_533: FTCPE port map (XLXN_53(3),XLXN_53_T(3),XLXN_32,XLXN_53_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_T(3) <= (XLXN_51(0) AND NOT XLXN_50(1) AND NOT XLXN_50(2) AND N_PZ_413 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_53(0) AND NOT XLXN_51(1) AND XLXN_50(3) AND XLXN_51(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3) AND XLXN_53(1) AND XLXN_53(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_53_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_540: FTCPE port map (XLXN_54(0),XLXN_54_T(0),XLXN_32,XLXN_54_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_T(0) <= NOT (((NOT sw0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_8/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw1 AND b0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND XLXN_55(0) AND NOT XLXN_54(1) AND NOT XLXN_54(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_54(0) AND XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3) AND N_PZ_395 AND XLXN_54(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_541: FTCPE port map (XLXN_54(1),XLXN_54_T(1),XLXN_32,XLXN_54_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_T(1) <= NOT (((NOT N_PZ_311)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_54(1) AND NOT XLXN_54(2) AND XLXN_54(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_542: FTCPE port map (XLXN_54(2),XLXN_54_T(2),XLXN_32,XLXN_54_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_T(2) <= (XLXN_54(1) AND N_PZ_311);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_XLXN_543: FDCPE port map (XLXN_54(3),XLXN_54_D(3),XLXN_32,XLXN_54_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_D(3) <= ((NOT N_PZ_311 AND XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_54(1) AND NOT XLXN_54(2) AND XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_54(1) AND XLXN_54(2) AND XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_54(1) AND XLXN_54(2) AND N_PZ_311 AND NOT XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND XLXN_55(0) AND NOT XLXN_54(2) AND XLXN_57(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_56(2) AND XLXN_55(3) AND NOT XLXN_56(3) AND N_PZ_395 AND XLXN_54(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_54_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_550: FTCPE port map (XLXN_55(0),XLXN_55_T(0),XLXN_32,XLXN_55_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_T(0) <= NOT (((XLXN_54(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_54(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_311)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND XLXN_55(0) AND XLXN_57(0) AND XLXN_56(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_55(3) AND NOT XLXN_56(3) AND N_PZ_395)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_551: FTCPE port map (XLXN_55(1),XLXN_55_T(1),XLXN_32,XLXN_55_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_T(1) <= NOT (((NOT N_PZ_414)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_55(1) AND NOT XLXN_55(2) AND XLXN_55(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_552: FTCPE port map (XLXN_55(2),XLXN_55_T(2),XLXN_32,XLXN_55_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_T(2) <= (XLXN_55(1) AND N_PZ_414);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_XLXN_553: FDCPE port map (XLXN_55(3),XLXN_55_D(3),XLXN_32,XLXN_55_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_D(3) <= ((NOT N_PZ_414 AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_55(1) AND NOT XLXN_55(2) AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_55(1) AND XLXN_55(2) AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_55(1) AND XLXN_55(2) AND N_PZ_414 AND NOT XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND NOT XLXN_56(3) AND N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_55_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_560: FTCPE port map (XLXN_56(0),XLXN_56_T(0),XLXN_32,XLXN_56_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_T(0) <= NOT (((XLXN_55(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_55(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_414)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND XLXN_57(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_56(2) AND NOT XLXN_56(3) AND N_PZ_395)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_561: FTCPE port map (XLXN_56(1),XLXN_56_T(1),XLXN_32,XLXN_56_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_T(1) <= ((XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_56(0) AND NOT XLXN_55(1) AND NOT XLXN_55(2) AND N_PZ_414 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(2) AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_56(0) AND NOT XLXN_55(1) AND NOT XLXN_55(2) AND N_PZ_414 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_55(3) AND XLXN_56(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_562: FTCPE port map (XLXN_56(2),XLXN_56_T(2),XLXN_32,XLXN_56_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_T(2) <= ((XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_56(0) AND NOT XLXN_55(1) AND NOT XLXN_55(2) AND N_PZ_414 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND NOT XLXN_56(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_56(0) AND NOT XLXN_55(1) AND NOT XLXN_55(2) AND N_PZ_414 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_56(2) AND XLXN_55(3) AND NOT XLXN_56(3) AND NOT N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_563: FTCPE port map (XLXN_56(3),XLXN_56_T(3),XLXN_32,XLXN_56_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_T(3) <= (XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_56(2) AND XLXN_55(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_56_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_570: FTCPE port map (XLXN_57(0),XLXN_57_T(0),XLXN_32,XLXN_57_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_T(0) <= ((NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND NOT XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_56(2) AND XLXN_55(3) AND NOT XLXN_56(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_571: FTCPE port map (XLXN_57(1),XLXN_57_T(1),XLXN_32,XLXN_57_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_T(1) <= (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3) AND NOT N_PZ_395);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_572: FTCPE port map (XLXN_57(2),XLXN_57_T(2),XLXN_32,XLXN_57_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_T(2) <= (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3) AND XLXN_57(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_XLXN_573: FTCPE port map (XLXN_57(3),XLXN_57_T(3),XLXN_32,XLXN_57_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_T(3) <= (NOT XLXN_56(1) AND XLXN_56(0) AND NOT XLXN_55(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(2) AND N_PZ_414 AND XLXN_57(0) AND XLXN_56(2) AND XLXN_55(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3) AND XLXN_57(1) AND XLXN_57(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_57_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
</td></tr><tr><td>
XLXN_60(1) <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_54(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_49(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_50(1)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXN_60(3) <= ((sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_56(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_54(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_57(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_55(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_51(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_49(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_53(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_50(3)));
</td></tr><tr><td>
FTCPE_XLXN_611: FTCPE port map (XLXN_61(1),NOT wy_sterowanie_kropka,XLXN_3,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
d_Stopwatch1 <= sw0;
</td></tr><tr><td>
</td></tr><tr><td>
d_Stopwatch2 <= NOT sw0;
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(0) <= NOT ((NOT wy_sterowanie_kropka AND XLXN_61(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(1) <= NOT ((wy_sterowanie_kropka AND XLXN_61(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(2) <= NOT ((NOT wy_sterowanie_kropka AND NOT XLXN_61(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(3) <= NOT ((wy_sterowanie_kropka AND NOT XLXN_61(1)));
</td></tr><tr><td>
FTCPE_wy_sterowanie_kropka: FTCPE port map (wy_sterowanie_kropka,'0',XLXN_3,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(0) <= NOT ((NOT XLXI_15/wy(0)12 AND NOT N_PZ_467));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(1) <= NOT (((XLXN_60(1) AND NOT N_PZ_467 AND NOT N_PZ_363)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_60(1) AND NOT N_PZ_362 AND NOT N_PZ_467)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(2) <= ((N_PZ_467)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_60(1) AND N_PZ_374));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(3) <= NOT (((NOT XLXI_15/wy(0)12 AND XLXN_60(1) AND NOT N_PZ_467)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_15/wy(0)12 AND NOT N_PZ_467 AND NOT N_PZ_363)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(4) <= NOT (((XLXN_60(1) AND N_PZ_374)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_56(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_54(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_57(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_55(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_51(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_49(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_53(0) AND XLXN_60(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT XLXN_61(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_15/wy(0)12 AND NOT XLXN_50(0) AND XLXN_60(3))));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(5) <= NOT (((XLXN_60(3) AND N_PZ_362)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_15/wy(0)12 AND XLXN_60(1) AND N_PZ_300)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_60(1) AND XLXN_60(3) AND NOT N_PZ_300)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(6) <= ((N_PZ_467)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_60(1) AND N_PZ_363)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_60(1) AND XLXN_60(3) AND N_PZ_300));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
