

================================================================
== Vitis HLS Report for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'
================================================================
* Date:           Tue Oct 18 21:15:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.786 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25091|    25091|  0.251 ms|  0.251 ms|  25091|  25091|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_351_1_VITIS_LOOP_353_2  |    25089|    25089|         3|          1|          1|  25088|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1221|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |       12|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      541|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       12|     0|      541|    1338|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_U  |create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W  |       12|  0|   0|    0|  1792|   32|     1|        57344|
    +---------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                                                |       12|  0|   0|    0|  1792|   32|     1|        57344|
    +---------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln351_fu_284_p2               |         +|   0|  0|  22|          15|           1|
    |add_ln353_fu_498_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln358_1_fu_648_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln358_fu_413_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln364_1_fu_443_p2             |         +|   0|  0|  39|          32|           2|
    |add_ln364_fu_216_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln367_1_fu_599_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln367_2_fu_469_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln367_3_fu_658_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln367_4_fu_668_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln367_5_fu_487_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln367_fu_582_p2               |         +|   0|  0|  13|           6|           6|
    |col_ptr_5_fu_305_p2               |         +|   0|  0|  39|          32|           1|
    |pos_y_0_fu_210_p2                 |         +|   0|  0|  39|          32|           2|
    |pos_y_0_mid1_fu_537_p2            |         +|   0|  0|  39|          32|           2|
    |row_ptr_4_fu_293_p2               |         +|   0|  0|  39|          32|           1|
    |sub_ln358_fu_391_p2               |         -|   0|  0|  45|          38|          38|
    |sub_ln367_fu_572_p2               |         -|   0|  0|  45|          38|          38|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_214                  |       and|   0|  0|   2|           1|           1|
    |demorgan_fu_204_p2                |       and|   0|  0|   2|           1|           1|
    |demorgan_mid1_fu_425_p2           |       and|   0|  0|   2|           1|           1|
    |cmp34_not_fu_198_p2               |      icmp|   0|  0|  20|          32|           1|
    |cmp34_not_mid1_fu_419_p2          |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln351_fu_278_p2              |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln353_fu_341_p2              |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln373_fu_299_p2              |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln377_fu_311_p2              |      icmp|   0|  0|  20|          32|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln366_1_fu_236_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_2_fu_250_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_3_fu_264_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_4_fu_715_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_5_fu_733_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_6_fu_612_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_7_fu_630_p2              |        or|   0|  0|  32|          32|          32|
    |or_ln366_fu_222_p2                |        or|   0|  0|  32|          32|          32|
    |col_ptr_6_fu_317_p3               |    select|   0|  0|  32|           1|           1|
    |col_ptr_7_fu_333_p3               |    select|   0|  0|  32|           1|          32|
    |row_ptr_5_fu_325_p3               |    select|   0|  0|  32|           1|           1|
    |select_ln351_1_fu_359_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_2_fu_397_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_3_fu_431_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln351_4_fu_542_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_5_fu_727_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln351_6_fu_449_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_7_fu_745_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln351_8_fu_624_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln351_9_fu_642_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln351_fu_347_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln366_1_fu_751_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln366_2_fu_759_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln366_3_fu_683_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln366_fu_691_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1221|         785|         745|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_channel_load          |   9|          2|    6|         12|
    |ap_sig_allocacmp_col_ptr_1             |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load   |   9|          2|   15|         30|
    |ap_sig_allocacmp_row_ptr_1             |   9|          2|   32|         64|
    |channel_fu_70                          |   9|          2|    6|         12|
    |col_ptr_fu_94                          |   9|          2|   32|         64|
    |conv2d_32_feature_map_stream122_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_fu_98                   |   9|          2|   15|         30|
    |maxp2d_32_window_stream_blk_n          |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |row_ptr_fu_90                          |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 117|         26|  175|        350|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln358_reg_907                     |   6|   0|    6|          0|
    |add_ln364_1_reg_921                   |  32|   0|   32|          0|
    |add_ln364_1_reg_921_pp0_iter1_reg     |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |channel_fu_70                         |   6|   0|    6|          0|
    |col_ptr_7_reg_891                     |  32|   0|   32|          0|
    |col_ptr_fu_94                         |  32|   0|   32|          0|
    |icmp_ln353_reg_898                    |   1|   0|    1|          0|
    |icmp_ln353_reg_898_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_fu_98                  |  15|   0|   15|          0|
    |pos_y_0_mid1_reg_944                  |  32|   0|   32|          0|
    |pos_y_0_reg_856                       |  32|   0|   32|          0|
    |row_ptr_5_reg_885                     |  32|   0|   32|          0|
    |row_ptr_5_reg_885_pp0_iter1_reg       |  32|   0|   32|          0|
    |row_ptr_fu_90                         |  32|   0|   32|          0|
    |select_ln351_3_reg_912                |   1|   0|    1|          0|
    |select_ln351_3_reg_912_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln366_3_reg_960                |  32|   0|   32|          0|
    |select_ln366_reg_965                  |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |temp_window_elements_load2_fu_74      |  32|   0|   32|          0|
    |temp_window_elements_load_176_fu_78   |  32|   0|   32|          0|
    |temp_window_elements_load_1810_fu_82  |  32|   0|   32|          0|
    |temp_window_elements_load_1914_fu_86  |  32|   0|   32|          0|
    |tmp_18_reg_861                        |   1|   0|    1|          0|
    |tmp_18_reg_861_pp0_iter1_reg          |   1|   0|    1|          0|
    |tmp_19_reg_866                        |   1|   0|    1|          0|
    |tmp_19_reg_866_pp0_iter1_reg          |   1|   0|    1|          0|
    |tmp_20_reg_871                        |   1|   0|    1|          0|
    |tmp_23_reg_876                        |   1|   0|    1|          0|
    |trunc_ln367_1_reg_916                 |   6|   0|    6|          0|
    |trunc_ln367_3_reg_927                 |   6|   0|    6|          0|
    |zext_ln358_2_reg_932                  |   6|   0|   11|          5|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 541|   0|  546|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|start_full_n                                    |   in|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|start_out                                       |  out|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|start_write                                     |  out|    1|  ap_ctrl_hs|  create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>|  return value|
|conv2d_32_feature_map_stream122_dout            |   in|   32|     ap_fifo|                     conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_num_data_valid  |   in|    3|     ap_fifo|                     conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_fifo_cap        |   in|    3|     ap_fifo|                     conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_empty_n         |   in|    1|     ap_fifo|                     conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_read            |  out|    1|     ap_fifo|                     conv2d_32_feature_map_stream122|       pointer|
|maxp2d_32_window_stream_din                     |  out|  128|     ap_fifo|                             maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_num_data_valid          |   in|    3|     ap_fifo|                             maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_fifo_cap                |   in|    3|     ap_fifo|                             maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_full_n                  |   in|    1|     ap_fifo|                             maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_write                   |  out|    1|     ap_fifo|                             maxp2d_32_window_stream|       pointer|
+------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

