var g_data = {"22":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx/fifomem","l":"Verilog","sn":139,"ln":161,"du":{"n":"work.FIFO_memory","s":8,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"b":1},{"n":"fifomem","s":22,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"t":[50,50,1]}}},"23":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx/read_pointer_empty","l":"Verilog","sn":139,"ln":172,"du":{"n":"work.read_pointer_empty","s":9,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"b":1},{"n":"read_pointer_empty","s":23,"z":1}],"loc":{"cp":97.68,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,49,1]}}},"24":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx/write_pointer_full","l":"Verilog","sn":139,"ln":183,"du":{"n":"work.write_pointer_full","s":10,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"b":1},{"n":"write_pointer_full","s":24,"z":1}],"loc":{"cp":97.68,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,49,1]}}},"25":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx/sync_read_to_write","l":"Verilog","sn":139,"ln":194,"du":{"n":"work.sync_read_to_write","s":11,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"b":1},{"n":"sync_read_to_write","s":25,"z":1}],"loc":{"cp":96.42,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,25,1]}}},"26":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx/sync_write_to_read","l":"Verilog","sn":139,"ln":202,"du":{"n":"work.sync_write_to_read","s":12,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"b":1},{"n":"sync_write_to_read","s":26,"z":1}],"loc":{"cp":96.42,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,25,1]}}},"21":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_tx","l":"Verilog","sn":138,"ln":58,"du":{"n":"work.FIFO_top","s":7,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_tx","s":21,"z":1}],"children":[{"n":"sync_write_to_read","id":26,"zf":1,"tc":96.42,"s":100.00,"b":100.00,"t":89.28},{"n":"sync_read_to_write","id":25,"zf":1,"tc":96.42,"s":100.00,"b":100.00,"t":89.28},{"n":"write_pointer_full","id":24,"zf":1,"tc":97.68,"s":100.00,"b":100.00,"fe":100.00,"t":90.74},{"n":"read_pointer_empty","id":23,"zf":1,"tc":97.68,"s":100.00,"b":100.00,"fe":100.00,"t":90.74},{"n":"fifomem","id":22,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":98.03,"data":{"s":[29,29],"b":[12,12],"fe":[2,2],"t":[204,188]}},"loc":{"cp":95.65,"data":{"t":[92,88,1]}}},"28":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx/fifomem","l":"Verilog","sn":139,"ln":161,"du":{"n":"work.FIFO_memory","s":8,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"b":1},{"n":"fifomem","s":28,"z":1}],"loc":{"cp":98.00,"data":{"s":[3,3,1],"t":[50,48,1]}}},"29":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx/read_pointer_empty","l":"Verilog","sn":139,"ln":172,"du":{"n":"work.read_pointer_empty","s":9,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"b":1},{"n":"read_pointer_empty","s":29,"z":1}],"loc":{"cp":96.29,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,46,1]}}},"30":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx/write_pointer_full","l":"Verilog","sn":139,"ln":183,"du":{"n":"work.write_pointer_full","s":10,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"b":1},{"n":"write_pointer_full","s":30,"z":1}],"loc":{"cp":96.29,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,46,1]}}},"31":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx/sync_read_to_write","l":"Verilog","sn":139,"ln":194,"du":{"n":"work.sync_read_to_write","s":11,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"b":1},{"n":"sync_read_to_write","s":31,"z":1}],"loc":{"cp":92.85,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,22,1]}}},"32":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx/sync_write_to_read","l":"Verilog","sn":139,"ln":202,"du":{"n":"work.sync_write_to_read","s":12,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"b":1},{"n":"sync_write_to_read","s":32,"z":1}],"loc":{"cp":92.85,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,22,1]}}},"27":{"st":"inst","pa":0,"n":"/tb_top/dut/fifo_rx","l":"Verilog","sn":138,"ln":75,"du":{"n":"work.FIFO_top","s":7,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"fifo_rx","s":27,"z":1}],"children":[{"n":"sync_write_to_read","id":32,"zf":1,"tc":92.85,"s":100.00,"b":100.00,"t":78.57},{"n":"sync_read_to_write","id":31,"zf":1,"tc":92.85,"s":100.00,"b":100.00,"t":78.57},{"n":"write_pointer_full","id":30,"zf":1,"tc":96.29,"s":100.00,"b":100.00,"fe":100.00,"t":85.18},{"n":"read_pointer_empty","id":29,"zf":1,"tc":96.29,"s":100.00,"b":100.00,"fe":100.00,"t":85.18},{"n":"fifomem","id":28,"zf":1,"tc":98.00,"s":100.00,"t":96.00}],"rec":{"cp":96.32,"data":{"s":[29,29],"b":[12,12],"fe":[2,2],"t":[204,174]}},"loc":{"cp":89.13,"data":{"t":[92,82,1]}}},"33":{"st":"inst","pa":0,"n":"/tb_top/dut/apb","l":"Verilog","sn":138,"ln":92,"du":{"n":"work.apb","s":13,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"apb","s":33,"z":1}],"loc":{"cp":94.02,"data":{"s":[20,20,1],"b":[24,24,1],"fc":[17,17,1],"fe":[2,2,1],"t":[164,115,1]}}},"34":{"st":"inst","pa":0,"n":"/tb_top/dut/i2c","l":"Verilog","sn":138,"ln":113,"du":{"n":"work.i2c_controller","s":14,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"i2c","s":34,"z":1}],"loc":{"cp":95.38,"data":{"s":[87,87,1],"b":[89,89,1],"fc":[20,20,1],"t":[130,106,1]}}},"35":{"st":"inst","pa":0,"n":"/tb_top/dut/converter","l":"Verilog","sn":138,"ln":130,"du":{"n":"work.BitToByteConverter","s":15,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"converter","s":35,"z":1}],"loc":{"cp":98.43,"data":{"s":[8,8,1],"b":[12,12,1],"fc":[3,3,1],"t":[48,45,1]}}},"36":{"st":"inst","pa":0,"n":"/tb_top/dut/clock_gen","l":"Verilog","sn":138,"ln":140,"du":{"n":"work.ClockGenerator","s":16,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"b":1},{"n":"clock_gen","s":36,"z":1}],"loc":{"cp":87.50,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,14,1]}}},"20":{"st":"inst","pa":0,"n":"/tb_top/dut","l":"Verilog","sn":115,"ln":39,"du":{"n":"work.top_level","s":6,"b":1},"bc":[{"n":"tb_top","s":18,"b":1},{"n":"dut","s":20,"z":1}],"children":[{"n":"clock_gen","id":36,"zf":1,"tc":87.50,"s":100.00,"b":100.00,"fc":100.00,"t":50.00},{"n":"converter","id":35,"zf":1,"tc":98.43,"s":100.00,"b":100.00,"fc":100.00,"t":93.75},{"n":"i2c","id":34,"zf":1,"tc":95.38,"s":100.00,"b":100.00,"fc":100.00,"t":81.53},{"n":"apb","id":33,"zf":1,"tc":94.02,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":70.12},{"n":"fifo_rx","id":27,"zf":1,"tc":96.32,"s":100.00,"b":100.00,"fe":100.00,"t":85.29},{"n":"fifo_tx","id":21,"zf":1,"tc":98.03,"s":100.00,"b":100.00,"fe":100.00,"t":92.15}],"rec":{"cp":95.79,"data":{"s":[180,180],"b":[155,155],"fc":[41,41],"fe":[10,10],"t":[752,594]}},"loc":{"cp":92.50,"data":{"s":[1,1,1],"b":[2,2,1],"fe":[4,4,1],"t":[220,154,1]}}},"18":{"st":"inst","pa":0,"n":"/tb_top","l":"Verilog","sn":115,"ln":0,"du":{"n":"work.tb_top","s":4,"b":0},"bc":[{"n":"tb_top","s":18,"z":1}],"children":[{"n":"dut","id":20,"zf":1,"tc":95.79,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":78.98}],"rec":{"cp":95.79,"data":{"s":[180,180],"b":[155,155],"fc":[41,41],"fe":[10,10],"t":[752,594]}}},"39":{"st":"inst","pa":0,"n":"/tb_top_sv_unit","l":"SystemVerilog","sn":115,"ln":0,"du":{"n":"work.tb_top_sv_unit","s":2,"b":1},"bc":[{"n":"tb_top_sv_unit","s":39,"z":1}],"loc":{"cp":100.00,"data":{"gb":[8,8,1],"cvpc":[2,1],"g":[1,100.00,1]}}},"15":{"st":"du","pa":0,"n":"work.BitToByteConverter","l":"Verilog","sn":142,"ln":1,"one_inst":35,"loc":{"cp":98.43,"data":{"s":[8,8,1],"b":[12,12,1],"fc":[3,3,1],"t":[48,45,1]}}},"16":{"st":"du","pa":0,"n":"work.ClockGenerator","l":"Verilog","sn":143,"ln":1,"one_inst":36,"loc":{"cp":87.50,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,14,1]}}},"8":{"st":"du","pa":0,"n":"work.FIFO_memory","l":"Verilog","sn":139,"ln":1,"loc":{"cp":100.00,"data":{"s":[3,3,1],"t":[50,50,1]}}},"7":{"st":"du","pa":0,"n":"work.FIFO_top","l":"Verilog","sn":139,"ln":137,"loc":{"cp":95.65,"data":{"t":[92,88,1]}}},"13":{"st":"du","pa":0,"n":"work.apb","l":"Verilog","sn":140,"ln":1,"one_inst":33,"loc":{"cp":94.02,"data":{"s":[20,20,1],"b":[24,24,1],"fc":[17,17,1],"fe":[2,2,1],"t":[164,115,1]}}},"14":{"st":"du","pa":0,"n":"work.i2c_controller","l":"Verilog","sn":141,"ln":1,"one_inst":34,"loc":{"cp":95.38,"data":{"s":[87,87,1],"b":[89,89,1],"fc":[20,20,1],"t":[130,106,1]}}},"9":{"st":"du","pa":0,"n":"work.read_pointer_empty","l":"Verilog","sn":139,"ln":61,"loc":{"cp":97.68,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,49,1]}}},"11":{"st":"du","pa":0,"n":"work.sync_read_to_write","l":"Verilog","sn":139,"ln":101,"loc":{"cp":96.42,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,25,1]}}},"12":{"st":"du","pa":0,"n":"work.sync_write_to_read","l":"Verilog","sn":139,"ln":119,"loc":{"cp":96.42,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,25,1]}}},"2":{"st":"du","pa":0,"n":"work.tb_top_sv_unit","l":"SystemVerilog","sn":115,"ln":3,"one_inst":39,"loc":{"cp":100.00,"data":{"gb":[8,8,1],"cvpc":[2,1],"g":[1,100.00,1]}}},"6":{"st":"du","pa":0,"n":"work.top_level","l":"Verilog","sn":138,"ln":6,"one_inst":20,"loc":{"cp":92.50,"data":{"s":[1,1,1],"b":[2,2,1],"fe":[4,4,1],"t":[220,154,1]}}},"10":{"st":"du","pa":0,"n":"work.write_pointer_full","l":"Verilog","sn":139,"ln":26,"loc":{"cp":97.68,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,49,1]}}}};
processSummaryData(g_data);