\hypertarget{group__I2C__SR2__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+SR2 Bit Position Definitions}
\label{group__I2C__SR2__Bit__Positions}\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+SR2 register.  


Collaboration diagram for I2\+C\+\_\+\+SR2 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__SR2__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~2
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~4
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~5
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~6
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~7
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Bit__Positions_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~8
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+SR2 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_ga3b1e75a82da73ae2873cff1cd27c3179}\label{group__I2C__SR2__Bit__Positions_ga3b1e75a82da73ae2873cff1cd27c3179}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}}
\index{I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_BUSY}{I2C\_SR2\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY~1}

Bus Busy \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_ga79a6a21835e06d9bc48009f4269b7798}\label{group__I2C__SR2__Bit__Positions_ga79a6a21835e06d9bc48009f4269b7798}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}}
\index{I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_DUALF}{I2C\_SR2\_DUALF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF~7}

Dual Flag (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}\label{group__I2C__SR2__Bit__Positions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}}
\index{I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL}{I2C\_SR2\_GENCALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~4}

General Call Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_ga75cc361adf0e72e33d6771ebfa17b52d}\label{group__I2C__SR2__Bit__Positions_ga75cc361adf0e72e33d6771ebfa17b52d}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_MSL@{I2C\_SR2\_MSL}}
\index{I2C\_SR2\_MSL@{I2C\_SR2\_MSL}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_MSL}{I2C\_SR2\_MSL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL~0}

Master/\+Slave \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_ga4a4fd5d9c9e2593be920d19a5f6ae732}\label{group__I2C__SR2__Bit__Positions_ga4a4fd5d9c9e2593be920d19a5f6ae732}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_PEC@{I2C\_SR2\_PEC}}
\index{I2C\_SR2\_PEC@{I2C\_SR2\_PEC}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_PEC}{I2C\_SR2\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC~8}

Packet Error Checking Register \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_gafcf50334903013177a8c6f4e36b8d6fe}\label{group__I2C__SR2__Bit__Positions_gafcf50334903013177a8c6f4e36b8d6fe}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}}
\index{I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT}{I2C\_SR2\_SMBDEFAULT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~5}

SMBus Device Default Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_gaa07cf3e404f9f57e98d1ba3793079c80}\label{group__I2C__SR2__Bit__Positions_gaa07cf3e404f9f57e98d1ba3793079c80}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}}
\index{I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST}{I2C\_SR2\_SMBHOST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~6}

SMBus Host Header (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Bit__Positions_ga288b20416b42a79e591aa80d9a690fca}\label{group__I2C__SR2__Bit__Positions_ga288b20416b42a79e591aa80d9a690fca}} 
\index{I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}!I2C\_SR2\_TRA@{I2C\_SR2\_TRA}}
\index{I2C\_SR2\_TRA@{I2C\_SR2\_TRA}!I2C\_SR2 Bit Position Definitions@{I2C\_SR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_TRA}{I2C\_SR2\_TRA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA~2}

Transmitter/\+Receiver 