#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=(b) for any one line affected by the transition, the output of the respective XOR gate switches the T1 switch in series with the control gate of the passgate, on a node onto which a slow ramp signal generated by a dedicated controlled ramp generator develops.
1-1	0-1	(	_	_	
1-2	1-2	b	_	_	
1-3	2-3	)	_	_	
1-4	4-7	for	_	_	
1-5	8-11	any	_	_	
1-6	12-15	one	_	_	
1-7	16-20	line	_	_	
1-8	21-29	affected	_	_	
1-9	30-32	by	_	_	
1-10	33-36	the	_	_	
1-11	37-47	transition	_	_	
1-12	47-48	,	_	_	
1-13	49-52	the	_	_	
1-14	53-59	output	_	_	
1-15	60-62	of	_	_	
1-16	63-66	the	_	_	
1-17	67-77	respective	_	_	
1-18	78-81	XOR	_	_	
1-19	82-86	gate	_	_	
1-20	87-95	switches	_	_	
1-21	96-99	the	_	_	
1-22	100-102	T1	_	_	
1-23	103-109	switch	_	_	
1-24	110-112	in	_	_	
1-25	113-119	series	_	_	
1-26	120-124	with	_	_	
1-27	125-128	the	_	_	
1-28	129-136	control	_	_	
1-29	137-141	gate	_	_	
1-30	142-144	of	_	_	
1-31	145-148	the	_	_	
1-32	149-157	passgate	_	_	
1-33	157-158	,	_	_	
1-34	159-161	on	_	_	
1-35	162-163	a	_	_	
1-36	164-168	node	_	_	
1-37	169-173	onto	_	_	
1-38	174-179	which	_	_	
1-39	180-181	a	_	_	
1-40	182-186	slow	_	_	
1-41	187-191	ramp	_	_	
1-42	192-198	signal	_	_	
1-43	199-208	generated	_	_	
1-44	209-211	by	_	_	
1-45	212-213	a	_	_	
1-46	214-223	dedicated	_	_	
1-47	224-234	controlled	_	_	
1-48	235-239	ramp	_	_	
1-49	240-249	generator	_	_	
1-50	250-258	develops	_	_	
1-51	258-259	.	_	_	

#Text=Depending on the type of gate to be driven (for example the control gate of the NMOS transistor or that of the PMOS transistor of a passgate) and depending on the type of the transition of the respective output of the decoder (for example the opening or closing of a passgate) a positive or negative voltage ramp is selected by the use of a second switch T2.
2-1	260-269	Depending	_	_	
2-2	270-272	on	_	_	
2-3	273-276	the	_	_	
2-4	277-281	type	_	_	
2-5	282-284	of	_	_	
2-6	285-289	gate	_	_	
2-7	290-292	to	_	_	
2-8	293-295	be	_	_	
2-9	296-302	driven	_	_	
2-10	303-304	(	_	_	
2-11	304-307	for	_	_	
2-12	308-315	example	_	_	
2-13	316-319	the	_	_	
2-14	320-327	control	_	_	
2-15	328-332	gate	_	_	
2-16	333-335	of	_	_	
2-17	336-339	the	_	_	
2-18	340-344	NMOS	_	_	
2-19	345-355	transistor	_	_	
2-20	356-358	or	_	_	
2-21	359-363	that	_	_	
2-22	364-366	of	_	_	
2-23	367-370	the	_	_	
2-24	371-375	PMOS	_	_	
2-25	376-386	transistor	_	_	
2-26	387-389	of	_	_	
2-27	390-391	a	_	_	
2-28	392-400	passgate	_	_	
2-29	400-401	)	_	_	
2-30	402-405	and	_	_	
2-31	406-415	depending	_	_	
2-32	416-418	on	_	_	
2-33	419-422	the	_	_	
2-34	423-427	type	_	_	
2-35	428-430	of	_	_	
2-36	431-434	the	_	_	
2-37	435-445	transition	_	_	
2-38	446-448	of	_	_	
2-39	449-452	the	_	_	
2-40	453-463	respective	_	_	
2-41	464-470	output	_	_	
2-42	471-473	of	_	_	
2-43	474-477	the	_	_	
2-44	478-485	decoder	_	_	
2-45	486-487	(	_	_	
2-46	487-490	for	_	_	
2-47	491-498	example	_	_	
2-48	499-502	the	_	_	
2-49	503-510	opening	_	_	
2-50	511-513	or	_	_	
2-51	514-521	closing	_	_	
2-52	522-524	of	_	_	
2-53	525-526	a	_	_	
2-54	527-535	passgate	_	_	
2-55	535-536	)	_	_	
2-56	537-538	a	_	_	
2-57	539-547	positive	_	_	
2-58	548-550	or	_	_	
2-59	551-559	negative	_	_	
2-60	560-567	voltage	_	_	
2-61	568-572	ramp	_	_	
2-62	573-575	is	_	_	
2-63	576-584	selected	_	_	
2-64	585-587	by	_	_	
2-65	588-591	the	_	_	
2-66	592-595	use	_	_	
2-67	596-598	of	_	_	
2-68	599-600	a	_	_	
2-69	601-607	second	_	_	
2-70	608-614	switch	_	_	
2-71	615-617	T2	_	_	
2-72	617-618	.	_	_	

#Text=The n-bit latch block, in cascade to the decoder, stores the value that preexisted before the contingent (new) switching for the whole duration of the switching ramp, being ultimately updated by the closing of the switch T1 on the respective decoder output.
3-1	619-622	The	*[1]	4-3[2_1]	
3-2	623-628	n-bit	*[1]	_	
3-3	629-634	latch	*[1]	_	
3-4	635-640	block	*[1]	_	
3-5	640-641	,	*[1]	_	
3-6	642-644	in	*[1]	_	
3-7	645-652	cascade	*[1]	_	
3-8	653-655	to	*[1]	_	
3-9	656-659	the	*[1]	_	
3-10	660-667	decoder	*[1]	_	
3-11	667-668	,	*[1]	_	
3-12	669-675	stores	*[1]	_	
3-13	676-679	the	*[1]	_	
3-14	680-685	value	*[1]	_	
3-15	686-690	that	*[1]	_	
3-16	691-701	preexisted	*[1]	_	
3-17	702-708	before	*[1]	_	
3-18	709-712	the	*[1]	_	
3-19	713-723	contingent	*[1]	_	
3-20	724-725	(	*[1]	_	
3-21	725-728	new	*[1]	_	
3-22	728-729	)	*[1]	_	
3-23	730-739	switching	*[1]	_	
3-24	740-743	for	*[1]	_	
3-25	744-747	the	*[1]	_	
3-26	748-753	whole	*[1]	_	
3-27	754-762	duration	*[1]	_	
3-28	763-765	of	*[1]	_	
3-29	766-769	the	*[1]	_	
3-30	770-779	switching	*[1]	_	
3-31	780-784	ramp	*[1]	_	
3-32	784-785	,	*[1]	_	
3-33	786-791	being	*[1]	_	
3-34	792-802	ultimately	*[1]	_	
3-35	803-810	updated	*[1]	_	
3-36	811-813	by	*[1]	_	
3-37	814-817	the	*[1]	_	
3-38	818-825	closing	*[1]	_	
3-39	826-828	of	*[1]	_	
3-40	829-832	the	*[1]	_	
3-41	833-839	switch	*[1]	_	
3-42	840-842	T1	*[1]	_	
3-43	843-845	on	*[1]	_	
3-44	846-849	the	*[1]	_	
3-45	850-860	respective	*[1]	_	
3-46	861-868	decoder	*[1]	_	
3-47	869-875	output	*[1]	_	
3-48	875-876	.	*[1]	_	

#Text=According to this solution, as referred to in the above described sample application, the circuit block that has to be interposed in cascade connection, between the n-bit latch circuit and the n-output decoder needed for driving in a slowed down manner the passgates affected by the switching, requires a number of components that may be calculated with the following expression:
#Text=n.sub.latch +n(n.sub.xor +n.sub.switch +n.sub.inverter)=30*n+4
#Text=where:
4-1	877-886	According	_	_	
4-2	887-889	to	_	_	
4-3	890-894	this	*[2]	_	
4-4	895-903	solution	*[2]	_	
4-5	903-904	,	_	_	
4-6	905-907	as	_	_	
4-7	908-916	referred	_	_	
4-8	917-919	to	_	_	
4-9	920-922	in	_	_	
4-10	923-926	the	_	_	
4-11	927-932	above	_	_	
4-12	933-942	described	_	_	
4-13	943-949	sample	_	_	
4-14	950-961	application	_	_	
4-15	961-962	,	_	_	
4-16	963-966	the	_	_	
4-17	967-974	circuit	_	_	
4-18	975-980	block	_	_	
4-19	981-985	that	_	_	
4-20	986-989	has	_	_	
4-21	990-992	to	_	_	
4-22	993-995	be	_	_	
4-23	996-1006	interposed	_	_	
4-24	1007-1009	in	_	_	
4-25	1010-1017	cascade	_	_	
4-26	1018-1028	connection	_	_	
4-27	1028-1029	,	_	_	
4-28	1030-1037	between	_	_	
4-29	1038-1041	the	_	_	
4-30	1042-1047	n-bit	_	_	
4-31	1048-1053	latch	_	_	
4-32	1054-1061	circuit	_	_	
4-33	1062-1065	and	_	_	
4-34	1066-1069	the	_	_	
4-35	1070-1078	n-output	_	_	
4-36	1079-1086	decoder	_	_	
4-37	1087-1093	needed	_	_	
4-38	1094-1097	for	_	_	
4-39	1098-1105	driving	_	_	
4-40	1106-1108	in	_	_	
4-41	1109-1110	a	_	_	
4-42	1111-1117	slowed	_	_	
4-43	1118-1122	down	_	_	
4-44	1123-1129	manner	_	_	
4-45	1130-1133	the	_	_	
4-46	1134-1143	passgates	_	_	
4-47	1144-1152	affected	_	_	
4-48	1153-1155	by	_	_	
4-49	1156-1159	the	_	_	
4-50	1160-1169	switching	_	_	
4-51	1169-1170	,	_	_	
4-52	1171-1179	requires	_	_	
4-53	1180-1181	a	_	_	
4-54	1182-1188	number	_	_	
4-55	1189-1191	of	_	_	
4-56	1192-1202	components	_	_	
4-57	1203-1207	that	_	_	
4-58	1208-1211	may	_	_	
4-59	1212-1214	be	_	_	
4-60	1215-1225	calculated	_	_	
4-61	1226-1230	with	_	_	
4-62	1231-1234	the	_	_	
4-63	1235-1244	following	_	_	
4-64	1245-1255	expression	_	_	
4-65	1255-1256	:	_	_	
4-66	1257-1268	n.sub.latch	_	_	
4-67	1269-1270	+	_	_	
4-68	1270-1271	n	_	_	
4-69	1271-1272	(	_	_	
4-70	1272-1281	n.sub.xor	_	_	
4-71	1282-1283	+	_	_	
4-72	1283-1295	n.sub.switch	_	_	
4-73	1296-1297	+	_	_	
4-74	1297-1311	n.sub.inverter	_	_	
4-75	1311-1312	)	_	_	
4-76	1312-1313	=	_	_	
4-77	1313-1315	30	_	_	
4-78	1315-1316	*	_	_	
4-79	1316-1317	n	_	_	
4-80	1317-1318	+	_	_	
4-81	1318-1319	4	_	_	
4-82	1320-1325	where	_	_	
4-83	1325-1326	:	_	_	
