<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:86px;bottom:1140px;letter-spacing:-0.15px;}
#t2_22{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_22{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_22{left:138px;bottom:1083px;}
#t5_22{left:165px;bottom:1083px;letter-spacing:0.12px;}
#t6_22{left:193px;bottom:1084px;letter-spacing:-0.22px;}
#t7_22{left:225px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t8_22{left:295px;bottom:1084px;letter-spacing:-0.27px;}
#t9_22{left:337px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ta_22{left:138px;bottom:1046px;}
#tb_22{left:165px;bottom:1046px;letter-spacing:0.12px;}
#tc_22{left:193px;bottom:1047px;letter-spacing:-0.2px;}
#td_22{left:222px;bottom:1046px;letter-spacing:0.09px;}
#te_22{left:248px;bottom:1047px;letter-spacing:-0.13px;}
#tf_22{left:279px;bottom:1046px;letter-spacing:0.1px;word-spacing:0.02px;}
#tg_22{left:343px;bottom:1047px;letter-spacing:-0.25px;}
#th_22{left:385px;bottom:1046px;letter-spacing:0.1px;word-spacing:0.03px;}
#ti_22{left:83px;bottom:1000px;letter-spacing:0.16px;}
#tj_22{left:123px;bottom:1000px;letter-spacing:0.2px;word-spacing:0.03px;}
#tk_22{left:138px;bottom:958px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tl_22{left:138px;bottom:921px;}
#tm_22{left:165px;bottom:921px;letter-spacing:0.12px;}
#tn_22{left:193px;bottom:922px;letter-spacing:-0.23px;}
#to_22{left:218px;bottom:921px;letter-spacing:0.09px;word-spacing:0.02px;}
#tp_22{left:276px;bottom:922px;letter-spacing:-0.16px;}
#tq_22{left:320px;bottom:921px;letter-spacing:0.11px;word-spacing:0.01px;}
#tr_22{left:137px;bottom:884px;}
#ts_22{left:165px;bottom:884px;letter-spacing:0.12px;}
#tt_22{left:193px;bottom:885px;letter-spacing:-0.22px;}
#tu_22{left:225px;bottom:884px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tv_22{left:295px;bottom:885px;letter-spacing:-0.27px;}
#tw_22{left:337px;bottom:884px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tx_22{left:138px;bottom:848px;}
#ty_22{left:165px;bottom:848px;letter-spacing:0.12px;}
#tz_22{left:193px;bottom:848px;letter-spacing:-0.2px;}
#t10_22{left:222px;bottom:848px;letter-spacing:0.09px;}
#t11_22{left:248px;bottom:848px;letter-spacing:-0.13px;}
#t12_22{left:279px;bottom:848px;letter-spacing:0.1px;word-spacing:0.02px;}
#t13_22{left:343px;bottom:848px;letter-spacing:-0.25px;}
#t14_22{left:385px;bottom:848px;letter-spacing:0.1px;word-spacing:0.03px;}
#t15_22{left:83px;bottom:801px;letter-spacing:0.17px;}
#t16_22{left:123px;bottom:801px;letter-spacing:0.2px;word-spacing:-0.07px;}
#t17_22{left:110px;bottom:756px;letter-spacing:0.14px;}
#t18_22{left:160px;bottom:756px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t19_22{left:138px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_22{left:138px;bottom:680px;}
#t1b_22{left:165px;bottom:680px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1c_22{left:165px;bottom:661px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1d_22{left:138px;bottom:625px;}
#t1e_22{left:165px;bottom:625px;letter-spacing:0.11px;word-spacing:-0.51px;}
#t1f_22{left:769px;bottom:625px;letter-spacing:-0.15px;}
#t1g_22{left:796px;bottom:625px;letter-spacing:0.1px;word-spacing:-0.53px;}
#t1h_22{left:165px;bottom:607px;letter-spacing:-0.15px;}
#t1i_22{left:191px;bottom:606px;letter-spacing:0.11px;}
#t1j_22{left:165px;bottom:588px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1k_22{left:165px;bottom:570px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t1l_22{left:223px;bottom:570px;letter-spacing:-0.15px;}
#t1m_22{left:249px;bottom:570px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1n_22{left:110px;bottom:530px;letter-spacing:0.15px;}
#t1o_22{left:160px;bottom:530px;letter-spacing:0.17px;}
#t1p_22{left:138px;bottom:490px;letter-spacing:0.11px;}
#t1q_22{left:399px;bottom:491px;letter-spacing:-0.13px;}
#t1r_22{left:421px;bottom:490px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1s_22{left:479px;bottom:491px;letter-spacing:-0.27px;}
#t1t_22{left:521px;bottom:490px;letter-spacing:0.03px;word-spacing:0.04px;}
#t1u_22{left:610px;bottom:491px;letter-spacing:-0.13px;}
#t1v_22{left:632px;bottom:490px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1w_22{left:138px;bottom:472px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1x_22{left:524px;bottom:472px;letter-spacing:-0.13px;}
#t1y_22{left:546px;bottom:472px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1z_22{left:138px;bottom:453px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t20_22{left:138px;bottom:435px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t21_22{left:138px;bottom:398px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t22_22{left:137px;bottom:380px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t23_22{left:137px;bottom:362px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t24_22{left:137px;bottom:343px;letter-spacing:0.11px;word-spacing:-0.55px;}
#t25_22{left:550px;bottom:344px;letter-spacing:-0.13px;}
#t26_22{left:569px;bottom:344px;letter-spacing:0.1px;word-spacing:-0.53px;}
#t27_22{left:138px;bottom:326px;letter-spacing:-0.22px;}
#t28_22{left:156px;bottom:325px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t29_22{left:443px;bottom:326px;letter-spacing:-0.22px;}
#t2a_22{left:462px;bottom:325px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2b_22{left:138px;bottom:288px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2c_22{left:342px;bottom:288px;letter-spacing:0.08px;}
#t2d_22{left:477px;bottom:288px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2e_22{left:138px;bottom:252px;}
#t2f_22{left:165px;bottom:252px;letter-spacing:0.12px;}
#t2g_22{left:192px;bottom:252px;letter-spacing:-0.13px;}
#t2h_22{left:214px;bottom:252px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t2i_22{left:165px;bottom:233px;letter-spacing:0.11px;}
#t2j_22{left:138px;bottom:197px;}
#t2k_22{left:165px;bottom:197px;letter-spacing:0.12px;}
#t2l_22{left:193px;bottom:197px;letter-spacing:-0.22px;}
#t2m_22{left:215px;bottom:197px;letter-spacing:0.11px;word-spacing:-0.02px;}

.s1_22{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_22{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_22{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_22{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_22{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_22{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_22{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">MIPS32 and microMIPS32 Operating Modes </span>
<span id="t2_22" class="t s2_22">22 </span><span id="t3_22" class="t s2_22">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_22" class="t s3_22">• </span><span id="t5_22" class="t s3_22">The </span><span id="t6_22" class="t s4_22">KSU </span><span id="t7_22" class="t s3_22">field in the </span><span id="t8_22" class="t s4_22">Status </span><span id="t9_22" class="t s3_22">register contains 0b01. </span>
<span id="ta_22" class="t s3_22">• </span><span id="tb_22" class="t s3_22">The </span><span id="tc_22" class="t s4_22">EXL </span><span id="td_22" class="t s3_22">and </span><span id="te_22" class="t s4_22">ERL </span><span id="tf_22" class="t s3_22">bits in the </span><span id="tg_22" class="t s4_22">Status </span><span id="th_22" class="t s3_22">register are both 0. </span>
<span id="ti_22" class="t s5_22">3.4 </span><span id="tj_22" class="t s5_22">User Mode </span>
<span id="tk_22" class="t s3_22">The processor is operating in User Mode when all of the following are true: </span>
<span id="tl_22" class="t s3_22">• </span><span id="tm_22" class="t s3_22">The </span><span id="tn_22" class="t s4_22">DM </span><span id="to_22" class="t s3_22">bit in the </span><span id="tp_22" class="t s4_22">Debug </span><span id="tq_22" class="t s3_22">register is 0 (if the processor implements Debug Mode). </span>
<span id="tr_22" class="t s3_22">• </span><span id="ts_22" class="t s3_22">The </span><span id="tt_22" class="t s4_22">KSU </span><span id="tu_22" class="t s3_22">field in the </span><span id="tv_22" class="t s4_22">Status </span><span id="tw_22" class="t s3_22">register contains 0b10. </span>
<span id="tx_22" class="t s3_22">• </span><span id="ty_22" class="t s3_22">The </span><span id="tz_22" class="t s4_22">EXL </span><span id="t10_22" class="t s3_22">and </span><span id="t11_22" class="t s4_22">ERL </span><span id="t12_22" class="t s3_22">bits in the </span><span id="t13_22" class="t s4_22">Status </span><span id="t14_22" class="t s3_22">register are both 0. </span>
<span id="t15_22" class="t s5_22">3.5 </span><span id="t16_22" class="t s5_22">Other Modes </span>
<span id="t17_22" class="t s6_22">3.5.1 </span><span id="t18_22" class="t s6_22">64-bit Floating-Point Operations Enable </span>
<span id="t19_22" class="t s3_22">Instructions that are implemented by a 64-bit floating-point unit are legal under any of the following conditions: </span>
<span id="t1a_22" class="t s3_22">• </span><span id="t1b_22" class="t s3_22">In an implementation of Release 1 of the Architecture, 64-bit floating-point operations are never {{Verify}} </span>
<span id="t1c_22" class="t s3_22">enabled in a MIPS32 processor. </span>
<span id="t1d_22" class="t s3_22">• </span><span id="t1e_22" class="t s3_22">In an implementation of Release 2 or later of the , 64-bit floating-point operations are enabled if the </span><span id="t1f_22" class="t s4_22">F64 </span><span id="t1g_22" class="t s3_22">bit in the </span>
<span id="t1h_22" class="t s4_22">FIR </span><span id="t1i_22" class="t s3_22">register is 1. The processor must also implement the floating-point data type. Release 3 introduced the </span>
<span id="t1j_22" class="t s3_22">microMIPS instruction set; on all microMIPS processors, 64-bit floating-point operations are enabled if the F64 </span>
<span id="t1k_22" class="t s3_22">bit in the </span><span id="t1l_22" class="t s4_22">FIR </span><span id="t1m_22" class="t s3_22">register is 1. </span>
<span id="t1n_22" class="t s6_22">3.5.2 </span><span id="t1o_22" class="t s6_22">64-bit FPR Enable </span>
<span id="t1p_22" class="t s3_22">Access to 64-bit FPRs is controlled by the </span><span id="t1q_22" class="t s4_22">FR </span><span id="t1r_22" class="t s3_22">bit in the </span><span id="t1s_22" class="t s4_22">Status </span><span id="t1t_22" class="t s3_22">register. If the </span><span id="t1u_22" class="t s4_22">FR </span><span id="t1v_22" class="t s3_22">bit is 1, the FPRs are interpreted as </span>
<span id="t1w_22" class="t s3_22">thirty-two 64-bit registers that can contain any data type. If the </span><span id="t1x_22" class="t s4_22">FR </span><span id="t1y_22" class="t s3_22">bit is 0, the FPRs are interpreted as thirty-two 32- </span>
<span id="t1z_22" class="t s3_22">bit registers, any of which can contain a 32-bit data type (W, S). In this case, 64-bit data types are contained in even- </span>
<span id="t20_22" class="t s3_22">odd pairs of registers. </span>
<span id="t21_22" class="t s3_22">In Release 1 of the Architecture , 64-bit FPRs are supported in a MIPS64 processor. In Release 2 of the Architecture, </span>
<span id="t22_22" class="t s3_22">64-bit FPRs are supported in a 64-bit floating-point unit, for both MIPS32 and MIPS64 processors. From Release 3 </span>
<span id="t23_22" class="t s3_22">and later of the Architecture, 64-bit FPRs are supported for all processors, including all microMIPS processors. As of </span>
<span id="t24_22" class="t s3_22">Release 5 of the Architecture, if floating-point is implemented, then </span><span id="t25_22" class="t s4_22">FR</span><span id="t26_22" class="t s3_22">=1 is required; that is, the 64-bit FPU, with the </span>
<span id="t27_22" class="t s4_22">FR</span><span id="t28_22" class="t s3_22">=1 64-bit FPU register model, is required. The </span><span id="t29_22" class="t s4_22">FR</span><span id="t2a_22" class="t s3_22">=0 32-bit FPU register model continues to be required. </span>
<span id="t2b_22" class="t s3_22">The operation of the processor is </span><span id="t2c_22" class="t s7_22">UNPREDICTABLE </span><span id="t2d_22" class="t s3_22">under the following conditions: </span>
<span id="t2e_22" class="t s3_22">• </span><span id="t2f_22" class="t s3_22">The </span><span id="t2g_22" class="t s4_22">FR </span><span id="t2h_22" class="t s3_22">bit is 0, 64-bit operations are enabled, and a floating-point instruction is executed whose datatype is L or </span>
<span id="t2i_22" class="t s3_22">PS. </span>
<span id="t2j_22" class="t s3_22">• </span><span id="t2k_22" class="t s3_22">The </span><span id="t2l_22" class="t s4_22">FR </span><span id="t2m_22" class="t s3_22">bit is 0, and an odd register is referenced by an instruction whose datatype is 64 bits. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
