
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+D:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AD:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AD:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
î
 Loaded user IP repository '%s'.
1135*coregen2V
Bd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/axi_register_1.02default:defaultZ19-1700
∞
†Failed to load user IP repository '%s'; %s
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
1318*coregen2=
)d:/ROSTA/hdl-master/projects/test_ip_core2default:default22
Can't find the specified path.2default:defaultZ19-2248
m
 Loaded user IP repository '%s'.
1135*coregen2/
d:/ROSTA/hdl-master/library2default:defaultZ19-1700
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
D:/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
n
Command: %s
53*	vivadotcl2F
2synth_design -top system_top -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 296.051 ; gain = 113.359
2default:default
≥
*function %s does not always return a value2048*oasys2 
gpo_bit_used2default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd2default:default2
2082default:default8@Z8-2048
À
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
enable2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1512default:default8@Z8-1565
Ã
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
out_ack2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1582default:default8@Z8-1565
À
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
enable2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1762default:default8@Z8-1565
Ã
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
out_ack2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1812default:default8@Z8-1565
√
synthesizing module '%s'638*oasys2

system_top2default:default2T
>D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/system_top.v2default:default2
422default:default8@Z8-638
∏
synthesizing module '%s'638*oasys2
IOBUF2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
132412default:default8@Z8-638
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF2default:default2
12default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
132412default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys2"
system_wrapper2default:default2Å
kD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system_wrapper.v2default:default2
32default:default8@Z8-638
Ê
synthesizing module '%s'638*oasys2
system2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
15352default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
GND2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
22default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
VCC2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
32default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-256
˝
synthesizing module '%s'638*oasys21
system_axi_cpu_interconnect_02default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
26102default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2,
m00_couplers_imp_147XRVQ2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
32default:default8@Z8-638
∞
%done synthesizing module '%s' (%s#%s)256*oasys2,
m00_couplers_imp_147XRVQ2default:default2
42default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
32default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2+
m01_couplers_imp_ZAQCT42default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
1352default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2+
m01_couplers_imp_ZAQCT42default:default2
52default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
1352default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2,
m02_couplers_imp_152CZ172default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
2672default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2,
m02_couplers_imp_152CZ172default:default2
62default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
2672default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2+
m03_couplers_imp_YC7HPH2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
3992default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2+
m03_couplers_imp_YC7HPH2default:default2
72default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
3992default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2,
m04_couplers_imp_16HGZRW2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
5242default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2,
m04_couplers_imp_16HGZRW2default:default2
82default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
5242default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2+
m05_couplers_imp_WZAAZM2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
6562default:default8@Z8-638
˘
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
7802default:default8@Z8-4446
‰
synthesizing module '%s'638*oasys2
xVIA2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
41012default:default8@Z8-638
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
xVIA2default:default2
92default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
41012default:default8@Z8-256
˘
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
7812default:default8@Z8-4446
˘
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
7822default:default8@Z8-4446
≤
%done synthesizing module '%s' (%s#%s)256*oasys2+
m05_couplers_imp_WZAAZM2default:default2
102default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
6562default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2,
m06_couplers_imp_17TEVXD2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
7852default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys2,
m06_couplers_imp_17TEVXD2default:default2
112default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
7852default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2+
m07_couplers_imp_VOBCPR2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
9172default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2+
m07_couplers_imp_VOBCPR2default:default2
122default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
9172default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2+
s00_couplers_imp_WP9RIC2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
12292default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2%
system_auto_pc_202default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/synth/system_auto_pc_20.v2default:default2
572default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2ﬂ
»d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
—
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2Ã
µd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
ﬂ
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2œ
∏d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
œ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
132default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
·
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
142default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
142default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
142default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
142default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
œ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
152default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
162default:default2
12default:default2œ
∏d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2€
ƒd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXBURST_FIXED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_INCR bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_WRAP bound to: 2'b10 
2default:default
„
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2’
æd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
172default:default2
12default:default2’
æd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
„
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2’
æd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
182default:default2
12default:default2’
æd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
192default:default2
12default:default2€
ƒd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter SM_DONE_WAIT bound to: 2'b11 
2default:default
™
default block is never used226*oasys2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
£
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
202default:default2
12default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
212default:default2
12default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2÷
ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LP_RESP_OKAY bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_EXOKAY bound to: 2'b01 
2default:default
P
%s*synth2A
-	Parameter LP_RESP_SLVERROR bound to: 2'b10 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_DECERR bound to: 2'b11 
2default:default
T
%s*synth2E
1	Parameter P_WIDTH bound to: 20 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_DEPTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RDEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_RAWIDTH bound to: 2 - type: integer 
2default:default
Ë
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 20 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
§
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
222default:default2
12default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
222default:default2
12default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
232default:default2
12default:default2÷
ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
G
%s*synth28
$	Parameter SM_DONE bound to: 2'b11 
2default:default
™
default block is never used226*oasys2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
£
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
242default:default2
12default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
252default:default2
12default:default2◊
¿d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2÷
ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_WIDTH bound to: 13 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_DEPTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_WIDTH bound to: 34 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_DEPTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 
2default:default
¯
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 34 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
252default:default2
12default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 13 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
252default:default2
12default:default2ÿ
¡d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
262default:default2
12default:default2÷
ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2œ
∏d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
ﬂ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
262default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
262default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
262default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
262default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
262default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
262default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
262default:default2
12default:default2œ
∏d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
272default:default2
12default:default2Ã
µd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
282default:default2
12default:default2ﬂ
»d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2%
system_auto_pc_202default:default2
292default:default2
12default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/synth/system_auto_pc_20.v2default:default2
572default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_WP9RIC2default:default2
302default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
12292default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2!
system_xbar_02default:default2ì
}d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v2default:default2
572default:default8@Z8-638
¡
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111000011100000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
2default:default
‘
%s*synth2ƒ
Ø	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
2default:default
[
%s*synth2L
8	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
‹
%s*synth2Ã
∑	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
€
%s*synth2À
∂	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
2default:default
◊
%s*synth2«
≤	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
÷
%s*synth2∆
±	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
–
%s*synth2¿
´	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
2default:default
Ü
%s*synth2w
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
2default:default
é
%s*synth2
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
é
%s*synth2
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
\
%s*synth2M
9	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
2default:default
[
%s*synth2L
8	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
2default:default
U
%s*synth2F
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
2default:default
“
%s*synth2¬
≠	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter P_LEN bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_LOCK bound to: 1 - type: integer 
2default:default
√
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111000011100000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000001011000101111111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001000011000000001111111111111111000000000000000000000000000000000111000011100000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
2default:default
é
%s*synth2
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
é
%s*synth2
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
2default:default
[
%s*synth2L
8	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
–
%s*synth2¿
´	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
“
%s*synth2¬
≠	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
2default:default
b
%s*synth2S
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
2default:default
e
%s*synth2V
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
2default:default
G
%s*synth28
$	Parameter P_FIXED bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
À
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter C_NUM_S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
J
%s*synth2;
'	Parameter P_PRIO_MASK bound to: 1'b0 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
312default:default2
12default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
¡
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REGION_ENC bound to: 1 - type: integer 
2default:default
Õ
%s*synth2Ω
®	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111000011100000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
2default:default
Õ
%s*synth2Ω
®	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000001011000101111111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001000011000000001111111111111111000000000000000000000000000000000111000011100000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000001111111111111111 
2default:default
T
%s*synth2E
1	Parameter C_TARGET_QUAL bound to: 9'b011111111 
2default:default
X
%s*synth2I
5	Parameter C_RESOLUTION bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
2default:default
›
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Õ
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2∆
Ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
322default:default2
12default:default2∆
Ød:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized32default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized32default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized42default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b011101110110000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized42default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized52default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010110001000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized52default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized62default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized62default:default2
332default:default2
12default:default2Œ
∑d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
342default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
π
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 3 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
352default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
…
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 2 - type: integer 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
352default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
…
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
362default:default2
12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
362default:default2
12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
362default:default2
12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2
362default:default2
12default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
362default:default2
12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
¡
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_RESP bound to: 3 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_IDLE bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_DATA bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_RESP bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter P_READ_IDLE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter P_READ_DATA bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
372default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
382default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
392default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2!
system_xbar_02default:default2
402default:default2
12default:default2ì
}d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v2default:default2
572default:default8@Z8-256
π
%done synthesizing module '%s' (%s#%s)256*oasys21
system_axi_cpu_interconnect_02default:default2
412default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
26102default:default8@Z8-256
®
synthesizing module '%s'638*oasys2,
system_axi_hdmi_clkgen_02default:default2™
ìd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v2default:default2
562default:default8@Z8-638
ã
synthesizing module '%s'638*oasys2

axi_clkgen2default:default2õ
Ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/work/axi_clkgen.v2default:default2
412default:default8@Z8-638
T
%s*synth2E
1	Parameter PCORE_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PCORE_DEVICE_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCORE_CLKIN_PERIOD bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCORE_VCO_DIV bound to: 11 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCORE_VCO_MUL bound to: 49 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCORE_CLK0_DIV bound to: 6 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCORE_CLK1_DIV bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_MIN_SIZE bound to: 65535 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HIGHADDR bound to: -1 - type: integer 
2default:default
Ö
synthesizing module '%s'638*oasys2
up_axi2default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_axi.v2default:default2
402default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCORE_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCORE_HIGHADDR bound to: -1 - type: integer 
2default:default
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
up_axi2default:default2
422default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_axi.v2default:default2
402default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2
	up_clkgen2default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_clkgen.v2default:default2
422default:default8@Z8-638
^
%s*synth2O
;	Parameter PCORE_VERSION bound to: 262242 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PCORE_ID bound to: 0 - type: integer 
2default:default
Ö
synthesizing module '%s'638*oasys2
ad_rst2default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/ad_rst.v2default:default2
422default:default8@Z8-638
∂
synthesizing module '%s'638*oasys2
FDPE2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
32782default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_PRE_INVERTED bound to: 1'b0 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
FDPE2default:default2
432default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
32782default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
ad_rst2default:default2
442default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/ad_rst.v2default:default2
422default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2 
up_drp_cntrl2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_drp_cntrl.v2default:default2
422default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2 
up_drp_cntrl2default:default2
452default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_drp_cntrl.v2default:default2
422default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2
	up_clkgen2default:default2
462default:default2
12default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_clkgen.v2default:default2
422default:default8@Z8-256
è
synthesizing module '%s'638*oasys2
ad_mmcm_drp2default:default2û
ád:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/ad_mmcm_drp.v2default:default2
432default:default8@Z8-638
\
%s*synth2M
9	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MMCM_CLKIN_PERIOD bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MMCM_VCO_MUL bound to: 49 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MMCM_CLK0_DIV bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
2default:default
Ω
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
472default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
482default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2
ad_mmcm_drp2default:default2
492default:default2
12default:default2û
ád:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/ad_mmcm_drp.v2default:default2
432default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2

axi_clkgen2default:default2
502default:default2
12default:default2õ
Ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/work/axi_clkgen.v2default:default2
412default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2,
system_axi_hdmi_clkgen_02default:default2
512default:default2
12default:default2™
ìd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v2default:default2
562default:default8@Z8-256
¸
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2#
axi_hdmi_clkgen2default:default2,
system_axi_hdmi_clkgen_02default:default2
232default:default2
222default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
21582default:default8@Z8-350
¢
synthesizing module '%s'638*oasys2*
system_axi_hdmi_core_02default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v2default:default2
562default:default8@Z8-638
ã
synthesizing module '%s'638*oasys2
axi_hdmi_tx2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter PCORE_ID bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCORE_Cr_Cb_N bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PCORE_DEVICE_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCORE_EMBEDDED_SYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_MIN_SIZE bound to: 65535 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HIGHADDR bound to: -1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter XILINX_7SERIES bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
2default:default
ã
synthesizing module '%s'638*oasys2

up_hdmi_tx2default:default2õ
Ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_hdmi_tx.v2default:default2
422default:default8@Z8-638
^
%s*synth2O
;	Parameter PCORE_VERSION bound to: 262242 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PCORE_ID bound to: 0 - type: integer 
2default:default
ë
synthesizing module '%s'638*oasys2!
up_xfer_cntrl2default:default2û
ád:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_cntrl.v2default:default2
422default:default8@Z8-638
X
%s*synth2I
5	Parameter DATA_WIDTH bound to: 188 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DW bound to: 187 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2!
up_xfer_cntrl2default:default2
522default:default2
12default:default2û
ád:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_cntrl.v2default:default2
422default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2"
up_xfer_status2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_status.v2default:default2
422default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 2 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 1 - type: integer 
2default:default
œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
up_xfer_status2default:default2
532default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_status.v2default:default2
422default:default8@Z8-256
è
synthesizing module '%s'638*oasys2 
up_clock_mon2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_clock_mon.v2default:default2
422default:default8@Z8-638
À
%done synthesizing module '%s' (%s#%s)256*oasys2 
up_clock_mon2default:default2
542default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_clock_mon.v2default:default2
422default:default8@Z8-256
£
synthesizing module '%s'638*oasys22
up_xfer_status__parameterized02default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_status.v2default:default2
422default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 3 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 2 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys22
up_xfer_status__parameterized02default:default2
542default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_xfer_status.v2default:default2
422default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2

up_hdmi_tx2default:default2
552default:default2
12default:default2õ
Ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/up_hdmi_tx.v2default:default2
422default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2$
axi_hdmi_tx_vdma2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx_vdma.v2default:default2
412default:default8@Z8-638
W
%s*synth2H
4	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
2default:default
W
%s*synth2H
4	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
2default:default
W
%s*synth2H
4	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
2default:default
W
%s*synth2H
4	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
2default:default
—
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_hdmi_tx_vdma2default:default2
562default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx_vdma.v2default:default2
412default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2$
axi_hdmi_tx_core2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx_core.v2default:default2
412default:default8@Z8-638
S
%s*synth2D
0	Parameter Cr_Cb_N bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
2default:default
É
synthesizing module '%s'638*oasys2
ad_mem2default:default2ó
Äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_mem.v2default:default2
422default:default8@Z8-638
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 48 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ADDR_WIDTH bound to: 9 - type: integer 
2default:default
O
%s*synth2@
,	Parameter DW bound to: 47 - type: integer 
2default:default
N
%s*synth2?
+	Parameter AW bound to: 8 - type: integer 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
ad_mem2default:default2
572default:default2
12default:default2ó
Äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_mem.v2default:default2
422default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2$
ad_csc_RGB2CrYCb2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_RGB2CrYCb.v2default:default2
462default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 4 - type: integer 
2default:default
á
synthesizing module '%s'638*oasys2
ad_csc_12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1.v2default:default2
412default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 4 - type: integer 
2default:default
è
synthesizing module '%s'638*oasys2 
ad_csc_1_mul2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
442default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 0 - type: integer 
2default:default
√
synthesizing module '%s'638*oasys2

MULT_MACRO2default:default2T
>D:/Xilinx/Vivado/2013.4/data/verilog/src/unimacro/MULT_MACRO.v2default:default2
232default:default8@Z8-638
W
%s*synth2H
4	Parameter DEVICE bound to: VIRTEX5 - type: string 
2default:default
S
%s*synth2D
0	Parameter LATENCY bound to: 3 - type: integer 
2default:default
R
%s*synth2C
/	Parameter STYLE bound to: DSP - type: string 
2default:default
T
%s*synth2E
1	Parameter WIDTH_A bound to: 17 - type: integer 
2default:default
S
%s*synth2D
0	Parameter WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MODEL_TYPE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter VERBOSITY bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter AREG_IN bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter BREG_IN bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter MREG_IN bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PREG_IN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter A1REG_IN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter A0REG_IN bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter B1REG_IN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter B0REG_IN bound to: 0 - type: integer 
2default:default
∏
synthesizing module '%s'638*oasys2
DSP48E2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
23522default:default8@Z8-638
g
%s*synth2X
D	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
c
%s*synth2T
@	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: SAFE - type: string 
2default:default
X
%s*synth2I
5	Parameter USE_MULT bound to: MULT_S - type: string 
2default:default
e
%s*synth2V
B	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MULTCARRYINREG bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 1 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
DSP48E2default:default2
582default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
23522default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2

MULT_MACRO2default:default2
592default:default2
12default:default2T
>D:/Xilinx/Vivado/2013.4/data/verilog/src/unimacro/MULT_MACRO.v2default:default2
232default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2 
ad_csc_1_mul2default:default2
602default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
442default:default8@Z8-256
ü
synthesizing module '%s'638*oasys20
ad_csc_1_mul__parameterized02default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
442default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 4 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys20
ad_csc_1_mul__parameterized02default:default2
602default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
442default:default8@Z8-256
è
synthesizing module '%s'638*oasys2 
ad_csc_1_add2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_add.v2default:default2
452default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 4 - type: integer 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys2 
ad_csc_1_add2default:default2
612default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_add.v2default:default2
452default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2
ad_csc_12default:default2
622default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1.v2default:default2
412default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2,
ad_csc_1__parameterized02default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1.v2default:default2
412default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 0 - type: integer 
2default:default
ü
synthesizing module '%s'638*oasys20
ad_csc_1_add__parameterized02default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_add.v2default:default2
452default:default8@Z8-638
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 0 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys20
ad_csc_1_add__parameterized02default:default2
622default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_add.v2default:default2
452default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2,
ad_csc_1__parameterized02default:default2
622default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1.v2default:default2
412default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2$
ad_csc_RGB2CrYCb2default:default2
632default:default2
12default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_RGB2CrYCb.v2default:default2
462default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2"
ad_ss_444to4222default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_ss_444to422.v2default:default2
412default:default8@Z8-638
S
%s*synth2D
0	Parameter Cr_Cb_N bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter DW bound to: 4 - type: integer 
2default:default
œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
ad_ss_444to4222default:default2
642default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_ss_444to422.v2default:default2
412default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_hdmi_tx_core2default:default2
652default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx_core.v2default:default2
412default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2
ODDR2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
209152default:default8@Z8-638
c
%s*synth2T
@	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
662default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
209152default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_hdmi_tx2default:default2
672default:default2
12default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/work/axi_hdmi_tx.v2default:default2
402default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2*
system_axi_hdmi_core_02default:default2
682default:default2
12default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v2default:default2
562default:default8@Z8-256
¯
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
axi_hdmi_core2default:default2*
system_axi_hdmi_core_02default:default2
422default:default2
332default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
21812default:default8@Z8-350
¢
synthesizing module '%s'638*oasys2)
system_axi_hdmi_dma_02default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd2default:default2
1072default:default8@Z8-638
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
≈
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_vdma2default:default2¨
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
1532default:default2
U02default:default2
axi_vdma2default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd2default:default2
3252default:default8@Z8-3491
≠
synthesizing module '%s'638*oasys2,
axi_vdma__parameterized02default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
5912default:default8@Z8-638
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INSTANCE bound to: axi_vdma - type: string 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
≥
synthesizing module '%s'638*oasys2'
axi_vdma_rst_module2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2592default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2862default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2872default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2882default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2892default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2902default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2912default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2922default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2932default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3672default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3682default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3702default:default8@Z8-4472
©
synthesizing module '%s'638*oasys2"
axi_vdma_reset2default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd2default:default2
1972default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2"
axi_vdma_reset2default:default2
692default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd2default:default2
1972default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_vdma_rst_module2default:default2
702default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2592default:default8@Z8-256
´
synthesizing module '%s'638*oasys2#
axi_vdma_reg_if2default:default2µ
ûd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd2default:default2
3282default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_VERSION_MAJOR bound to: 4'b0110 
2default:default
U
%s*synth2F
2	Parameter C_VERSION_MINOR bound to: 8'b00010000 
2default:default
T
%s*synth2E
1	Parameter C_VERSION_REVISION bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
2default:default
≠
synthesizing module '%s'638*oasys2$
axi_vdma_lite_if2default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd2default:default2
2482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_MM2S_IS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_S2MM_IS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_CE bound to: 62 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_lite_if2default:default2
712default:default2
12default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd2default:default2
2482default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_vdma_reg_if2default:default2
722default:default2
12default:default2µ
ûd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd2default:default2
3282default:default8@Z8-256
´
synthesizing module '%s'638*oasys2#
axi_vdma_intrpt2default:default2µ
ûd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd2default:default2
2562default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
2default:default
Á
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_vdma_intrpt2default:default2
732default:default2
12default:default2µ
ûd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd2default:default2
2562default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2'
axi_vdma_reg_module2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd2default:default2
3502default:default8@Z8-638
a
%s*synth2R
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2%
axi_vdma_register2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd2default:default2
2942default:default8@Z8-638
[
%s*synth2L
8	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_register2default:default2
742default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd2default:default2
2942default:default8@Z8-256
±
synthesizing module '%s'638*oasys2&
axi_vdma_regdirect2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd2default:default2
2642default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_regdirect2default:default2
752default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd2default:default2
2642default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2$
axi_vdma_reg_mux2default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd2default:default2
2932default:default8@Z8-638
a
%s*synth2R
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
—
&Detected and applied attribute %s = %s3620*oasys2

dont_touch2default:default2
true2default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd2default:default2
3282default:default8@Z8-4472
È
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_reg_mux2default:default2
762default:default2
12default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd2default:default2
2932default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_vdma_reg_module2default:default2
772default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd2default:default2
3502default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2!
axi_vdma_mngr2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
4322default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
£
synthesizing module '%s'638*oasys2
axi_vdma_sm2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd2default:default2
2522default:default8@Z8-638
X
%s*synth2I
5	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm2default:default2
782default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd2default:default2
2522default:default8@Z8-256
±
synthesizing module '%s'638*oasys2&
axi_vdma_cmdsts_if2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
2622default:default8@Z8-638
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_cmdsts_if2default:default2
792default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
2622default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2%
axi_vdma_sts_mngr2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2default:default2
1802default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_sts_mngr2default:default2
802default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2default:default2
1802default:default8@Z8-256
π
synthesizing module '%s'638*oasys2*
axi_vdma_vidreg_module2default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2default:default2
2392default:default8@Z8-638
X
%s*synth2I
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
±
synthesizing module '%s'638*oasys2&
axi_vdma_vregister2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd2default:default2
1902default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_vregister2default:default2
812default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd2default:default2
1902default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2)
axi_vdma_vaddrreg_mux2default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2default:default2
1752default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_vaddrreg_mux2default:default2
822default:default2
12default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2default:default2
1752default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_vdma_vidreg_module2default:default2
832default:default2
12default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2default:default2
2392default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2)
axi_vdma_genlock_mngr2default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2default:default2
2022default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2(
axi_vdma_genlock_mux2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2default:default2
1772default:default8@Z8-638
a
%s*synth2R
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_vdma_genlock_mux2default:default2
842default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2default:default2
1772default:default8@Z8-256
±
synthesizing module '%s'638*oasys2&
axi_vdma_greycoder2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_greycoder2default:default2
852default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-256
¡
synthesizing module '%s'638*oasys26
"axi_vdma_greycoder__parameterized02default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 5 - type: integer 
2default:default
˝
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_vdma_greycoder__parameterized02default:default2
852default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_genlock_mngr2default:default2
862default:default2
12default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2default:default2
2022default:default8@Z8-256
¡
merging register '%s' into '%s'3619*oasys2d
PDYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]2default:default2L
8DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
8262default:default8@Z8-4471
„
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_vdma_mngr2default:default2
872default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
4322default:default8@Z8-256
±
synthesizing module '%s'638*oasys2&
axi_vdma_fsync_gen2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2default:default2
1982default:default8@Z8-638
W
%s*synth2H
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_fsync_gen2default:default2
882default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2default:default2
1982default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2$
axi_vdma_vid_cdc2default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2default:default2
2072default:default8@Z8-638
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_vid_cdc2default:default2
892default:default2
12default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2default:default2
2072default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2$
axi_vdma_sof_gen2default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd2default:default2
1592default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_sof_gen2default:default2
902default:default2
12default:default2∂
üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd2default:default2
1592default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2)
axi_vdma_mm2s_linebuf2default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2default:default2
3042default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_LINEBUFFER_AE_THRESH bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
©
synthesizing module '%s'638*oasys2"
axi_vdma_sfifo2default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sfifo.vhd2default:default2
1232default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter UW_DATA_WIDTH bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
´
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
±
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2282default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2312default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2322default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2342default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2352default:default8@Z8-4472
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
912default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
†
synthesizing module '%s'638*oasys2
	input_blk2default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
922default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
õ
synthesizing module '%s'638*oasys2
memory2default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_12default:default2™
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
1232default:default2
bmg2default:default2$
blk_mem_gen_v8_12default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
11232default:default8@Z8-3491
≥
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_1__parameterized02default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
2502default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_1_synth2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd2default:default2
3112default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
°
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
©
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRA_WIDTH_CORE bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRB_WIDTH_CORE bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
932default:default2
12default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
Ø
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
å
%s*synth2}
i	Parameter C_INITA_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
å
%s*synth2}
i	Parameter C_INITB_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
Ö
null assignment ignored3449*oasys2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
Ö
null assignment ignored3449*oasys2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
≥
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
î
%s*synth2Ñ
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
î
%s*synth2Ñ
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
á
null assignment ignored3449*oasys2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
94052default:default8@Z8-3919
S
%s*synth2D
0	Parameter DOA_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: SDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
2default:default
—
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
94662default:default8@Z8-113
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
942default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
952default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
962default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-256
´
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Á
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
972default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
982default:default2
12default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_1_synth2default:default2
992default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd2default:default2
3112default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_1__parameterized02default:default2
1002default:default2
12default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
2502default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
1012default:default2
12default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2
rd_logic2default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
1022default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
ù
synthesizing module '%s'638*oasys2
compare2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 9 - type: integer 
2default:default
«
,binding component instance '%s' to cell '%s'113*oasys2
m12default:default2
MUXCY2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1982default:default8@Z8-113
«
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
«
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
«
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
«
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
1032default:default2
12default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
·
merging register '%s' into '%s'3619*oasys2&
ram_empty_fb_i_reg2default:default2#
ram_empty_i_reg2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
2612default:default8@Z8-4471

%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
1042default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
ù
synthesizing module '%s'638*oasys2
rd_fwft2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
÷
merging register '%s' into '%s'3619*oasys2%
empty_fwft_fb_reg2default:default2$
empty_fwft_i_reg2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
4522default:default8@Z8-4471
ÿ
merging register '%s' into '%s'3619*oasys2&
aempty_fwft_fb_reg2default:default2%
aempty_fwft_i_reg2default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5382default:default8@Z8-4471
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
1052default:default2
12default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
£
synthesizing module '%s'638*oasys2

dc_ss_fwft2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/dc_ss_fwft.vhd2default:default2
1452default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
°
synthesizing module '%s'638*oasys2
	updn_cntr2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2
	updn_cntr2default:default2
1062default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

dc_ss_fwft2default:default2
1072default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/dc_ss_fwft.vhd2default:default2
1452default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
1082default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2
wr_logic2default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
1092default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
ﬂ
merging register '%s' into '%s'3619*oasys2%
ram_full_fb_i_reg2default:default2"
ram_full_i_reg2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
2782default:default8@Z8-4471

%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
1102default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
1112default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-256
¢
synthesizing module '%s'638*oasys2

output_blk2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
1122default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
1132default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
1142default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
1152default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
1162default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2"
axi_vdma_sfifo2default:default2
1172default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sfifo.vhd2default:default2
1232default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2%
axi_vdma_skid_buf2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
1752default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
2default:default
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2002default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2012default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2042default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2052default:default8@Z8-4472
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_skid_buf2default:default2
1182default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
1752default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_mm2s_linebuf2default:default2
1192default:default2
12default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2default:default2
3042default:default8@Z8-256
¨
synthesizing module '%s'638*oasys2!
axi_datamover2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MICRO_DMA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
 
synthesizing module '%s'638*oasys20
axi_datamover_mm2s_full_wrap2default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MM2S_ARID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MM2S_SDATA_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
∏
synthesizing module '%s'638*oasys2'
axi_datamover_reset2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-638
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
ä
merging register '%s' into '%s'3619*oasys22
sig_cmd_stat_rst_int_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2092default:default8@Z8-4471
Ç
merging register '%s' into '%s'3619*oasys2*
sig_mmap_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2122default:default8@Z8-4471
Ñ
merging register '%s' into '%s'3619*oasys2,
sig_stream_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2152default:default8@Z8-4471
ı
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_reset2default:default2
1202default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2,
axi_datamover_cmd_status2default:default2√
¨d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
∂
synthesizing module '%s'638*oasys2&
axi_datamover_fifo2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
§
synthesizing module '%s'638*oasys2

srl_fifo_f2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¨
synthesizing module '%s'638*oasys2"
srl_fifo_rbu_f2default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
∫
synthesizing module '%s'638*oasys2)
cntr_incr_decr_addn_f2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Ä
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
1212default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default8@Z8-256
˙
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
∏
synthesizing module '%s'638*oasys2
XORCY2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
1222default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
34612default:default2
FDS_I2default:default2
FDS2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
≈
synthesizing module '%s'638*oasys2'
FDS__parameterized02default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
34612default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2'
FDS__parameterized02default:default2
1232default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
34612default:default8@Z8-256
Ä
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
˙
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
34612default:default2
FDS_I2default:default2
FDS2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
Ä
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
˙
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
34612default:default2
FDS_I2default:default2
FDS2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
˜
%done synthesizing module '%s' (%s#%s)256*oasys2)
cntr_incr_decr_addn_f2default:default2
1242default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
§
synthesizing module '%s'638*oasys2

dynshreg_f2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 68 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
 
synthesizing module '%s'638*oasys2+
SRLC16E__parameterized02default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys2+
SRLC16E__parameterized02default:default2
1252default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default8@Z8-256
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
·
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2default:default2
1262default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2"
srl_fifo_rbu_f2default:default2
1272default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2default:default2
1282default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_datamover_fifo2default:default2
1292default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
∆
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized02default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized02default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
º
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized02default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized02default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized02default:default2
1292default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized02default:default2
1292default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized02default:default2
1292default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized02default:default2
1292default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_datamover_cmd_status2default:default2
1302default:default2
12default:default2√
¨d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-256
 
synthesizing module '%s'638*oasys20
axi_datamover_rd_status_cntl2default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-638
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_rd_status_cntl2default:default2
1312default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-256
¥
synthesizing module '%s'638*oasys2%
axi_datamover_pcc2default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_IS_MM2S bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
¿
synthesizing module '%s'638*oasys2+
axi_datamover_strb_gen22default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_OP_MODE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
2default:default
˝
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_strb_gen22default:default2
1322default:default2
12default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256
–
synthesizing module '%s'638*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_OP_MODE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2
1322default:default2
12default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256
ë
default block is never used226*oasys2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
24392default:default8@Z8-226
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_datamover_pcc2default:default2
1332default:default2
12default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2+
axi_datamover_addr_cntl2default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
◊
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3692default:default8@Z8-4472
◊
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3752default:default8@Z8-4472
∆
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 59 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 59 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
º
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 59 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 59 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348892default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized12default:default2
1332default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized12default:default2
1332default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized12default:default2
1332default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized12default:default2
1332default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_addr_cntl2default:default2
1342default:default2
12default:default2¬
´d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2-
axi_datamover_rddata_cntl2default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
∏
synthesizing module '%s'638*oasys2'
axi_datamover_rdmux2default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_rdmux2default:default2
1352default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-256
∆
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized22default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 38 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized22default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 38 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
º
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized22default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 38 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¥
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized22default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 38 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized22default:default2
1352default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized22default:default2
1352default:default2
12default:default2∑
†d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized22default:default2
1352default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized22default:default2
1352default:default2
12default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_rddata_cntl2default:default2
1362default:default2
12default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_mm2s_full_wrap2default:default2
1372default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-256
 
synthesizing module '%s'638*oasys20
axi_datamover_s2mm_omit_wrap2default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd2default:default2
3202default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_S2MM_AWID bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_s2mm_omit_wrap2default:default2
1382default:default2
12default:default2«
∞d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd2default:default2
3202default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_datamover2default:default2
1392default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_vdma__parameterized02default:default2
1402default:default2
12default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
5912default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2)
system_axi_hdmi_dma_02default:default2
1412default:default2
12default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd2default:default2
1072default:default8@Z8-256
ˆ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
axi_hdmi_dma2default:default2)
system_axi_hdmi_dma_02default:default2
432default:default2
412default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
22152default:default8@Z8-350
˛
synthesizing module '%s'638*oasys22
system_axi_hdmi_interconnect_12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
39322default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2+
s00_couplers_imp_IS896K2default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
10632default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2%
system_auto_pc_212default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_21/synth/system_auto_pc_21.v2default:default2
572default:default8@Z8-638
á
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2ﬂ
»d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b011 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
›
synthesizing module '%s'638*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2“
ªd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2‘
Ωd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
2default:default
æ
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
º
synthesizing module '%s'638*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized02default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
À
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
À
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
¡
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized02default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
˛
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized02default:default2
1412default:default2
12default:default2π
¢d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
1412default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
´
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2
dmem2default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Õ
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
1422default:default2
12default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
1422default:default2
12default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2,
rd_logic__parameterized02default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized02default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized02default:default2
1422default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
√
synthesizing module '%s'638*oasys26
"rd_status_flags_ss__parameterized02default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
≠
synthesizing module '%s'638*oasys2+
compare__parameterized02default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 5 - type: integer 
2default:default
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized02default:default2
1422default:default2
12default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_ss__parameterized02default:default2
1422default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2+
rd_fwft__parameterized02default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
É
default block is never used226*oasys2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
rd_fwft__parameterized02default:default2
1422default:default2
12default:default2Ø
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized02default:default2
1422default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2,
wr_logic__parameterized02default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized02default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized02default:default2
1422default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
√
synthesizing module '%s'638*oasys26
"wr_status_flags_ss__parameterized02default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_ss__parameterized02default:default2
1422default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized02default:default2
1422default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
1422default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
1422default:default2
12default:default2æ
ßd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
1422default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2
1422default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized02default:default2
1422default:default2
12default:default2¥
ùd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-256
∫
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
fifo_gen_inst2default:default2(
fifo_generator_v11_02default:default2
2302default:default2
2282default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
2922default:default8@Z8-350
˘
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2
1432default:default2
12default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2
1442default:default2
12default:default2º
•d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2
1452default:default2
12default:default2‘
Ωd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-256
·
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2‘
Ωd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_RESP_OKAY bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter C_RESP_EXOKAY bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter C_RESP_SLVERROR bound to: 2'b10 
2default:default
M
%s*synth2>
*	Parameter C_RESP_DECERR bound to: 2'b11 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2
1462default:default2
12default:default2‘
Ωd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-256
ó
0Net %s in module/entity %s does not have driver.3422*oasys2
	M_AXI_WID2default:default29
%axi_protocol_converter_v2_1_axi3_conv2default:default2“
ªd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
1712default:default8@Z8-3848
ö
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2
1472default:default2
12default:default2“
ªd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
1472default:default2
12default:default2ﬂ
»d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2%
system_auto_pc_212default:default2
1482default:default2
12default:default2ú
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_21/synth/system_auto_pc_21.v2default:default2
572default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_IS896K2default:default2
1492default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
10632default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys22
system_axi_hdmi_interconnect_12default:default2
1502default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
39322default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2(
system_axi_i2s_adi_02default:default2§
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd2default:default2
1062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_LRCLK_POL bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BCLK_POL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b11111111111111111111111111111111 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DMA_TYPE bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_NUM_CH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_TX bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_RX bound to: 1 - type: integer 
2default:default
ú
synthesizing module '%s'638*oasys2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
1112default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_LRCLK_POL bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BCLK_POL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HIGHADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DMA_TYPE bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_NUM_CH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_TX bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_RX bound to: 1 - type: integer 
2default:default
ô
synthesizing module '%s'638*oasys2"
pl330_dma_fifo2default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-638
Z
%s*synth2K
7	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
2default:default
ç
synthesizing module '%s'638*oasys2
dma_fifo2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
272default:default8@Z8-638
Z
%s*synth2K
7	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
2default:default
 
%done synthesizing module '%s' (%s#%s)256*oasys2
dma_fifo2default:default2
1512default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
272default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2"
pl330_dma_fifo2default:default2
1522default:default2
12default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-256
©
synthesizing module '%s'638*oasys22
pl330_dma_fifo__parameterized02default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-638
Z
%s*synth2K
7	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FIFO_DIRECTION bound to: 1 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
pl330_dma_fifo__parameterized02default:default2
1522default:default2
12default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2"
i2s_controller2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_controller.vhd2default:default2
832default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BCLK_POL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_LRCLK_POL bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_NUM_CH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_TX bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_RX bound to: 1 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2%
fifo_synchronizer2default:default2†
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/fifo_synchronizer.vhd2default:default2
612default:default8@Z8-638
Q
%s*synth2B
.	Parameter DEPTH bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 5 - type: integer 
2default:default
‘
%done synthesizing module '%s' (%s#%s)256*oasys2%
fifo_synchronizer2default:default2
1532default:default2
12default:default2†
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/fifo_synchronizer.vhd2default:default2
612default:default8@Z8-256
â
synthesizing module '%s'638*oasys2

i2s_clkgen2default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_clkgen.vhd2default:default2
612default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2

i2s_clkgen2default:default2
1542default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_clkgen.vhd2default:default2
612default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
i2s_tx2default:default2î
~d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_tx.vhd2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_NUM bound to: 1 - type: integer 
2default:default
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2
i2s_tx2default:default2
1552default:default2
12default:default2î
~d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_tx.vhd2default:default2
632default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
i2s_rx2default:default2î
~d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_rx.vhd2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_NUM bound to: 1 - type: integer 
2default:default
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2
i2s_rx2default:default2
1562default:default2
12default:default2î
~d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_rx.vhd2default:default2
642default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
i2s_controller2default:default2
1572default:default2
12default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/i2s_controller.vhd2default:default2
832default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2

axi_ctrlif2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/axi_ctrlif.vhd2default:default2
872default:default8@Z8-638
V
%s*synth2G
3	Parameter C_NUM_REG bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2

axi_ctrlif2default:default2
1582default:default2
12default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/axi_ctrlif.vhd2default:default2
872default:default8@Z8-256
Ω
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2#
I2S_CONTROL_REG2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
3832default:default8@Z8-614
¡
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2'
I2S_CLK_CONTROL_REG2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
3832default:default8@Z8-614
º
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2"
PERIOD_LEN_REG2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
3832default:default8@Z8-614
∑
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
	rx_sample2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
3832default:default8@Z8-614
±
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
cnt2default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
3832default:default8@Z8-614
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2!
S_AXIS_TREADY2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
532default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TDATA2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
612default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TLAST2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
622default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2!
M_AXIS_TVALID2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
632default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TKEEP2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
642default:default8@Z8-3848
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_i2s_adi__parameterized02default:default2
1592default:default2
12default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
1112default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2(
system_axi_i2s_adi_02default:default2
1602default:default2
12default:default2§
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd2default:default2
1062default:default8@Z8-256
û
synthesizing module '%s'638*oasys2(
system_axi_iic_fmc_12default:default2§
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/synth/system_axi_iic_fmc_1.vhd2default:default2
912default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
™
synthesizing module '%s'638*oasys2+
axi_iic__parameterized02default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd2default:default2
2162default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
í
synthesizing module '%s'638*oasys2
iic2default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd2default:default2
2222default:default8@Z8-638
[
%s*synth2L
8	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¶
synthesizing module '%s'638*oasys2!
axi_ipif_ssp12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd2default:default2
2132default:default8@Z8-638
[
%s*synth2L
8	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
¨
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
2default:default
≥
%s*synth2£
é	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
≤
synthesizing module '%s'638*oasys2$
slave_attachment2default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
2default:default
≥
%s*synth2£
é	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
∞
synthesizing module '%s'638*oasys2#
address_decoder2default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
2default:default
≥
%s*synth2£
é	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
¢
synthesizing module '%s'638*oasys2
	pselect_f2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_BAR bound to: 9'b000000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized32default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized32default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized42default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized42default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized52default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized52default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized62default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized62default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized72default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized72default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized82default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized82default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
pselect_f__parameterized92default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized92default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized102default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized102default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized112default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized112default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized122default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized122default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized132default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized132default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized142default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized142default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized152default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized152default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized162default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_BAR bound to: 9'b001000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized162default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized172default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_BAR bound to: 9'b100000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized172default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized182default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized182default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized192default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized192default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized202default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized202default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized212default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized212default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized222default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized222default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized232default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized232default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized242default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized242default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized252default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b00111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized252default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized262default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized262default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized272default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized272default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized282default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized282default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized292default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized292default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized302default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized302default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized312default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized312default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized322default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized322default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized332default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b01111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized332default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized342default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b10000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized342default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
pselect_f__parameterized352default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 5 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_BAR bound to: 5'b10001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized352default:default2
1612default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
1622default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
è
default block is never used226*oasys2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
1632default:default2
12default:default2ª
§d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
1642default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2%
interrupt_control2default:default2¿
©d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-638
U
%s*synth2F
2	Parameter C_NUM_CE bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
2default:default
÷
%s*synth2∆
±	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
2default:default
_
%s*synth2P
<	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2%
interrupt_control2default:default2
1652default:default2
12default:default2¿
©d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-256
§
synthesizing module '%s'638*oasys2

soft_reset2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-638
[
%s*synth2L
8	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
“
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
“
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
“
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
“
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
—
,binding component instance '%s' to cell '%s'113*oasys2
FF_WRACK2default:default2
FDRSE2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2982default:default8@Z8-113
·
%done synthesizing module '%s' (%s#%s)256*oasys2

soft_reset2default:default2
1662default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_ipif_ssp12default:default2
1672default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd2default:default2
2132default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2!
reg_interface2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd2default:default2
2712default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2!
reg_interface2default:default2
1682default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd2default:default2
2712default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2
filter2default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1342default:default8@Z8-638
^
%s*synth2O
;	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
¡
RTL assertion: "%s"63*oasys2J
6axi_iic configured for SCL inertial delay of 0 clocks.2default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1582default:default8@Z8-63
ú
synthesizing module '%s'638*oasys2
debounce2default:default2≠
ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd2default:default2
1412default:default8@Z8-638
\
%s*synth2M
9	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
H
%s*synth29
%	Parameter C_DEFAULT bound to: 1'b1 
2default:default
†
synthesizing module '%s'638*oasys2
cdc_sync2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2492default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2502default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
›
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
1692default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
debounce2default:default2
1702default:default2
12default:default2≠
ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd2default:default2
1412default:default8@Z8-256
¡
RTL assertion: "%s"63*oasys2J
6axi_iic configured for SDA inertial delay of 0 clocks.2default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1842default:default8@Z8-63
’
%done synthesizing module '%s' (%s#%s)256*oasys2
filter2default:default2
1712default:default2
12default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1342default:default8@Z8-256
¢
synthesizing module '%s'638*oasys2
iic_control2default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd2default:default2
2162default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
ß
synthesizing module '%s'638*oasys2(
axi_iic_v2_0_upcnt_n2default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-638
S
%s*synth2D
0	Parameter C_SIZE bound to: 10 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_iic_v2_0_upcnt_n2default:default2
1722default:default2
12default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2
shift82default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd2default:default2
1242default:default8@Z8-638
’
%done synthesizing module '%s' (%s#%s)256*oasys2
shift82default:default2
1732default:default2
12default:default2´
îd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd2default:default2
1242default:default8@Z8-256
∑
synthesizing module '%s'638*oasys28
$axi_iic_v2_0_upcnt_n__parameterized02default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 4 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys28
$axi_iic_v2_0_upcnt_n__parameterized02default:default2
1732default:default2
12default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
iic_control2default:default2
1742default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd2default:default2
2162default:default8@Z8-256
†
synthesizing module '%s'638*oasys2
SRL_FIFO2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_XON bound to: 0 - type: bool 
2default:default
µ
synthesizing module '%s'638*oasys2
FDR2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33252default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
1752default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33252default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
FDRE2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2default:default2
1762default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default8@Z8-256
π
synthesizing module '%s'638*oasys2
SRL16E2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348002default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL16E2default:default2
1772default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348002default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL_FIFO2default:default2
1782default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
®
synthesizing module '%s'638*oasys2"
dynamic_master2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd2default:default2
1462default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2"
dynamic_master2default:default2
1792default:default2
12default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd2default:default2
1462default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2,
SRL_FIFO__parameterized02default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_XON bound to: 0 - type: bool 
2default:default
‘
,binding component instance '%s' to cell '%s'113*oasys2#
Data_Exists_DFF2default:default2
FDR2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
2292default:default8@Z8-113
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2,
SRL_FIFO__parameterized02default:default2
1792default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
iic2default:default2
1802default:default2
12default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd2default:default2
2222default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_iic__parameterized02default:default2
1812default:default2
12default:default2¨
ïd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd2default:default2
2162default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2(
system_axi_iic_fmc_12default:default2
1822default:default2
12default:default2§
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/synth/system_axi_iic_fmc_1.vhd2default:default2
912default:default8@Z8-256
Ù
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
axi_iic_fmc2default:default2(
system_axi_iic_fmc_12default:default2
272default:default2
262default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
23352default:default8@Z8-350
°
synthesizing module '%s'638*oasys2)
system_axi_iic_main_02default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd2default:default2
912default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
2default:default
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2)
system_axi_iic_main_02default:default2
1832default:default2
12default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd2default:default2
912default:default8@Z8-256
ˆ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
axi_iic_main2default:default2)
system_axi_iic_main_02default:default2
272default:default2
262default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
23622default:default8@Z8-350
•
synthesizing module '%s'638*oasys2+
system_axi_register_0_02default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/synth/system_axi_register_0_0.v2default:default2
572default:default8@Z8-638
ñ
synthesizing module '%s'638*oasys2%
axi_register_v1_02default:default2†
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0.v2default:default2
12default:default8@Z8-638
a
%s*synth2R
>	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2-
axi_register_v1_0_S00_AXI2default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0_S00_AXI.v2default:default2
12default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_LSB bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
2default:default
¸
default block is never used226*oasys2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0_S00_AXI.v2default:default2
2202default:default8@Z8-226
¸
default block is never used226*oasys2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0_S00_AXI.v2default:default2
3672default:default8@Z8-226
„
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_register_v1_0_S00_AXI2default:default2
1842default:default2
12default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0_S00_AXI.v2default:default2
12default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_register_v1_02default:default2
1852default:default2
12default:default2†
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/hdl/axi_register_v1_0.v2default:default2
12default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2+
system_axi_register_0_02default:default2
1862default:default2
12default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_register_0_0/synth/system_axi_register_0_0.v2default:default2
572default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2.
system_axi_spdif_tx_core_02default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd2default:default2
942default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b11111111111111111111111111111111 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DMA_TYPE bound to: 1 - type: integer 
2default:default
§
synthesizing module '%s'638*oasys20
axi_spdif_tx__parameterized02default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1102default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HIGHADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DMA_TYPE bound to: 1 - type: integer 
2default:default
©
synthesizing module '%s'638*oasys22
pl330_dma_fifo__parameterized12default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-638
Z
%s*synth2K
7	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
2default:default
ù
synthesizing module '%s'638*oasys2,
dma_fifo__parameterized02default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
272default:default8@Z8-638
Z
%s*synth2K
7	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
2default:default
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2,
dma_fifo__parameterized02default:default2
1862default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
272default:default8@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
pl330_dma_fifo__parameterized12default:default2
1862default:default2
12default:default2•
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/pl330_dma_fifo.vhd2default:default2
462default:default8@Z8-256
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
ü
synthesizing module '%s'638*oasys2.
tx_encoder__parameterized02default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/tx_encoder.vhd2default:default2
772default:default8@Z8-638
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
Û
default block is never used226*oasys2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/tx_encoder.vhd2default:default2
2502default:default8@Z8-226
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
tx_encoder__parameterized02default:default2
1872default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/tx_encoder.vhd2default:default2
772default:default8@Z8-256
°
synthesizing module '%s'638*oasys2.
axi_ctrlif__parameterized02default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/axi_ctrlif.vhd2default:default2
872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_NUM_REG bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_ctrlif__parameterized02default:default2
1872default:default2
12default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/axi_ctrlif.vhd2default:default2
872default:default8@Z8-256
ø
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2

config_reg2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
2992default:default8@Z8-614
¡
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2 
chstatus_reg2default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
2992default:default8@Z8-614
‡
0Net %s in module/entity %s does not have driver.3422*oasys2!
S_AXIS_TREADY2default:default20
axi_spdif_tx__parameterized02default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
882default:default8@Z8-3848
·
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_spdif_tx__parameterized02default:default2
1882default:default2
12default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
1102default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2.
system_axi_spdif_tx_core_02default:default2
1892default:default2
12default:default2∞
ôd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd2default:default2
942default:default8@Z8-256
•
synthesizing module '%s'638*oasys2-
system_sys_audio_clkgen_02default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v2default:default2
692default:default8@Z8-638
µ
synthesizing module '%s'638*oasys25
!system_sys_audio_clkgen_0_clk_wiz2default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v2default:default2
672default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
IBUF2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
105802default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
1902default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
105802default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ä
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
1902default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys25
!system_sys_audio_clkgen_0_clk_wiz2default:default2
1912default:default2
12default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v2default:default2
672default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
system_sys_audio_clkgen_02default:default2
1922default:default2
12default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v2default:default2
692default:default8@Z8-256
¸
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2$
sys_audio_clkgen2default:default2-
system_sys_audio_clkgen_02default:default2
42default:default2
32default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
24422default:default8@Z8-350
®
synthesizing module '%s'638*oasys2,
system_sys_concat_intc_02default:default2™
ìd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v2default:default2
572default:default8@Z8-638
á
synthesizing module '%s'638*oasys2
xlconcat2default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/work/xlconcat.v2default:default2
122default:default8@Z8-638
U
%s*synth2F
2	Parameter IN0_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN1_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN2_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN3_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN4_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN5_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN6_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN7_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN8_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN9_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN10_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN11_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN12_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN13_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN14_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN15_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_width bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_PORTS bound to: 5 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2
xlconcat2default:default2
1932default:default2
12default:default2ô
Çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/work/xlconcat.v2default:default2
122default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2,
system_sys_concat_intc_02default:default2
1942default:default2
12default:default2™
ìd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v2default:default2
572default:default8@Z8-256
§
synthesizing module '%s'638*oasys2*
system_sys_i2c_mixer_02default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd2default:default2
762default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
£
synthesizing module '%s'638*oasys22
util_i2c_mixer__parameterized02default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/work/util_i2c_mixer.vhd2default:default2
362default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys22
util_i2c_mixer__parameterized02default:default2
1952default:default2
12default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/work/util_i2c_mixer.vhd2default:default2
362default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2*
system_sys_i2c_mixer_02default:default2
1962default:default2
12default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd2default:default2
762default:default8@Z8-256
§
synthesizing module '%s'638*oasys2*
system_sys_logic_inv_02default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd2default:default2
662default:default8@Z8-638
X
%s*synth2I
5	Parameter C_OPERATION bound to: not - type: string 
2default:default
R
%s*synth2C
/	Parameter C_SIZE bound to: 1 - type: integer 
2default:default
≠
synthesizing module '%s'638*oasys25
!util_vector_logic__parameterized02default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/work/hdl/util_vector_logic.vhd2default:default2
882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_OPERATION bound to: not - type: string 
2default:default
R
%s*synth2C
/	Parameter C_SIZE bound to: 1 - type: integer 
2default:default
Í
%done synthesizing module '%s' (%s#%s)256*oasys25
!util_vector_logic__parameterized02default:default2
1972default:default2
12default:default2¶
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/work/hdl/util_vector_logic.vhd2default:default2
882default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2*
system_sys_logic_inv_02default:default2
1982default:default2
12default:default2®
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd2default:default2
662default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2$
system_sys_ps7_02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v2default:default2
572default:default8@Z8-638
À
synthesizing module '%s'638*oasys2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-638
f
%s*synth2W
C	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_NUM_F2P_INTR_INPUTS bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
2default:default
^
%s*synth2O
;	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
2default:default
^
%s*synth2O
;	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
2default:default
^
%s*synth2O
;	Parameter C_EMIO_GPIO_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_DM_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
2default:default
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21712default:default8@Z8-4446
∂
synthesizing module '%s'638*oasys2
BIBUF2default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
1992default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-256
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21722default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21732default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21742default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21752default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21762default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21772default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21782default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21792default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21802default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21812default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21822default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21832default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21842default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
º
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
∂
synthesizing module '%s'638*oasys2
PS72default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
2002default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-256
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
ê
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
à
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_3_processing_system72default:default2
2012default:default2
12default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-256
¶
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_3_processing_system72default:default2
6732default:default2
6602default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v2default:default2
5342default:default8@Z8-350
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2$
system_sys_ps7_02default:default2
2022default:default2
12default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v2default:default2
572default:default8@Z8-256
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
sys_ps72default:default2$
system_sys_ps7_02default:default2
1462default:default2
1302default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
24692default:default8@Z8-350
õ
synthesizing module '%s'638*oasys2'
system_sys_rstgen_02default:default2¢
ãd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd2default:default2
712default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
Ω
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2
lpf2default:default2≠
ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
∏
synthesizing module '%s'638*oasys2
SRL162default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
2032default:default2
12default:default2K
5D:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
2042default:default2
12default:default2≠
ñd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
°
synthesizing module '%s'638*oasys2
sequence2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
≥
synthesizing module '%s'638*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 6 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2
2052default:default2
12default:default2±
öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
2062default:default2
12default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
˙
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
2072default:default2
12default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2'
system_sys_rstgen_02default:default2
2082default:default2
12default:default2¢
ãd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd2default:default2
712default:default8@Z8-256
Ò
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

sys_rstgen2default:default2'
system_sys_rstgen_02default:default2
102default:default2
72default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
26002default:default8@Z8-350
£
%done synthesizing module '%s' (%s#%s)256*oasys2
system2default:default2
2092default:default2
12default:default2y
cD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v2default:default2
15352default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2"
system_wrapper2default:default2
2102default:default2
12default:default2Å
kD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/hdl/system_wrapper.v2default:default2
32default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2

system_top2default:default2
2112default:default2
12default:default2T
>D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/system_top.v2default:default2
422default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:05:12 ; elapsed = 00:05:22 . Memory (MB): peak = 498.961 ; gain = 316.270
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[71]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[62]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[53]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[35]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[26]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[71]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[62]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[53]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[35]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[26]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
⁄
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1172default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
ñ
Loading clock regions from %s
13*device2_
KD:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LD:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CD:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
ND:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
ª
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2 
IBUF_LOW_PWR2default:default2R
<i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg	2default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2Æ
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v2default:default2
792default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2ì
d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc2default:default2:
&i_system_wrapper/system_i/sys_ps7/inst2default:defaultZ20-848
ù
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ì
d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc2default:default2:
&i_system_wrapper/system_i/sys_ps7/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
Ü
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2ì
d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc2default:default2{
gD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/.Xil/system_top_propImpl.xdc2default:defaultZ1-236
®
$Parsing XDC File [%s] for cell '%s'
848*designutils2§
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc2default:default2=
)i_system_wrapper/system_i/axi_iic_main/U02default:defaultZ20-848
±
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2§
èd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc2default:default2=
)i_system_wrapper/system_i/axi_iic_main/U02default:defaultZ20-847
ú
$Parsing XDC File [%s] for cell '%s'
848*designutils2ö
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-848
•
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ö
Öd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-847
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ãd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-848
´
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ãd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-847
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-848
´
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
âd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-847
∞
$Parsing XDC File [%s] for cell '%s'
848*designutils2¶
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-848
π
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¶
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
ô
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2¶
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2{
gD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/.Xil/system_top_propImpl.xdc2default:defaultZ1-236
∂
$Parsing XDC File [%s] for cell '%s'
848*designutils2¨
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-848
ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¨
ód:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-847
•
$Parsing XDC File [%s] for cell '%s'
848*designutils2¢
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc2default:default2<
(i_system_wrapper/system_i/axi_iic_fmc/U02default:defaultZ20-848
Æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¢
çd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc2default:default2<
(i_system_wrapper/system_i/axi_iic_fmc/U02default:defaultZ20-847
á
Parsing XDC File [%s]
179*designutils2Q
=D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc2default:defaultZ20-179
ê
Finished Parsing XDC File [%s]
178*designutils2Q
=D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc2default:defaultZ20-178
£
Parsing XDC File [%s]
179*designutils2m
YD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
¨
Finished Parsing XDC File [%s]
178*designutils2m
YD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
/
Deriving generated clocks
2*timingZ38-2
ﬂ
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2m
YD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/dont_touch.xdc2default:default2{
gD:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/synth_1/.Xil/system_top_propImpl.xdc2default:defaultZ1-236
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
êd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-848
≤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
êd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
ı
!Unisim Transformation Summary:
%s111*project2∏
£  A total of 112 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 6 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 10 instances
  FDS => FDSE: 12 instances
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  MUXCY_L => MUXCY: 36 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:34 ; elapsed = 00:05:44 . Memory (MB): peak = 720.598 ; gain = 537.906
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:05:44 . Memory (MB): peak = 720.598 ; gain = 537.906
2default:default
Ä
merging register '%s' into '%s'3619*oasys22
gen_axilite.s_axi_wready_i_reg2default:default23
gen_axilite.s_axi_awready_i_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1362default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys20
sig_coelsc_cmd_cmplt_reg_reg2default:default2+
sig_coelsc_reg_full_reg2default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
6312default:default8@Z8-4471
ê
3inferred FSM for state register '%s' in module '%s'802*oasys2#
dmacntrl_cs_reg2default:default2
axi_vdma_sm2default:defaultZ8-802
„
merging register '%s' into '%s'3619*oasys2$
cmnd_pending_reg2default:default2)
s_axis_cmd_tvalid_reg2default:default2∏
°d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
3342default:default8@Z8-4471
œ
L'%s' operator could not be merged with '%s' operator due to loss of accuracy41*oasys2
+2default:default2
+2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
562default:default8@Z8-41
œ
L'%s' operator could not be merged with '%s' operator due to loss of accuracy41*oasys2
+2default:default2
+2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
562default:default8@Z8-41
é
3inferred FSM for state register '%s' in module '%s'802*oasys2!
scl_state_reg2default:default2
iic_control2default:defaultZ8-802
ä
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
iic_control2default:defaultZ8-802
õ
3inferred FSM for state register '%s' in module '%s'802*oasys2
bufctrl_reg2default:default2.
tx_encoder__parameterized02default:defaultZ8-802
œ
L'%s' operator could not be merged with '%s' operator due to loss of accuracy41*oasys2
+2default:default2
+2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
562default:default8@Z8-41
œ
L'%s' operator could not be merged with '%s' operator due to loss of accuracy41*oasys2
+2default:default2
+2default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/common/dma_fifo.vhd2default:default2
562default:default8@Z8-41
“
merging register '%s' into '%s'3619*oasys2"
seq_cnt_en_reg2default:default2 
from_sys_reg2default:default2≤
õd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
2222default:default8@Z8-4471
√
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
dmacntrl_cs_reg2default:default2
one-hot2default:default2
axi_vdma_sm2default:defaultZ8-3354
ó
0Net %s in module/entity %s does not have driver.3422*oasys2
	M_AXI_WID2default:default29
%axi_protocol_converter_v2_1_axi3_conv2default:default2“
ªd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_20/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
1712default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2!
S_AXIS_TREADY2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
532default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TDATA2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
612default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TLAST2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
622default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2!
M_AXIS_TVALID2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
632default:default8@Z8-3848
◊
0Net %s in module/entity %s does not have driver.3422*oasys2 
M_AXIS_TKEEP2default:default2/
axi_i2s_adi__parameterized02default:default2ö
Éd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/work/axi_i2s_adi.vhd2default:default2
642default:default8@Z8-3848
Ω
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
iic_control2default:defaultZ8-3354
¡
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
scl_state_reg2default:default2
one-hot2default:default2
iic_control2default:defaultZ8-3354
Œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
bufctrl_reg2default:default2
one-hot2default:default2.
tx_encoder__parameterized02default:defaultZ8-3354
‡
0Net %s in module/entity %s does not have driver.3422*oasys2!
S_AXIS_TREADY2default:default20
axi_spdif_tx__parameterized02default:default2°
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/work/axi_spdif_tx.vhd2default:default2
882default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
ê
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2∫
£d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:05:49 ; elapsed = 00:05:59 . Memory (MB): peak = 720.598 ; gain = 537.906
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit       Adders := 9     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 11    
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 157   
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              188 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               72 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               66 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               47 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 38    
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 37    
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 35    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 37    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 33    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 39    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 853   
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	              256 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	              192 Bit         RAMs := 2     
2default:default
Q
%s*synth2B
.	               20 Bit         RAMs := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     47 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  19 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   5 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   9 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 53    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 48    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 608   
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 23    
2default:default
Q
%s*synth2B
.	  11 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
6
%s*synth2'
Module system_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m00_couplers_imp_147XRVQ 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m01_couplers_imp_ZAQCT4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m02_couplers_imp_152CZ17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m03_couplers_imp_YC7HPH 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m04_couplers_imp_16HGZRW 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m05_couplers_imp_WZAAZM 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m06_couplers_imp_17TEVXD 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m07_couplers_imp_VOBCPR 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_axi2vector 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_register_slice_v2_1_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               66 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               47 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     47 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_vector2axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_register_slice_v2_1_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_incr_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_cmd_translator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_aw_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_simple_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_b_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_ar_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_r_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_axi2vector__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_vector2axi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_protocol_converter_v2_1_b2s 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
^
%s*synth2O
;Module axi_protocol_converter_v2_1_axi_protocol_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module system_auto_pc_20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_WP9RIC 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module axi_crossbar_v2_1_addr_arbiter_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
M
%s*synth2>
*Module generic_baseblocks_v2_1_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module generic_baseblocks_v2_1_comparator_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_addr_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_crossbar_v2_1_splitter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module axi_crossbar_v2_1_splitter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module generic_baseblocks_v2_1_mux_enc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_decerr_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module axi_crossbar_v2_1_crossbar_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_axi_crossbar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module system_xbar_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module system_axi_cpu_interconnect_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module up_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
2
%s*synth2#
Module ad_rst 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module up_drp_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
5
%s*synth2&
Module up_clkgen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module ad_mmcm_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module axi_clkgen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module system_axi_hdmi_clkgen_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module up_xfer_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              188 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module up_xfer_status 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
8
%s*synth2)
Module up_clock_mon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module up_xfer_status__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
6
%s*synth2'
Module up_hdmi_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  19 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
<
%s*synth2-
Module axi_hdmi_tx_vdma 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module ad_mem 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
6
%s*synth2'
Module MULT_MACRO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module ad_csc_1_mul 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module ad_csc_1_mul__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
8
%s*synth2)
Module ad_csc_1_add 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module ad_csc_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module ad_csc_1_add__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module ad_csc_1__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module ad_csc_RGB2CrYCb 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ad_ss_444to422 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
<
%s*synth2-
Module axi_hdmi_tx_core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 45    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
7
%s*synth2(
Module axi_hdmi_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module system_axi_hdmi_core_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module axi_vdma_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 24    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
?
%s*synth20
Module axi_vdma_rst_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
<
%s*synth2-
Module axi_vdma_lite_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 64    
2default:default
;
%s*synth2,
Module axi_vdma_reg_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module axi_vdma_intrpt 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module axi_datamover_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
A
%s*synth22
Module cntr_incr_decr_addn_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
6
%s*synth2'
Module dynshreg_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module srl_fifo_rbu_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
6
%s*synth2'
Module srl_fifo_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_datamover_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module axi_datamover_cmd_status 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_datamover_rd_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
C
%s*synth24
 Module axi_datamover_strb_gen2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
S
%s*synth2D
0Module axi_datamover_strb_gen2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
=
%s*synth2.
Module axi_datamover_pcc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 27    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
C
%s*synth24
 Module axi_datamover_addr_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
?
%s*synth20
Module axi_datamover_rdmux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_datamover_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
E
%s*synth26
"Module axi_datamover_rddata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
H
%s*synth29
%Module axi_datamover_mm2s_full_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module axi_datamover_s2mm_omit_wrap 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module axi_datamover 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_vdma_register 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
<
%s*synth2-
Module axi_vdma_reg_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  11 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      1 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module axi_vdma_regdirect 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
?
%s*synth20
Module axi_vdma_reg_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module axi_vdma_sm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               72 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
>
%s*synth2/
Module axi_vdma_cmdsts_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               72 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module axi_vdma_sts_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
>
%s*synth2/
Module axi_vdma_vregister 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
A
%s*synth22
Module axi_vdma_vaddrreg_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
B
%s*synth23
Module axi_vdma_vidreg_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
@
%s*synth21
Module axi_vdma_genlock_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module axi_vdma_greycoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
N
%s*synth2?
+Module axi_vdma_greycoder__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 8     
2default:default
A
%s*synth22
Module axi_vdma_genlock_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
9
%s*synth2*
Module axi_vdma_mngr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module axi_vdma_fsync_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
<
%s*synth2-
Module axi_vdma_vid_cdc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
<
%s*synth2-
Module axi_vdma_sof_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
=
%s*synth2.
Module axi_vdma_skid_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module reset_blk_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module input_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module output_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_prim_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_v8_1_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_1__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module memory 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module rd_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
3
%s*synth2$
Module compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
>
%s*synth2/
Module rd_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
3
%s*synth2$
Module rd_fwft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module updn_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
6
%s*synth2'
Module dc_ss_fwft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
Module rd_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module wr_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
>
%s*synth2/
Module wr_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
4
%s*synth2%
Module wr_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module fifo_generator_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module fifo_generator_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module fifo_generator_v11_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module fifo_generator_v11_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module axi_vdma_sfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module axi_vdma_mm2s_linebuf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
D
%s*synth25
!Module axi_vdma__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module system_axi_hdmi_dma_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module reset_blk_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
E
%s*synth26
"Module input_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
Module dmem 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
G
%s*synth28
$Module rd_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
C
%s*synth24
 Module compare__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
N
%s*synth2?
+Module rd_status_flags_ss__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
C
%s*synth24
 Module rd_fwft__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module rd_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module wr_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
N
%s*synth2?
+Module wr_status_flags_ss__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module wr_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module fifo_generator_v11_0_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v11_0__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module axi_data_fifo_v2_1_fifo_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_data_fifo_v2_1_axic_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module axi_protocol_converter_v2_1_a_axi3_conv 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
S
%s*synth2D
0Module axi_protocol_converter_v2_1_r_axi3_conv 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_protocol_converter_v2_1_axi3_conv 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
n
%s*synth2_
KModule axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module system_auto_pc_21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_IS896K 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module system_axi_hdmi_interconnect_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module fifo_synchronizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               20 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
6
%s*synth2'
Module i2s_clkgen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
2
%s*synth2#
Module i2s_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
2
%s*synth2#
Module i2s_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
:
%s*synth2+
Module i2s_controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
6
%s*synth2'
Module axi_ctrlif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
4
%s*synth2%
Module dma_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              192 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
:
%s*synth2+
Module pl330_dma_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module pl330_dma_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module axi_i2s_adi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 3     
2default:default
@
%s*synth21
Module system_axi_i2s_adi_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module pselect_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module pselect_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized31 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized33 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized34 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized35 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module address_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 39    
2default:default
<
%s*synth2-
Module slave_attachment 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
9
%s*synth2*
Module axi_lite_ipif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module interrupt_control 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 8     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
6
%s*synth2'
Module soft_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
9
%s*synth2*
Module axi_ipif_ssp1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
9
%s*synth2*
Module reg_interface 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  19 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
4
%s*synth2%
Module debounce 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module filter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module axi_iic_v2_0_upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module shift8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module axi_iic_v2_0_upcnt_n__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module iic_control 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 53    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 43    
2default:default
4
%s*synth2%
Module SRL_FIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
:
%s*synth2+
Module dynamic_master 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module SRL_FIFO__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
/
%s*synth2 
Module iic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module axi_iic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module system_axi_iic_fmc_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module system_axi_iic_main_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module axi_register_v1_0_S00_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
=
%s*synth2.
Module axi_register_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module system_axi_register_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module tx_encoder__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 7     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 14    
2default:default
F
%s*synth27
#Module axi_ctrlif__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
D
%s*synth25
!Module dma_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              256 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
J
%s*synth2;
'Module pl330_dma_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module axi_spdif_tx__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module system_axi_spdif_tx_core_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module system_sys_audio_clkgen_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module system_sys_audio_clkgen_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module xlconcat 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module system_sys_concat_intc_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module util_i2c_mixer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module system_sys_i2c_mixer_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module util_vector_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module system_sys_logic_inv_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module processing_system7_v5_3_processing_system7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module system_sys_ps7_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
Module lpf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
G
%s*synth28
$Module proc_sys_reset_v5_0_upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module sequence 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
?
%s*synth20
Module system_sys_rstgen_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module system 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module system_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
Î
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Î
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_202default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42] 2default:default2!
system_xbar_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41] 2default:default2!
system_xbar_02default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
‹
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2M
9inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg2default:default2
362default:default2
352default:default2–
πd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg2default:default2
122default:default2
72default:default2ü
àd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/common/up_drp_cntrl.v2default:default2
1392default:default8@Z8-3936
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys2A
-i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys2A
-i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
ˇ
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys2A
-i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p1_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
972default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2C
/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/p2_sign_reg2default:default2C
/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
982default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2B
.i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/sign_p_reg2default:default2B
.i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg2default:default2ù
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/common/ad_csc_1_mul.v2default:default2
992default:default8@Z8-4471
Ô
merging register '%s' into '%s'3619*oasys2v
bGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2^
JGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2w
cGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2_
KGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2^
JGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
„
merging register '%s' into '%s'3619*oasys2q
]GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
Î
merging register '%s' into '%s'3619*oasys2y
eGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys2z
fGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg2default:default2r
^GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
‹
merging register '%s' into '%s'3619*oasys2Z
FGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg2default:default2`
LGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg2default:default2ƒ
≠d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
7132default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2_
KGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2r
^GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg2default:default2Ω
¶d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
™
merging register '%s' into '%s'3619*oasys2E
1DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg2default:default2T
@VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
7552default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2E
1DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg2default:default2*
I_SM/frame_sync_d1_reg2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
7812default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2E
1DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg2default:default2*
I_SM/frame_sync_d2_reg2default:default2≥
úd:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
7822default:default8@Z8-4471
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:06:02 . Memory (MB): peak = 727.531 ; gain = 544.840
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
∏
%s*synth2®
ì+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
2default:default
π
%s*synth2©
î|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
2default:default
∏
%s*synth2®
ì+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
2default:default
π
%s*synth2©
î|ad_mem      | m_ram_reg  | 512 X 48(WRITE_FIRST)  | W |   | 512 X 48(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | ad_mem/extram     | 
2default:default
π
%s*synth2©
î+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

2default:default
ÿ
%s*synth2»
≥Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
2default:default
Ü
%s*synth2ˆ
·+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+---------------------------------------------------------------------------+
2default:default
á
%s*synth2˜
‚|Module Name                | RTL Object                                                                                                                                                                              | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                                                         | 
2default:default
Ü
%s*synth2ˆ
·+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+---------------------------------------------------------------------------+
2default:default
á
%s*synth2˜
‚|system_auto_pc_21          | inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 1               | RAM32X1D x 1   | system_top/system/system_axi_hdmi_interconnect_1/system_auto_pc_21/ram__7 | 
2default:default
á
%s*synth2˜
‚|system_axi_i2s_adi_0       | U0/ctrl/tx_sync/fifo_reg                                                                                                                                                                | Implied            | 4 X 5                | RAM32M x 1     | system_top/system/system_axi_i2s_adi_0/ram__8                             | 
2default:default
á
%s*synth2˜
‚|system_axi_i2s_adi_0       | U0/ctrl/rx_gen.rx_sync/fifo_reg                                                                                                                                                         | Implied            | 4 X 5                | RAM32M x 1     | system_top/system/system_axi_i2s_adi_0/ram__9                             | 
2default:default
á
%s*synth2˜
‚|system_axi_i2s_adi_0       | U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg                                                                                                                                          | Implied            | 8 X 24               | RAM32M x 4     | system_top/system/system_axi_i2s_adi_0/ram__10                            | 
2default:default
á
%s*synth2˜
‚|system_axi_i2s_adi_0       | U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg                                                                                                                                          | Implied            | 8 X 24               | RAM32M x 4     | system_top/system/system_axi_i2s_adi_0/ram__11                            | 
2default:default
á
%s*synth2˜
‚|system_axi_spdif_tx_core_0 | U0/pl330_dma_gen.fifo/fifo/data_fifo_reg                                                                                                                                                | Implied            | 8 X 32               | RAM32M x 6     | system_top/system/system_axi_spdif_tx_core_0/ram__12                      | 
2default:default
á
%s*synth2˜
‚+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+---------------------------------------------------------------------------+

2default:default
∆
%s*synth2∂
°Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:06:02 ; elapsed = 00:06:13 . Memory (MB): peak = 780.203 ; gain = 597.512
2default:default
{
%s*synth2l
XINFO: Moved 6 constraints on hierarchical pins to their respective driving/loading pins
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:06:16 . Memory (MB): peak = 926.859 ; gain = 744.168
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:06:08 ; elapsed = 00:06:19 . Memory (MB): peak = 947.629 ; gain = 764.938
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:06:18 ; elapsed = 00:06:30 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
l
%s*synth2]
Idesign system_auto_pc_20 has 4 max_fanout violations cannot be satisfied
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:06:21 ; elapsed = 00:06:32 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:06:21 ; elapsed = 00:06:33 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:06:22 ; elapsed = 00:06:34 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
·
%s*synth2—
º+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
‚
%s*synth2“
Ω|Module Name            | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
·
%s*synth2—
º+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_vsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_hsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_vsync_reg                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_hsync_reg                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/ddata_out_reg[4] | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_16_hsync_reg                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_16_vsync_reg                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/i_ss_444to422/s422_sync_reg[0]                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_es_vs_de_reg                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_es_data_5d_reg[15]                              | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_es_data_5d_reg[14]                              | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/hdmi_es_hs_de_reg                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_hdmi_core_0 | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω|system_axi_i2s_adi_0   | U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][8]                         | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
‚
%s*synth2“
Ω+-----------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
á
%s*synth2x
d+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
à
%s*synth2y
e|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
á
%s*synth2x
d+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
à
%s*synth2y
e|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
2default:default
à
%s*synth2y
e|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
2default:default
à
%s*synth2y
e|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
2default:default
à
%s*synth2y
e|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
2default:default
à
%s*synth2y
e+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |xVIA          |         3|
2default:default
F
%s*synth27
#|2     |DSP48E        |         9|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |DSP48E     |     1|
2default:default
?
%s*synth20
|2     |DSP48E__1  |     1|
2default:default
?
%s*synth20
|3     |DSP48E__2  |     1|
2default:default
?
%s*synth20
|4     |DSP48E__3  |     1|
2default:default
?
%s*synth20
|5     |DSP48E__4  |     1|
2default:default
?
%s*synth20
|6     |DSP48E__5  |     1|
2default:default
?
%s*synth20
|7     |DSP48E__6  |     1|
2default:default
?
%s*synth20
|8     |DSP48E__7  |     1|
2default:default
?
%s*synth20
|9     |DSP48E__8  |     1|
2default:default
?
%s*synth20
|10    |xVIA       |     1|
2default:default
?
%s*synth20
|11    |xVIA__1    |     1|
2default:default
?
%s*synth20
|12    |xVIA__2    |     1|
2default:default
?
%s*synth20
|13    |BIBUF      |   130|
2default:default
?
%s*synth20
|14    |BUFG       |     7|
2default:default
?
%s*synth20
|15    |CARRY4     |   253|
2default:default
?
%s*synth20
|16    |GND        |     2|
2default:default
?
%s*synth20
|17    |LUT1       |   516|
2default:default
?
%s*synth20
|18    |LUT2       |   667|
2default:default
?
%s*synth20
|19    |LUT3       |  1095|
2default:default
?
%s*synth20
|20    |LUT4       |   870|
2default:default
?
%s*synth20
|21    |LUT5       |   982|
2default:default
?
%s*synth20
|22    |LUT6       |  1392|
2default:default
?
%s*synth20
|23    |MMCME2_ADV |     2|
2default:default
?
%s*synth20
|24    |MUXCY      |    20|
2default:default
?
%s*synth20
|25    |MUXCY_L    |    26|
2default:default
?
%s*synth20
|26    |MUXF7      |     1|
2default:default
?
%s*synth20
|27    |ODDR_1     |     1|
2default:default
?
%s*synth20
|28    |PS7        |     1|
2default:default
?
%s*synth20
|29    |RAM32M     |    16|
2default:default
?
%s*synth20
|30    |RAM32X1D   |     1|
2default:default
?
%s*synth20
|31    |RAMB36E1_2 |     1|
2default:default
?
%s*synth20
|32    |RAMB36E1_3 |     1|
2default:default
?
%s*synth20
|33    |SRL16      |     1|
2default:default
?
%s*synth20
|34    |SRL16E     |    90|
2default:default
?
%s*synth20
|35    |SRLC16E    |   111|
2default:default
?
%s*synth20
|36    |SRLC32E    |    47|
2default:default
?
%s*synth20
|37    |VCC        |     1|
2default:default
?
%s*synth20
|38    |XORCY      |    36|
2default:default
?
%s*synth20
|39    |FDCE       |   851|
2default:default
?
%s*synth20
|40    |FDPE       |    16|
2default:default
?
%s*synth20
|41    |FDR        |     6|
2default:default
?
%s*synth20
|42    |FDRE       |  4315|
2default:default
?
%s*synth20
|43    |FDS        |    12|
2default:default
?
%s*synth20
|44    |FDSE       |   207|
2default:default
?
%s*synth20
|45    |IBUF       |     3|
2default:default
?
%s*synth20
|46    |IOBUF      |    38|
2default:default
?
%s*synth20
|47    |OBUF       |    25|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default

%s*synth2p
\+------+-------------------------------+-------------------------------------------+------+
2default:default

%s*synth2p
\|      |Instance                       |Module                                     |Cells |
2default:default

%s*synth2p
\+------+-------------------------------+-------------------------------------------+------+
2default:default

%s*synth2p
\|1     |top                            |                                           | 13129|
2default:default

%s*synth2p
\|2     |  i_system_wrapper             |system_wrapper                             | 13066|
2default:default

%s*synth2p
\|3     |    system_i                   |system                                     | 13064|
2default:default

%s*synth2p
\|4     |      axi_cpu_interconnect     |system_axi_cpu_interconnect_0              |  1777|
2default:default

%s*synth2p
\|5     |        \s00_couplers/auto_pc  |system_auto_pc_20                          |  1276|
2default:default

%s*synth2p
\|6     |        xbar                   |system_xbar_0                              |   501|
2default:default

%s*synth2p
\|7     |      axi_hdmi_clkgen          |system_axi_hdmi_clkgen_0                   |   495|
2default:default

%s*synth2p
\|8     |      axi_hdmi_core            |system_axi_hdmi_core_0                     |  4742|
2default:default

%s*synth2p
\|9     |      axi_hdmi_dma             |system_axi_hdmi_dma_0                      |  2234|
2default:default

%s*synth2p
\|10    |        U0                     |axi_vdma__parameterized0                   |  2234|
2default:default

%s*synth2p
\|11    |      axi_hdmi_interconnect    |system_axi_hdmi_interconnect_1             |   362|
2default:default

%s*synth2p
\|12    |        \s00_couplers/auto_pc  |system_auto_pc_21                          |   361|
2default:default

%s*synth2p
\|13    |      axi_i2s_adi              |system_axi_i2s_adi_0                       |   568|
2default:default

%s*synth2p
\|14    |      axi_iic_fmc              |system_axi_iic_fmc_1                       |   908|
2default:default

%s*synth2p
\|15    |        U0                     |axi_iic__parameterized0__1                 |   908|
2default:default

%s*synth2p
\|16    |      axi_iic_main             |system_axi_iic_main_0                      |   908|
2default:default

%s*synth2p
\|17    |        U0                     |axi_iic__parameterized0                    |   908|
2default:default

%s*synth2p
\|18    |      axi_register_0           |system_axi_register_0_0                    |   470|
2default:default

%s*synth2p
\|19    |      axi_spdif_tx_core        |system_axi_spdif_tx_core_0                 |   340|
2default:default

%s*synth2p
\|20    |      sys_audio_clkgen         |system_sys_audio_clkgen_0                  |     4|
2default:default

%s*synth2p
\|21    |        inst                   |system_sys_audio_clkgen_0_clk_wiz          |     4|
2default:default

%s*synth2p
\|22    |      sys_concat_intc          |system_sys_concat_intc_0                   |     0|
2default:default

%s*synth2p
\|23    |      sys_i2c_mixer            |system_sys_i2c_mixer_0                     |     2|
2default:default

%s*synth2p
\|24    |      sys_logic_inv            |system_sys_logic_inv_0                     |     1|
2default:default

%s*synth2p
\|25    |      sys_ps7                  |system_sys_ps7_0                           |   190|
2default:default

%s*synth2p
\|26    |        inst                   |processing_system7_v5_3_processing_system7 |   190|
2default:default

%s*synth2p
\|27    |      sys_rstgen               |system_sys_rstgen_0                        |    61|
2default:default

%s*synth2p
\|28    |        U0                     |proc_sys_reset__parameterized0             |    61|
2default:default

%s*synth2p
\+------+-------------------------------+-------------------------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:06:22 ; elapsed = 00:06:34 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 321 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:06:22 ; elapsed = 00:06:34 . Memory (MB): peak = 971.195 ; gain = 788.504
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1172default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
¥
NRemoving redundant IBUF since it is not being driven by a top-level port. %s 
32*opt2P
<i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg2default:defaultZ31-32
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
Ö
!Unisim Transformation Summary:
%s111*project2»
≥  A total of 212 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 6 instances
  FDS => FDSE: 12 instances
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 111 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
9762default:default2
1802default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:06:342default:default2
00:06:462default:default2
1358.0662default:default2
1131.7152default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1358.066 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Sep 17 23:02:23 20142default:defaultZ17-206