{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591695590955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591695590956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  9 02:39:50 2020 " "Processing started: Tue Jun  9 02:39:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591695590956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695590956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695590956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591695591117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591695591117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file Accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file AddSubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUS.v 1 1 " "Found 1 design units, including 1 entities, in source file BUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file BRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRegister " "Found entity 1: BRegister" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591695597093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591695597127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_Bus main.sv(37) " "Verilog HDL or VHDL warning at main.sv(37): object \"load_Bus\" assigned a value but never read" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "go_db main.sv(64) " "Verilog HDL Always Construct warning at main.sv(64): variable \"go_db\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en main.sv(67) " "Verilog HDL Always Construct warning at main.sv(67): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(68) " "Verilog HDL Always Construct warning at main.sv(68): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(69) " "Verilog HDL Always Construct warning at main.sv(69): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load main.sv(69) " "Verilog HDL Always Construct warning at main.sv(69): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load main.sv(70) " "Verilog HDL Always Construct warning at main.sv(70): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(73) " "Verilog HDL Always Construct warning at main.sv(73): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(74) " "Verilog HDL Always Construct warning at main.sv(74): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load main.sv(75) " "Verilog HDL Always Construct warning at main.sv(75): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(78) " "Verilog HDL Always Construct warning at main.sv(78): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(79) " "Verilog HDL Always Construct warning at main.sv(79): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load main.sv(80) " "Verilog HDL Always Construct warning at main.sv(80): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(83) " "Verilog HDL Always Construct warning at main.sv(83): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(86) " "Verilog HDL Always Construct warning at main.sv(86): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load main.sv(87) " "Verilog HDL Always Construct warning at main.sv(87): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.sv(65) " "Verilog HDL Case Statement warning at main.sv(65): incomplete case statement has no default case item" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enPC main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"enPC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_PC main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"OE_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_PC main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"WE_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_Acc main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"OE_Acc\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_Acc main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"WE_Acc\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_Breg main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"OE_Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_Breg main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"WE_Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_ALU main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"OE_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_Bus main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"WE_Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_Breg main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"load_Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_Acc main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"load_Acc\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_PC main.sv(55) " "Verilog HDL Always Construct warning at main.sv(55): inferring latch(es) for variable \"load_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.sv(96) " "Verilog HDL assignment warning at main.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_out main.sv(10) " "Output port \"c_out\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_PC main.sv(55) " "Inferred latch for \"load_PC\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_Acc main.sv(55) " "Inferred latch for \"load_Acc\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_Breg main.sv(55) " "Inferred latch for \"load_Breg\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_Bus main.sv(55) " "Inferred latch for \"WE_Bus\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597128 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_ALU main.sv(55) " "Inferred latch for \"OE_ALU\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_Breg main.sv(55) " "Inferred latch for \"WE_Breg\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_Breg main.sv(55) " "Inferred latch for \"OE_Breg\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_Acc main.sv(55) " "Inferred latch for \"WE_Acc\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_Acc main.sv(55) " "Inferred latch for \"OE_Acc\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_PC main.sv(55) " "Inferred latch for \"WE_PC\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_PC main.sv(55) " "Inferred latch for \"OE_PC\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enPC main.sv(55) " "Inferred latch for \"enPC\" at main.sv(55)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter_1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter_1\"" {  } { { "main.sv" "ProgramCounter_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(11) " "Verilog HDL assignment warning at ProgramCounter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591695597130 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter ProgramCounter.v(1) " "Output port \"counter\" at ProgramCounter.v(1) has no driver" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591695597130 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Accumulator_1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Accumulator_1\"" {  } { { "main.sv" "Accumulator_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRegister BRegister:Breg_1 " "Elaborating entity \"BRegister\" for hierarchy \"BRegister:Breg_1\"" {  } { { "main.sv" "Breg_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSubtract_1 " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSubtract_1\"" {  } { { "main.sv" "AddSubtract_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AddSubtract.v(11) " "Verilog HDL assignment warning at AddSubtract.v(11): truncated value with size 32 to match size of target (8)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TB AddSubtract.v(12) " "Verilog HDL Always Construct warning at AddSubtract.v(12): variable \"TB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE AddSubtract.v(17) " "Verilog HDL Always Construct warning at AddSubtract.v(17): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data AddSubtract.v(17) " "Verilog HDL Always Construct warning at AddSubtract.v(17): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TB AddSubtract.v(9) " "Verilog HDL Always Construct warning at AddSubtract.v(9): inferring latch(es) for variable \"TB\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_out AddSubtract.v(9) " "Verilog HDL Always Construct warning at AddSubtract.v(9): inferring latch(es) for variable \"ALU_out\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[0\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[1\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[2\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[3\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[4\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[5\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[6\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[7\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[0\] AddSubtract.v(9) " "Inferred latch for \"TB\[0\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[1\] AddSubtract.v(9) " "Inferred latch for \"TB\[1\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[2\] AddSubtract.v(9) " "Inferred latch for \"TB\[2\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[3\] AddSubtract.v(9) " "Inferred latch for \"TB\[3\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[4\] AddSubtract.v(9) " "Inferred latch for \"TB\[4\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[5\] AddSubtract.v(9) " "Inferred latch for \"TB\[5\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[6\] AddSubtract.v(9) " "Inferred latch for \"TB\[6\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[7\] AddSubtract.v(9) " "Inferred latch for \"TB\[7\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:Bus_1 " "Elaborating entity \"BUS\" for hierarchy \"BUS:Bus_1\"" {  } { { "main.sv" "Bus_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597132 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bus_in BUS.v(9) " "Verilog HDL Always Construct warning at BUS.v(9): variable \"Bus_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bus_data BUS.v(10) " "Verilog HDL Always Construct warning at BUS.v(10): variable \"Bus_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bus_data BUS.v(12) " "Verilog HDL Always Construct warning at BUS.v(12): variable \"Bus_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus_data BUS.v(7) " "Verilog HDL Always Construct warning at BUS.v(7): inferring latch(es) for variable \"Bus_data\", which holds its previous value in one or more paths through the always construct" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus_out BUS.v(7) " "Verilog HDL Always Construct warning at BUS.v(7): inferring latch(es) for variable \"Bus_out\", which holds its previous value in one or more paths through the always construct" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[0\] BUS.v(7) " "Inferred latch for \"Bus_out\[0\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[1\] BUS.v(7) " "Inferred latch for \"Bus_out\[1\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[2\] BUS.v(7) " "Inferred latch for \"Bus_out\[2\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[3\] BUS.v(7) " "Inferred latch for \"Bus_out\[3\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[4\] BUS.v(7) " "Inferred latch for \"Bus_out\[4\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[5\] BUS.v(7) " "Inferred latch for \"Bus_out\[5\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[6\] BUS.v(7) " "Inferred latch for \"Bus_out\[6\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_out\[7\] BUS.v(7) " "Inferred latch for \"Bus_out\[7\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[0\] BUS.v(7) " "Inferred latch for \"Bus_data\[0\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[1\] BUS.v(7) " "Inferred latch for \"Bus_data\[1\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[2\] BUS.v(7) " "Inferred latch for \"Bus_data\[2\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[3\] BUS.v(7) " "Inferred latch for \"Bus_data\[3\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[4\] BUS.v(7) " "Inferred latch for \"Bus_data\[4\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[5\] BUS.v(7) " "Inferred latch for \"Bus_data\[5\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[6\] BUS.v(7) " "Inferred latch for \"Bus_data\[6\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus_data\[7\] BUS.v(7) " "Inferred latch for \"Bus_data\[7\]\" at BUS.v(7)" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597133 "|main|BUS:Bus_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591695597486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enPC " "Latch enPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WE_Breg " "Latch WE_Breg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OE_Breg " "Latch OE_Breg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WE_Acc " "Latch WE_Acc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OE_Acc " "Latch OE_Acc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WE_PC " "Latch WE_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OE_PC " "Latch OE_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591695597490 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591695597490 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count\[0\] GND " "Pin \"count\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591695597513 "|main|count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[1\] GND " "Pin \"count\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591695597513 "|main|count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[2\] GND " "Pin \"count\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591695597513 "|main|count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[3\] GND " "Pin \"count\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591695597513 "|main|count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_out GND " "Pin \"c_out\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591695597513 "|main|c_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591695597513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591695597583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591695597961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591695597961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUB " "No output dependent on input pin \"SUB\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591695597990 "|main|SUB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591695597990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591695597990 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591695597990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591695597990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591695597990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591695597996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  9 02:39:57 2020 " "Processing ended: Tue Jun  9 02:39:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591695597996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591695597996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591695597996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591695597996 ""}
