(S (NP (NP (DT The) (NN design)) (PP (IN of) (NP (JJ complex) (NML (NML (NNPS Systems)) (HYPH -) (PP (IN on) (HYPH -) (NP (NNS Chips))))))) (VP (VBZ implies) (S (VP (TO to) (VP (VB take) (PP (IN into) (NP (NML (NML (NN account) (NN communication)) (CC and) (NML (NN memory) (NN access))) (NNS constraints))) (PP (IN for) (NP (NP (DT the) (NN integration)) (PP (IN of) (NP (JJ dedicated) (NN hardware) (NN accelerator))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (NP (DT a) (NN methodology)) (CC and) (NP (DT a) (NN tool))) (SBAR (WHNP (WDT that)) (S (VP (VBP allow) (NP (NP (DT the) (NML (JJ High) (HYPH -) (NN Level)) (NN Synthesis)) (PP (IN of) (NP (NNP DSP) (NN algorithm)))) (, ,) (PP (IN under) (NP (CC both) (NP (NP (PRP I)) (PP (SYM /) (NP (NN O) (NN timing)))) (CC and) (NP (NN memory) (NNS constraints))))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (NP (JJ formal) (NNS models)) (CC and) (NP (DT a) (JJ generic) (NN architecture))))) (, ,) (NP (DT this) (NN tool)) (VP (VBZ helps) (NP (DT the) (NN designer) (S (VP (TO to) (VP (VB find) (NP (NP (DT a) (JJ reasonable) (NN trade) (HYPH -) (NN off)) (PP (IN between) (NP (CC both) (NP (DT the) (VBN required) (NML (NN I) (HYPH /) (NN O)) (NN timing) (NN behavior)) (CC and) (NP (DT the) (JJ internal) (NML (NN memory) (NN access)) (NN parallelism)))) (PP (IN of) (NP (DT the) (NN circuit))))))))) (. .))
(S (NP (NP (DT The) (NN interest)) (PP (IN of) (NP (PRP$ our) (NN approach)))) (VP (VBZ is) (VP (VBN demonstrated) (PP (IN on) (NP (NP (DT the) (NN case) (NN study)) (PP (IN of) (NP (DT a) (NN FFT) (NN algorithm))))))) (. .))
