module counter(
    input Reset, 
    input Clk,
    
    output [5:0] out;

);

always_ff @ (posedge Clk)begin

    if(Reset)
        out <= 4'b0;
    else 
        out <= out + 1; 
end
endmodule 