// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2025.0 (Release Build #4f8f97ee91)
// 
// Legal Notice: Copyright 2024 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c2_in_for_body_i_const_lambda_2s_c2_enter83_const_lambda_2_4494_0gr
// Created for function/kernel const_lambda_2
// SystemVerilog created on Wed Sep  3 12:26:13 2025


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module const_lambda_2_i_sfc_logic_s_c2_in_for_b0000st_lambda_2_4494_0gr (
    input wire [31:0] in_memdep_388_const_lambda_2_avm_readdata,
    input wire [0:0] in_memdep_388_const_lambda_2_avm_writeack,
    input wire [0:0] in_memdep_388_const_lambda_2_avm_waitrequest,
    input wire [0:0] in_memdep_388_const_lambda_2_avm_readdatavalid,
    output wire [31:0] out_memdep_388_const_lambda_2_avm_address,
    output wire [0:0] out_memdep_388_const_lambda_2_avm_enable,
    output wire [0:0] out_memdep_388_const_lambda_2_avm_read,
    output wire [0:0] out_memdep_388_const_lambda_2_avm_write,
    output wire [31:0] out_memdep_388_const_lambda_2_avm_writedata,
    output wire [3:0] out_memdep_388_const_lambda_2_avm_byteenable,
    output wire [0:0] out_memdep_388_const_lambda_2_avm_burstcount,
    input wire [0:0] in_flush,
    input wire [31:0] in_lm22189_const_lambda_2_avm_readdata,
    input wire [0:0] in_lm22189_const_lambda_2_avm_writeack,
    input wire [0:0] in_lm22189_const_lambda_2_avm_waitrequest,
    input wire [0:0] in_lm22189_const_lambda_2_avm_readdatavalid,
    output wire [31:0] out_lm22189_const_lambda_2_avm_address,
    output wire [0:0] out_lm22189_const_lambda_2_avm_enable,
    output wire [0:0] out_lm22189_const_lambda_2_avm_read,
    output wire [0:0] out_lm22189_const_lambda_2_avm_write,
    output wire [31:0] out_lm22189_const_lambda_2_avm_writedata,
    output wire [3:0] out_lm22189_const_lambda_2_avm_byteenable,
    output wire [0:0] out_lm22189_const_lambda_2_avm_burstcount,
    input wire [31:0] in_memdep_86_const_lambda_2_avm_readdata,
    input wire [0:0] in_memdep_86_const_lambda_2_avm_writeack,
    input wire [0:0] in_memdep_86_const_lambda_2_avm_waitrequest,
    input wire [0:0] in_memdep_86_const_lambda_2_avm_readdatavalid,
    output wire [31:0] out_memdep_86_const_lambda_2_avm_address,
    output wire [0:0] out_memdep_86_const_lambda_2_avm_enable,
    output wire [0:0] out_memdep_86_const_lambda_2_avm_read,
    output wire [0:0] out_memdep_86_const_lambda_2_avm_write,
    output wire [31:0] out_memdep_86_const_lambda_2_avm_writedata,
    output wire [3:0] out_memdep_86_const_lambda_2_avm_byteenable,
    output wire [0:0] out_memdep_86_const_lambda_2_avm_burstcount,
    input wire [31:0] in_lm287_const_lambda_2_avm_readdata,
    input wire [0:0] in_lm287_const_lambda_2_avm_writeack,
    input wire [0:0] in_lm287_const_lambda_2_avm_waitrequest,
    input wire [0:0] in_lm287_const_lambda_2_avm_readdatavalid,
    output wire [31:0] out_lm287_const_lambda_2_avm_address,
    output wire [0:0] out_lm287_const_lambda_2_avm_enable,
    output wire [0:0] out_lm287_const_lambda_2_avm_read,
    output wire [0:0] out_lm287_const_lambda_2_avm_write,
    output wire [31:0] out_lm287_const_lambda_2_avm_writedata,
    output wire [3:0] out_lm287_const_lambda_2_avm_byteenable,
    output wire [0:0] out_lm287_const_lambda_2_avm_burstcount,
    output wire [0:0] out_c2_exi4_0_tpl,
    output wire [31:0] out_c2_exi4_1_tpl,
    output wire [31:0] out_c2_exi4_2_tpl,
    output wire [31:0] out_c2_exi4_3_tpl,
    output wire [31:0] out_c2_exi4_4_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_const_lambda_20,
    input wire [0:0] in_c2_eni14_0_tpl,
    input wire [31:0] in_c2_eni14_1_tpl,
    input wire [31:0] in_c2_eni14_2_tpl,
    input wire [31:0] in_c2_eni14_3_tpl,
    input wire [63:0] in_c2_eni14_4_tpl,
    input wire [63:0] in_c2_eni14_5_tpl,
    input wire [31:0] in_c2_eni14_6_tpl,
    input wire [0:0] in_c2_eni14_7_tpl,
    input wire [63:0] in_c2_eni14_8_tpl,
    input wire [31:0] in_c2_eni14_9_tpl,
    input wire [31:0] in_c2_eni14_10_tpl,
    input wire [63:0] in_c2_eni14_11_tpl,
    input wire [31:0] in_c2_eni14_12_tpl,
    input wire [31:0] in_c2_eni14_13_tpl,
    input wire [0:0] in_c2_eni14_14_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0_4497_288_q;
    wire [31:0] c_i32_1_4497_292_q;
    wire [31:0] c_i32_2139095040_4497_287_q;
    wire [31:0] c_i32_2147483648_4497_297_q;
    wire [31:0] c_i32_4194304_4497_298_q;
    wire [7:0] c_i8_2_4497_52_q;
    wire [0:0] i_acl_5_const_lambda_2_4497_240_s;
    reg [0:0] i_acl_5_const_lambda_2_4497_240_q;
    wire [0:0] i_acl_const_lambda_2_4497_132_s;
    reg [0:0] i_acl_const_lambda_2_4497_132_q;
    wire [32:0] i_add_i114_const_lambda_2_4497_104_a;
    wire [32:0] i_add_i114_const_lambda_2_4497_104_b;
    logic [32:0] i_add_i114_const_lambda_2_4497_104_o;
    wire [32:0] i_add_i114_const_lambda_2_4497_104_q;
    wire [32:0] i_add_i137_const_lambda_2_4497_187_a;
    wire [32:0] i_add_i137_const_lambda_2_4497_187_b;
    logic [32:0] i_add_i137_const_lambda_2_4497_187_o;
    wire [32:0] i_add_i137_const_lambda_2_4497_187_q;
    wire [32:0] i_add_i160_const_lambda_2_4497_216_a;
    wire [32:0] i_add_i160_const_lambda_2_4497_216_b;
    logic [32:0] i_add_i160_const_lambda_2_4497_216_o;
    wire [32:0] i_add_i160_const_lambda_2_4497_216_q;
    wire [32:0] i_add_i183_const_lambda_2_4497_257_a;
    wire [32:0] i_add_i183_const_lambda_2_4497_257_b;
    logic [32:0] i_add_i183_const_lambda_2_4497_257_o;
    wire [32:0] i_add_i183_const_lambda_2_4497_257_q;
    wire [32:0] i_add_i82_const_lambda_2_4497_44_a;
    wire [32:0] i_add_i82_const_lambda_2_4497_44_b;
    logic [32:0] i_add_i82_const_lambda_2_4497_44_o;
    wire [32:0] i_add_i82_const_lambda_2_4497_44_q;
    wire [32:0] i_add_i91_const_lambda_2_4497_74_a;
    wire [32:0] i_add_i91_const_lambda_2_4497_74_b;
    logic [32:0] i_add_i91_const_lambda_2_4497_74_o;
    wire [32:0] i_add_i91_const_lambda_2_4497_74_q;
    wire [8:0] i_and1_i109_const_lambda_2_4497_95_vt_const_31_q;
    wire [31:0] i_and1_i109_const_lambda_2_4497_95_vt_join_q;
    wire [22:0] i_and1_i109_const_lambda_2_4497_95_vt_select_22_b;
    wire [31:0] i_and1_i132_const_lambda_2_4497_178_vt_join_q;
    wire [22:0] i_and1_i132_const_lambda_2_4497_178_vt_select_22_b;
    wire [31:0] i_and1_i155_const_lambda_2_4497_207_vt_join_q;
    wire [22:0] i_and1_i155_const_lambda_2_4497_207_vt_select_22_b;
    wire [31:0] i_and1_i178_const_lambda_2_4497_248_vt_join_q;
    wire [22:0] i_and1_i178_const_lambda_2_4497_248_vt_select_22_b;
    wire [31:0] i_and1_i78_const_lambda_2_4497_35_vt_join_q;
    wire [22:0] i_and1_i78_const_lambda_2_4497_35_vt_select_22_b;
    wire [31:0] i_and1_i86_const_lambda_2_4497_65_vt_join_q;
    wire [22:0] i_and1_i86_const_lambda_2_4497_65_vt_select_22_b;
    wire [31:0] i_and49_i104_const_lambda_2_4497_87_q;
    wire [31:0] i_and49_i127_const_lambda_2_4497_117_q;
    wire [31:0] i_and49_i150_const_lambda_2_4497_200_q;
    wire [31:0] i_and49_i173_const_lambda_2_4497_229_q;
    wire [31:0] i_and49_i196_const_lambda_2_4497_270_q;
    wire [31:0] i_and49_i_const_lambda_2_4497_58_q;
    wire [23:0] i_and_i108_const_lambda_2_4497_94_vt_const_31_q;
    wire [31:0] i_and_i108_const_lambda_2_4497_94_vt_join_q;
    wire [7:0] i_and_i108_const_lambda_2_4497_94_vt_select_7_b;
    wire [31:0] i_and_i131_const_lambda_2_4497_177_vt_join_q;
    wire [7:0] i_and_i131_const_lambda_2_4497_177_vt_select_7_b;
    wire [31:0] i_and_i154_const_lambda_2_4497_206_vt_join_q;
    wire [7:0] i_and_i154_const_lambda_2_4497_206_vt_select_7_b;
    wire [31:0] i_and_i177_const_lambda_2_4497_247_vt_join_q;
    wire [7:0] i_and_i177_const_lambda_2_4497_247_vt_select_7_b;
    wire [22:0] i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
    wire [31:0] i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_join_q;
    wire [7:0] i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_select_30_b;
    wire [31:0] i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_join_q;
    wire [7:0] i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_select_30_b;
    wire [31:0] i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_join_q;
    wire [7:0] i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_select_30_b;
    wire [31:0] i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_join_q;
    wire [7:0] i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_select_30_b;
    wire [31:0] i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_join_q;
    wire [30:0] i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_select_30_b;
    wire [31:0] i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_join_q;
    wire [30:0] i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_select_30_b;
    wire [31:0] i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_join_q;
    wire [30:0] i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_select_30_b;
    wire [31:0] i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_join_q;
    wire [30:0] i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_select_30_b;
    wire [31:0] i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_join_q;
    wire [7:0] i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_select_30_b;
    wire [31:0] i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_join_q;
    wire [7:0] i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_select_30_b;
    wire [31:0] i_and_i77_const_lambda_2_4497_34_vt_join_q;
    wire [7:0] i_and_i77_const_lambda_2_4497_34_vt_select_7_b;
    wire [31:0] i_and_i85_const_lambda_2_4497_64_vt_join_q;
    wire [7:0] i_and_i85_const_lambda_2_4497_64_vt_select_7_b;
    wire [31:0] i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_join_q;
    wire [30:0] i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_select_30_b;
    wire [31:0] i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_join_q;
    wire [30:0] i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_select_30_b;
    wire [1:0] i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q;
    wire [63:0] i_arrayidx22_i_const_lambda_2_4497_9gr_vt_join_q;
    wire [61:0] i_arrayidx22_i_const_lambda_2_4497_9gr_vt_select_63_b;
    wire [63:0] i_arrayidx_i294_i_const_lambda_2_4497_10_vt_join_q;
    wire [61:0] i_arrayidx_i294_i_const_lambda_2_4497_10_vt_select_63_b;
    wire [63:0] i_arrayidx_i319_i_const_lambda_2_4497_144_vt_join_q;
    wire [61:0] i_arrayidx_i319_i_const_lambda_2_4497_144_vt_select_63_b;
    wire [63:0] i_arrayidx_i_const_lambda_2_4497_4gr_vt_join_q;
    wire [61:0] i_arrayidx_i_const_lambda_2_4497_4gr_vt_select_63_b;
    wire [33:0] i_cmp19_i115_const_lambda_2_4497_105_a;
    wire [33:0] i_cmp19_i115_const_lambda_2_4497_105_b;
    logic [33:0] i_cmp19_i115_const_lambda_2_4497_105_o;
    wire [0:0] i_cmp19_i115_const_lambda_2_4497_105_c;
    wire [33:0] i_cmp19_i138_const_lambda_2_4497_188_a;
    wire [33:0] i_cmp19_i138_const_lambda_2_4497_188_b;
    logic [33:0] i_cmp19_i138_const_lambda_2_4497_188_o;
    wire [0:0] i_cmp19_i138_const_lambda_2_4497_188_c;
    wire [33:0] i_cmp19_i161_const_lambda_2_4497_217_a;
    wire [33:0] i_cmp19_i161_const_lambda_2_4497_217_b;
    logic [33:0] i_cmp19_i161_const_lambda_2_4497_217_o;
    wire [0:0] i_cmp19_i161_const_lambda_2_4497_217_c;
    wire [33:0] i_cmp19_i184_const_lambda_2_4497_258_a;
    wire [33:0] i_cmp19_i184_const_lambda_2_4497_258_b;
    logic [33:0] i_cmp19_i184_const_lambda_2_4497_258_o;
    wire [0:0] i_cmp19_i184_const_lambda_2_4497_258_c;
    wire [33:0] i_cmp19_i92_const_lambda_2_4497_75_a;
    wire [33:0] i_cmp19_i92_const_lambda_2_4497_75_b;
    logic [33:0] i_cmp19_i92_const_lambda_2_4497_75_o;
    wire [0:0] i_cmp19_i92_const_lambda_2_4497_75_c;
    wire [33:0] i_cmp19_i_const_lambda_2_4497_45_a;
    wire [33:0] i_cmp19_i_const_lambda_2_4497_45_b;
    logic [33:0] i_cmp19_i_const_lambda_2_4497_45_o;
    wire [0:0] i_cmp19_i_const_lambda_2_4497_45_c;
    wire [33:0] i_cmp24_i117_const_lambda_2_4497_108_a;
    wire [33:0] i_cmp24_i117_const_lambda_2_4497_108_b;
    logic [33:0] i_cmp24_i117_const_lambda_2_4497_108_o;
    wire [0:0] i_cmp24_i117_const_lambda_2_4497_108_c;
    wire [33:0] i_cmp24_i140_const_lambda_2_4497_191_a;
    wire [33:0] i_cmp24_i140_const_lambda_2_4497_191_b;
    logic [33:0] i_cmp24_i140_const_lambda_2_4497_191_o;
    wire [0:0] i_cmp24_i140_const_lambda_2_4497_191_c;
    wire [33:0] i_cmp24_i163_const_lambda_2_4497_220_a;
    wire [33:0] i_cmp24_i163_const_lambda_2_4497_220_b;
    logic [33:0] i_cmp24_i163_const_lambda_2_4497_220_o;
    wire [0:0] i_cmp24_i163_const_lambda_2_4497_220_c;
    wire [33:0] i_cmp24_i186_const_lambda_2_4497_261_a;
    wire [33:0] i_cmp24_i186_const_lambda_2_4497_261_b;
    logic [33:0] i_cmp24_i186_const_lambda_2_4497_261_o;
    wire [0:0] i_cmp24_i186_const_lambda_2_4497_261_c;
    wire [33:0] i_cmp24_i94_const_lambda_2_4497_78_a;
    wire [33:0] i_cmp24_i94_const_lambda_2_4497_78_b;
    logic [33:0] i_cmp24_i94_const_lambda_2_4497_78_o;
    wire [0:0] i_cmp24_i94_const_lambda_2_4497_78_c;
    wire [33:0] i_cmp24_i_const_lambda_2_4497_48_a;
    wire [33:0] i_cmp24_i_const_lambda_2_4497_48_b;
    logic [33:0] i_cmp24_i_const_lambda_2_4497_48_o;
    wire [0:0] i_cmp24_i_const_lambda_2_4497_48_c;
    wire [0:0] i_cmp9_i113_const_lambda_2_4497_101_q;
    wire [0:0] i_cmp9_i136_const_lambda_2_4497_184_q;
    wire [0:0] i_cmp9_i159_const_lambda_2_4497_213_q;
    wire [0:0] i_cmp9_i182_const_lambda_2_4497_254_q;
    wire [0:0] i_cmp9_i81_const_lambda_2_4497_41_q;
    wire [0:0] i_cmp9_i90_const_lambda_2_4497_71_q;
    wire [0:0] i_cmp_i110_const_lambda_2_4497_96_qi;
    reg [0:0] i_cmp_i110_const_lambda_2_4497_96_q;
    wire [0:0] i_cmp_i133_const_lambda_2_4497_179_qi;
    reg [0:0] i_cmp_i133_const_lambda_2_4497_179_q;
    wire [0:0] i_cmp_i156_const_lambda_2_4497_208_qi;
    reg [0:0] i_cmp_i156_const_lambda_2_4497_208_q;
    wire [0:0] i_cmp_i179_const_lambda_2_4497_249_qi;
    reg [0:0] i_cmp_i179_const_lambda_2_4497_249_q;
    wire [0:0] i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_qi;
    reg [0:0] i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_q;
    wire [0:0] i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_qi;
    reg [0:0] i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_q;
    wire [0:0] i_cmp_i38_i_i_i_i340_i_const_lambda_2_4497_168_q;
    wire [0:0] i_cmp_i38_i_i_i_i_i_const_lambda_2_4497_126_q;
    wire [0:0] i_cmp_i41_i_i_i_i345_i_const_lambda_2_4497_172_q;
    wire [0:0] i_cmp_i41_i_i_i_i_i_const_lambda_2_4497_130_q;
    wire [0:0] i_cmp_i45_i_i_i_i355_i_const_lambda_2_4497_236_q;
    wire [0:0] i_cmp_i45_i_i_i_i_i_const_lambda_2_4497_137_q;
    wire [0:0] i_cmp_i79_const_lambda_2_4497_36_qi;
    reg [0:0] i_cmp_i79_const_lambda_2_4497_36_q;
    wire [0:0] i_cmp_i87_const_lambda_2_4497_66_qi;
    reg [0:0] i_cmp_i87_const_lambda_2_4497_66_q;
    wire [0:0] i_cmp_i_i_i_i_i328_i_const_lambda_2_4497_155_q;
    wire [0:0] i_cmp_i_i_i_i_i_i_const_lambda_2_4497_21_q;
    wire [0:0] i_cond46_i102_const_lambda_2_4497_85_s;
    reg [31:0] i_cond46_i102_const_lambda_2_4497_85_q;
    wire [31:0] i_cond46_i102_const_lambda_2_4497_85_vt_join_q;
    wire [7:0] i_cond46_i102_const_lambda_2_4497_85_vt_select_30_b;
    wire [0:0] i_cond46_i125_const_lambda_2_4497_115_s;
    reg [31:0] i_cond46_i125_const_lambda_2_4497_115_q;
    wire [31:0] i_cond46_i125_const_lambda_2_4497_115_vt_join_q;
    wire [7:0] i_cond46_i125_const_lambda_2_4497_115_vt_select_30_b;
    wire [0:0] i_cond46_i148_const_lambda_2_4497_198_s;
    reg [31:0] i_cond46_i148_const_lambda_2_4497_198_q;
    wire [31:0] i_cond46_i148_const_lambda_2_4497_198_vt_join_q;
    wire [7:0] i_cond46_i148_const_lambda_2_4497_198_vt_select_30_b;
    wire [0:0] i_cond46_i171_const_lambda_2_4497_227_s;
    reg [31:0] i_cond46_i171_const_lambda_2_4497_227_q;
    wire [31:0] i_cond46_i171_const_lambda_2_4497_227_vt_join_q;
    wire [7:0] i_cond46_i171_const_lambda_2_4497_227_vt_select_30_b;
    wire [0:0] i_cond46_i194_const_lambda_2_4497_268_s;
    reg [31:0] i_cond46_i194_const_lambda_2_4497_268_q;
    wire [31:0] i_cond46_i194_const_lambda_2_4497_268_vt_join_q;
    wire [7:0] i_cond46_i194_const_lambda_2_4497_268_vt_select_30_b;
    wire [0:0] i_cond46_i_const_lambda_2_4497_56_s;
    reg [31:0] i_cond46_i_const_lambda_2_4497_56_q;
    wire [31:0] i_cond46_i_const_lambda_2_4497_56_vt_join_q;
    wire [7:0] i_cond46_i_const_lambda_2_4497_56_vt_select_30_b;
    wire [0:0] i_cond48_i103_const_lambda_2_4497_86_s;
    reg [31:0] i_cond48_i103_const_lambda_2_4497_86_q;
    wire [21:0] i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q;
    wire [31:0] i_cond48_i103_const_lambda_2_4497_86_vt_join_q;
    wire [0:0] i_cond48_i103_const_lambda_2_4497_86_vt_select_22_b;
    wire [0:0] i_cond48_i126_const_lambda_2_4497_116_s;
    reg [31:0] i_cond48_i126_const_lambda_2_4497_116_q;
    wire [31:0] i_cond48_i126_const_lambda_2_4497_116_vt_join_q;
    wire [0:0] i_cond48_i126_const_lambda_2_4497_116_vt_select_22_b;
    wire [0:0] i_cond48_i149_const_lambda_2_4497_199_s;
    reg [31:0] i_cond48_i149_const_lambda_2_4497_199_q;
    wire [31:0] i_cond48_i149_const_lambda_2_4497_199_vt_join_q;
    wire [0:0] i_cond48_i149_const_lambda_2_4497_199_vt_select_22_b;
    wire [0:0] i_cond48_i172_const_lambda_2_4497_228_s;
    reg [31:0] i_cond48_i172_const_lambda_2_4497_228_q;
    wire [31:0] i_cond48_i172_const_lambda_2_4497_228_vt_join_q;
    wire [0:0] i_cond48_i172_const_lambda_2_4497_228_vt_select_22_b;
    wire [0:0] i_cond48_i195_const_lambda_2_4497_269_s;
    reg [31:0] i_cond48_i195_const_lambda_2_4497_269_q;
    wire [31:0] i_cond48_i195_const_lambda_2_4497_269_vt_join_q;
    wire [0:0] i_cond48_i195_const_lambda_2_4497_269_vt_select_22_b;
    wire [0:0] i_cond48_i_const_lambda_2_4497_57_s;
    reg [31:0] i_cond48_i_const_lambda_2_4497_57_q;
    wire [31:0] i_cond48_i_const_lambda_2_4497_57_vt_join_q;
    wire [0:0] i_cond48_i_const_lambda_2_4497_57_vt_select_22_b;
    wire [0:0] i_cond_i101_const_lambda_2_4497_84_s;
    reg [31:0] i_cond_i101_const_lambda_2_4497_84_q;
    wire [31:0] i_cond_i101_const_lambda_2_4497_84_vt_join_q;
    wire [30:0] i_cond_i101_const_lambda_2_4497_84_vt_select_30_b;
    wire [0:0] i_cond_i124_const_lambda_2_4497_114_s;
    reg [31:0] i_cond_i124_const_lambda_2_4497_114_q;
    wire [31:0] i_cond_i124_const_lambda_2_4497_114_vt_join_q;
    wire [30:0] i_cond_i124_const_lambda_2_4497_114_vt_select_30_b;
    wire [0:0] i_cond_i147_const_lambda_2_4497_197_s;
    reg [31:0] i_cond_i147_const_lambda_2_4497_197_q;
    wire [31:0] i_cond_i147_const_lambda_2_4497_197_vt_join_q;
    wire [30:0] i_cond_i147_const_lambda_2_4497_197_vt_select_30_b;
    wire [0:0] i_cond_i170_const_lambda_2_4497_226_s;
    reg [31:0] i_cond_i170_const_lambda_2_4497_226_q;
    wire [31:0] i_cond_i170_const_lambda_2_4497_226_vt_join_q;
    wire [30:0] i_cond_i170_const_lambda_2_4497_226_vt_select_30_b;
    wire [0:0] i_cond_i193_const_lambda_2_4497_267_s;
    reg [31:0] i_cond_i193_const_lambda_2_4497_267_q;
    wire [31:0] i_cond_i193_const_lambda_2_4497_267_vt_join_q;
    wire [30:0] i_cond_i193_const_lambda_2_4497_267_vt_select_30_b;
    wire [0:0] i_cond_i83_const_lambda_2_4497_55_s;
    reg [31:0] i_cond_i83_const_lambda_2_4497_55_q;
    wire [31:0] i_cond_i83_const_lambda_2_4497_55_vt_join_q;
    wire [30:0] i_cond_i83_const_lambda_2_4497_55_vt_select_30_b;
    wire [63:0] i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_join_q;
    wire [31:0] i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_select_31_b;
    wire [19:0] i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_19_q;
    wire [11:0] i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_63_q;
    wire [63:0] i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q;
    wire [63:0] i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_in;
    wire [31:0] i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_b;
    wire [31:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_write;
    wire [31:0] i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_write;
    wire [31:0] i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_writedata;
    wire [0:0] i_or25_i116_const_lambda_2_4497_107_q;
    wire [0:0] i_or25_i139_const_lambda_2_4497_190_q;
    wire [0:0] i_or25_i162_const_lambda_2_4497_219_q;
    wire [0:0] i_or25_i185_const_lambda_2_4497_260_q;
    wire [0:0] i_or25_i93_const_lambda_2_4497_77_q;
    wire [0:0] i_or25_i_const_lambda_2_4497_47_q;
    wire [0:0] i_or2826_i118_const_lambda_2_4497_110_q;
    wire [0:0] i_or2826_i141_const_lambda_2_4497_193_q;
    wire [0:0] i_or2826_i164_const_lambda_2_4497_222_q;
    wire [0:0] i_or2826_i187_const_lambda_2_4497_263_q;
    wire [0:0] i_or2826_i95_const_lambda_2_4497_80_q;
    wire [0:0] i_or2826_i_const_lambda_2_4497_50_q;
    wire [0:0] i_or3827_i100_const_lambda_2_4497_83_q;
    wire [0:0] i_or3827_i123_const_lambda_2_4497_113_q;
    wire [0:0] i_or3827_i146_const_lambda_2_4497_196_q;
    wire [0:0] i_or3827_i169_const_lambda_2_4497_225_q;
    wire [0:0] i_or3827_i192_const_lambda_2_4497_266_q;
    wire [0:0] i_or3827_i_const_lambda_2_4497_54_q;
    wire [31:0] i_or50_i105_const_lambda_2_4497_88_vt_join_q;
    wire [8:0] i_or50_i105_const_lambda_2_4497_88_vt_select_30_b;
    wire [31:0] i_or50_i128_const_lambda_2_4497_118_vt_join_q;
    wire [8:0] i_or50_i128_const_lambda_2_4497_118_vt_select_30_b;
    wire [31:0] i_or50_i151_const_lambda_2_4497_201_vt_join_q;
    wire [8:0] i_or50_i151_const_lambda_2_4497_201_vt_select_30_b;
    wire [31:0] i_or50_i174_const_lambda_2_4497_230_vt_join_q;
    wire [8:0] i_or50_i174_const_lambda_2_4497_230_vt_select_30_b;
    wire [31:0] i_or50_i197_const_lambda_2_4497_271_vt_join_q;
    wire [8:0] i_or50_i197_const_lambda_2_4497_271_vt_select_30_b;
    wire [31:0] i_or50_i_const_lambda_2_4497_59_vt_join_q;
    wire [8:0] i_or50_i_const_lambda_2_4497_59_vt_select_30_b;
    wire [31:0] i_or51_i106_const_lambda_2_4497_89_qi;
    reg [31:0] i_or51_i106_const_lambda_2_4497_89_q;
    wire [31:0] i_or51_i129_const_lambda_2_4497_119_q;
    wire [31:0] i_or51_i152_const_lambda_2_4497_202_qi;
    reg [31:0] i_or51_i152_const_lambda_2_4497_202_q;
    wire [31:0] i_or51_i175_const_lambda_2_4497_231_qi;
    reg [31:0] i_or51_i175_const_lambda_2_4497_231_q;
    wire [31:0] i_or51_i198_const_lambda_2_4497_272_q;
    wire [31:0] i_or51_i_const_lambda_2_4497_60_qi;
    reg [31:0] i_or51_i_const_lambda_2_4497_60_q;
    wire [31:0] i_shr_i107_const_lambda_2_4497_93_vt_join_q;
    wire [31:0] i_shr_i107_const_lambda_2_4497_93_vt_select_8_in;
    wire [8:0] i_shr_i107_const_lambda_2_4497_93_vt_select_8_b;
    wire [31:0] i_shr_i130_const_lambda_2_4497_176_vt_join_q;
    wire [31:0] i_shr_i130_const_lambda_2_4497_176_vt_select_8_in;
    wire [8:0] i_shr_i130_const_lambda_2_4497_176_vt_select_8_b;
    wire [31:0] i_shr_i153_const_lambda_2_4497_205_vt_join_q;
    wire [31:0] i_shr_i153_const_lambda_2_4497_205_vt_select_8_in;
    wire [8:0] i_shr_i153_const_lambda_2_4497_205_vt_select_8_b;
    wire [31:0] i_shr_i176_const_lambda_2_4497_246_vt_join_q;
    wire [31:0] i_shr_i176_const_lambda_2_4497_246_vt_select_8_in;
    wire [8:0] i_shr_i176_const_lambda_2_4497_246_vt_select_8_b;
    wire [31:0] i_shr_i76_const_lambda_2_4497_33_vt_join_q;
    wire [31:0] i_shr_i76_const_lambda_2_4497_33_vt_select_8_in;
    wire [8:0] i_shr_i76_const_lambda_2_4497_33_vt_select_8_b;
    wire [31:0] i_shr_i84_const_lambda_2_4497_63_vt_join_q;
    wire [31:0] i_shr_i84_const_lambda_2_4497_63_vt_select_8_in;
    wire [8:0] i_shr_i84_const_lambda_2_4497_63_vt_select_8_b;
    wire [0:0] i_spec_select_i112_const_lambda_2_4497_100_q;
    wire [0:0] i_spec_select_i135_const_lambda_2_4497_183_q;
    wire [0:0] i_spec_select_i158_const_lambda_2_4497_212_q;
    wire [0:0] i_spec_select_i181_const_lambda_2_4497_253_q;
    wire [0:0] i_spec_select_i89_const_lambda_2_4497_70_q;
    wire [0:0] i_spec_select_i_const_lambda_2_4497_40_q;
    wire [0:0] i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_s;
    reg [31:0] i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q;
    wire [0:0] i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_s;
    reg [31:0] i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q;
    wire [0:0] i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_s;
    reg [31:0] i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q;
    wire [0:0] i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_s;
    reg [31:0] i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q;
    wire [0:0] i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_s;
    reg [31:0] i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_q;
    wire [0:0] i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_s;
    reg [31:0] i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_q;
    wire [0:0] i_tobool_i111_const_lambda_2_4497_98_q;
    wire [0:0] i_tobool_i134_const_lambda_2_4497_181_q;
    wire [0:0] i_tobool_i157_const_lambda_2_4497_210_q;
    wire [0:0] i_tobool_i180_const_lambda_2_4497_251_q;
    wire [0:0] i_tobool_i80_const_lambda_2_4497_38_q;
    wire [0:0] i_tobool_i88_const_lambda_2_4497_68_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_103_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_103_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_186_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_186_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_215_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_215_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_256_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_256_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_43_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_43_q;
    wire [0:0] i_unnamed_const_lambda_2_4497_73_s;
    reg [31:0] i_unnamed_const_lambda_2_4497_73_q;
    wire [31:0] bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b;
    wire [31:0] bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b;
    wire [31:0] bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b;
    wire [31:0] bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b;
    wire [31:0] bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b;
    wire [31:0] bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b;
    wire [31:0] c_i32_1_4497_294_recast_x_q;
    wire [31:0] c_i32_254_4497_293_recast_x_q;
    wire [31:0] c_i32_255_4497_290_recast_x_q;
    wire [63:0] i_arrayidx22_i_const_lambda_2_4532_0gr_append_upper_bits_x_q;
    wire [12:0] i_arrayidx22_i_const_lambda_2_4532_0gr_c_i13_0_4532_1gr_x_q;
    wire [8:0] i_arrayidx22_i_const_lambda_2_4532_0gr_narrow_x_b;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_shift_join_x_q;
    wire [19:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_narrow_x_b;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_shift_join_x_q;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_trunc_sel_x_b;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_2_trunc_sel_x_b;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_3_trunc_sel_x_b;
    wire [21:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_5_trunc_sel_x_b;
    wire [63:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_append_upper_bits_x_q;
    wire [19:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_narrow_x_b;
    wire [21:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_shift_join_x_q;
    wire [21:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_3_trunc_sel_x_b;
    wire [21:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_5_trunc_sel_x_b;
    wire [63:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_append_upper_bits_x_q;
    wire [19:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_narrow_x_b;
    wire [21:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_shift_join_x_q;
    wire [21:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_3_trunc_sel_x_b;
    wire [21:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_5_trunc_sel_x_b;
    wire [63:0] i_arrayidx_i_const_lambda_2_4504_0gr_append_upper_bits_x_q;
    wire [63:0] i_l_grpid_0_ext_const_lambda_2_4497_5gr_sel_x_b;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_dsdk_ip_adapt_bitjoin_4760_1_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_dsdk_ip_adapt_bitjoin_4928_1_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_dsdk_ip_adapt_bitjoin_4973_1_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_dsdk_ip_adapt_bitjoin_5031_1_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_dsdk_ip_adapt_bitjoin_4714_1_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_q;
    wire [71:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_dsdk_ip_adapt_bitjoin_4669_1_x_q;
    wire [7:0] expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [22:0] fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excZ_x_uid689_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] fracXIsZero_uid691_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] fracXIsNotZero_uid692_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excI_x_uid693_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excN_x_uid694_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] invExpXIsMax_uid695_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] InvExpXIsZero_uid696_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excR_x_uid697_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [30:0] expFracX_uid698_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] invSignX_uid701_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] inputOverflow_uid702_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] inputUnderflow_uid705_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [6:0] xFxpLow_uid706_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [8:0] shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a;
    wire [8:0] shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    logic [8:0] shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o;
    wire [8:0] shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] shiftUdf_uid713_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [10:0] zEp_uid718_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [10:0] ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [10:0] ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] Rnd2C_uid721_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [12:0] eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a;
    wire [12:0] eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    logic [12:0] eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o;
    wire [11:0] eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [9:0] expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [7:0] expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [10:0] bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [0:0] bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] invBit7_uid727_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [9:0] bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [0:0] bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_qi;
    reg [0:0] maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [31:0] kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [31:0] kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] ySign_uid744_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [22:0] fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [22:0] fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [30:0] exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [7:0] exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] invYSign_uid747_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [31:0] minusY_uid748_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] ySign_uid750_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [22:0] fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [22:0] fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [30:0] exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [7:0] exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] invYSign_uid753_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [31:0] minusY_uid754_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [22:0] fracYP_uid756_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] signYP_uid758_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [6:0] fracYPTop_uid760_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [8:0] shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a;
    wire [8:0] shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    logic [8:0] shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o;
    wire [8:0] shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [3:0] shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [3:0] shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [8:0] addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [31:0] eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    reg [6:0] maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [6:0] fracYPTopPostMask_uid777_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [15:0] cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [22:0] fracAFull_uid779_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [31:0] a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] ySign_uid782_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [22:0] fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [22:0] fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [30:0] exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [7:0] exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] invYSign_uid785_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [31:0] minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] expEY_uid793_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [1:0] lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [1:0] lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [10:0] updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a;
    wire [10:0] updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    logic [10:0] updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o;
    wire [9:0] updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [7:0] expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [0:0] negInf_uid801_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid802_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excRZero_uid803_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] regXAndExpOverflowAndPos_uid804_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] posInf_uid806_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] excRInf_uid807_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [2:0] concExc_uid808_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    reg [1:0] excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [22:0] oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [22:0] fracEY_uid812_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [1:0] fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [22:0] fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [0:0] signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [31:0] finalResult_uid820_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [22:0] fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] excZ_x_uid838_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] fracXIsZero_uid840_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] fracXIsNotZero_uid841_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] excI_x_uid842_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] excN_x_uid843_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] invExpXIsMax_uid844_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] InvExpXIsZero_uid845_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] excR_x_uid846_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [30:0] expFracX_uid847_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] invSignX_uid850_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] inputOverflow_uid851_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] inputUnderflow_uid854_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [6:0] xFxpLow_uid855_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [8:0] shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a;
    wire [8:0] shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    logic [8:0] shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o;
    wire [8:0] shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] shiftUdf_uid862_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [10:0] zEp_uid867_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [10:0] ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [10:0] ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [1:0] Rnd2C_uid870_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [12:0] eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a;
    wire [12:0] eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    logic [12:0] eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o;
    wire [11:0] eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [9:0] expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [7:0] expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [10:0] bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [0:0] bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] invBit7_uid876_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [9:0] bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [0:0] bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_qi;
    reg [0:0] maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [31:0] kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [31:0] kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] ySign_uid893_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [22:0] fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [22:0] fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [30:0] exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [7:0] exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] invYSign_uid896_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [31:0] minusY_uid897_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] ySign_uid899_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [22:0] fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [22:0] fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [30:0] exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [7:0] exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] invYSign_uid902_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [31:0] minusY_uid903_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [22:0] fracYP_uid905_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] signYP_uid907_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [6:0] fracYPTop_uid909_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [8:0] shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a;
    wire [8:0] shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    logic [8:0] shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o;
    wire [8:0] shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [3:0] shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [3:0] shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [8:0] addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [31:0] eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    reg [6:0] maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [6:0] fracYPTopPostMask_uid926_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [22:0] fracAFull_uid928_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [31:0] a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] ySign_uid931_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [22:0] fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [22:0] fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [30:0] exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [7:0] exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] invYSign_uid934_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [31:0] minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [7:0] expEY_uid942_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [1:0] lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [1:0] lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [1:0] expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [10:0] updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a;
    wire [10:0] updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    logic [10:0] updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o;
    wire [9:0] updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [7:0] expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [7:0] expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [0:0] negInf_uid950_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid951_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] excRZero_uid952_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] regXAndExpOverflowAndPos_uid953_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] posInf_uid955_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] excRInf_uid956_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [2:0] concExc_uid957_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    reg [1:0] excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [22:0] fracEY_uid961_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [1:0] fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [22:0] fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [1:0] expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [0:0] signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [31:0] finalResult_uid969_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [7:0] expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [22:0] fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] excZ_x_uid987_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] fracXIsZero_uid989_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] fracXIsNotZero_uid990_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] excI_x_uid991_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi;
    reg [0:0] excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] invExpXIsMax_uid993_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] InvExpXIsZero_uid994_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] excR_x_uid995_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [30:0] expFracX_uid996_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] invSignX_uid999_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] inputOverflow_uid1000_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] inputUnderflow_uid1003_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [6:0] xFxpLow_uid1004_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [8:0] shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a;
    wire [8:0] shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    logic [8:0] shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o;
    wire [8:0] shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] shiftUdf_uid1011_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [10:0] zEp_uid1016_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [10:0] ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [10:0] ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [1:0] Rnd2C_uid1019_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [12:0] eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a;
    wire [12:0] eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    logic [12:0] eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o;
    wire [11:0] eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [9:0] expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [7:0] expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [10:0] bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [0:0] bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] invBit7_uid1025_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [9:0] bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [0:0] bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi;
    reg [0:0] maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [31:0] kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [31:0] kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] ySign_uid1042_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [22:0] fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [22:0] fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [30:0] exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [7:0] exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] invYSign_uid1045_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [31:0] minusY_uid1046_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] ySign_uid1048_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [22:0] fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [22:0] fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [30:0] exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [7:0] exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] invYSign_uid1051_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [31:0] minusY_uid1052_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [22:0] fracYP_uid1054_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] signYP_uid1056_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [6:0] fracYPTop_uid1058_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [8:0] shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a;
    wire [8:0] shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    logic [8:0] shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o;
    wire [8:0] shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [3:0] shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [3:0] shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [8:0] addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [31:0] eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    reg [6:0] maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [6:0] fracYPTopPostMask_uid1075_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [22:0] fracAFull_uid1077_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [31:0] a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] ySign_uid1080_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [22:0] fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [22:0] fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [30:0] exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [7:0] exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] invYSign_uid1083_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [31:0] minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [7:0] expEY_uid1091_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [1:0] lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [1:0] lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [1:0] expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [10:0] updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a;
    wire [10:0] updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    logic [10:0] updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o;
    wire [9:0] updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [7:0] expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [7:0] expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [0:0] negInf_uid1099_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1100_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi;
    reg [0:0] excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1102_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] posInf_uid1104_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi;
    reg [0:0] excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [2:0] concExc_uid1106_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    reg [1:0] excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [22:0] fracEY_uid1110_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [1:0] fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [22:0] fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [1:0] expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [0:0] signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [31:0] finalResult_uid1118_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [7:0] expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [22:0] fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] excZ_x_uid1136_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] fracXIsZero_uid1138_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] fracXIsNotZero_uid1139_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] excI_x_uid1140_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi;
    reg [0:0] excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] invExpXIsMax_uid1142_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] InvExpXIsZero_uid1143_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] excR_x_uid1144_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [30:0] expFracX_uid1145_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] invSignX_uid1148_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] inputOverflow_uid1149_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] inputUnderflow_uid1152_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [6:0] xFxpLow_uid1153_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [8:0] shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a;
    wire [8:0] shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    logic [8:0] shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o;
    wire [8:0] shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] shiftUdf_uid1160_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [10:0] zEp_uid1165_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [10:0] ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [10:0] ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [1:0] Rnd2C_uid1168_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [12:0] eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a;
    wire [12:0] eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    logic [12:0] eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o;
    wire [11:0] eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [9:0] expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [7:0] expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [10:0] bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [0:0] bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] invBit7_uid1174_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [9:0] bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [0:0] bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi;
    reg [0:0] maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [31:0] kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [31:0] kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] ySign_uid1191_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [22:0] fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [22:0] fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [30:0] exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [7:0] exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] invYSign_uid1194_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [31:0] minusY_uid1195_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] ySign_uid1197_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [22:0] fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [22:0] fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [30:0] exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [7:0] exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] invYSign_uid1200_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [31:0] minusY_uid1201_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [22:0] fracYP_uid1203_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] signYP_uid1205_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [6:0] fracYPTop_uid1207_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [8:0] shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a;
    wire [8:0] shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    logic [8:0] shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o;
    wire [8:0] shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [3:0] shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [3:0] shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [8:0] addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [31:0] eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    reg [6:0] maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [6:0] fracYPTopPostMask_uid1224_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [22:0] fracAFull_uid1226_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [31:0] a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] ySign_uid1229_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [22:0] fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [22:0] fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [30:0] exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [7:0] exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] invYSign_uid1232_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [31:0] minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [7:0] expEY_uid1240_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [1:0] lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [1:0] lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [1:0] expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [10:0] updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a;
    wire [10:0] updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    logic [10:0] updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o;
    wire [9:0] updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [7:0] expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [7:0] expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [0:0] negInf_uid1248_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1249_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi;
    reg [0:0] excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1251_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] posInf_uid1253_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi;
    reg [0:0] excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [2:0] concExc_uid1255_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    reg [1:0] excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [22:0] fracEY_uid1259_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [1:0] fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [22:0] fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [1:0] expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [0:0] signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [31:0] finalResult_uid1267_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [7:0] expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [22:0] fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] excZ_x_uid1285_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] fracXIsZero_uid1287_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] fracXIsNotZero_uid1288_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] excI_x_uid1289_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] excN_x_uid1290_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] invExpXIsMax_uid1291_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] InvExpXIsZero_uid1292_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] excR_x_uid1293_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [30:0] expFracX_uid1294_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] invSignX_uid1297_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] inputOverflow_uid1298_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] inputUnderflow_uid1301_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [6:0] xFxpLow_uid1302_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [8:0] shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a;
    wire [8:0] shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    logic [8:0] shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o;
    wire [8:0] shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] shiftUdf_uid1309_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [10:0] zEp_uid1314_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [10:0] ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [10:0] ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [1:0] Rnd2C_uid1317_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [12:0] eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a;
    wire [12:0] eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    logic [12:0] eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o;
    wire [11:0] eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [9:0] expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [7:0] expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [10:0] bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [0:0] bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] invBit7_uid1323_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [9:0] bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [0:0] bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_qi;
    reg [0:0] maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [31:0] kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [31:0] kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] ySign_uid1340_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [22:0] fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [22:0] fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [30:0] exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [7:0] exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] invYSign_uid1343_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [31:0] minusY_uid1344_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] ySign_uid1346_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [22:0] fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [22:0] fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [30:0] exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [7:0] exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] invYSign_uid1349_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [31:0] minusY_uid1350_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [22:0] fracYP_uid1352_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [6:0] fracYPTop_uid1356_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [8:0] shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a;
    wire [8:0] shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    logic [8:0] shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o;
    wire [8:0] shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [3:0] shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [3:0] shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [8:0] addrEATable_uid1362_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [31:0] eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    reg [6:0] maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [6:0] fracYPTopPostMask_uid1373_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [22:0] fracAFull_uid1375_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [31:0] a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] ySign_uid1378_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [22:0] fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [22:0] fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [30:0] exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [7:0] exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] invYSign_uid1381_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [31:0] minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [7:0] expEY_uid1389_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [1:0] lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [1:0] lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [1:0] expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [10:0] updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a;
    wire [10:0] updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    logic [10:0] updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o;
    wire [9:0] updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [7:0] expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [7:0] expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [0:0] negInf_uid1397_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1398_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] excRZero_uid1399_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1400_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] posInf_uid1402_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] excRInf_uid1403_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [2:0] concExc_uid1404_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    reg [1:0] excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [22:0] fracEY_uid1408_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [1:0] fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [22:0] fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [1:0] expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [0:0] signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [31:0] finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [7:0] expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [22:0] fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] excZ_x_uid1434_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] fracXIsZero_uid1436_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] fracXIsNotZero_uid1437_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] excI_x_uid1438_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] excN_x_uid1439_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] invExpXIsMax_uid1440_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] InvExpXIsZero_uid1441_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] excR_x_uid1442_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [30:0] expFracX_uid1443_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] invSignX_uid1446_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] inputOverflow_uid1447_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] inputUnderflow_uid1450_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [6:0] xFxpLow_uid1451_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [8:0] shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a;
    wire [8:0] shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    logic [8:0] shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o;
    wire [8:0] shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] shiftUdf_uid1458_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [10:0] zEp_uid1463_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [10:0] ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [10:0] ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [1:0] Rnd2C_uid1466_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [12:0] eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a;
    wire [12:0] eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    logic [12:0] eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o;
    wire [11:0] eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [9:0] expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [7:0] expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [10:0] bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [0:0] bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] invBit7_uid1472_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [9:0] bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [0:0] bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_qi;
    reg [0:0] maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [31:0] kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [31:0] kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] ySign_uid1489_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [22:0] fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [22:0] fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [30:0] exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [7:0] exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] invYSign_uid1492_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [31:0] minusY_uid1493_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] ySign_uid1495_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [22:0] fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [22:0] fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [30:0] exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [7:0] exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] invYSign_uid1498_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [31:0] minusY_uid1499_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [22:0] fracYP_uid1501_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [6:0] fracYPTop_uid1505_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [8:0] shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a;
    wire [8:0] shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    logic [8:0] shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o;
    wire [8:0] shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [3:0] shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [3:0] shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [8:0] addrEATable_uid1511_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [31:0] eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    reg [6:0] maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [6:0] fracYPTopPostMask_uid1522_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [22:0] fracAFull_uid1524_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [31:0] a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] ySign_uid1527_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [22:0] fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [22:0] fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [30:0] exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [7:0] exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] invYSign_uid1530_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [31:0] minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [7:0] expEY_uid1538_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [1:0] lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [1:0] lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [1:0] expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [10:0] updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a;
    wire [10:0] updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    logic [10:0] updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o;
    wire [9:0] updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [7:0] expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [7:0] expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [0:0] negInf_uid1546_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1547_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] excRZero_uid1548_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1549_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] posInf_uid1551_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] excRInf_uid1552_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [2:0] concExc_uid1553_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    reg [1:0] excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [22:0] fracEY_uid1557_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [1:0] fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [22:0] fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [1:0] expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [0:0] signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [31:0] finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [7:0] expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [22:0] fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] excZ_x_uid1583_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] fracXIsZero_uid1585_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] fracXIsNotZero_uid1586_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] excI_x_uid1587_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi;
    reg [0:0] excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] invExpXIsMax_uid1589_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] InvExpXIsZero_uid1590_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] excR_x_uid1591_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [30:0] expFracX_uid1592_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] invSignX_uid1595_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] inputOverflow_uid1596_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] inputUnderflow_uid1599_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [6:0] xFxpLow_uid1600_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [8:0] shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a;
    wire [8:0] shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    logic [8:0] shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o;
    wire [8:0] shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] shiftUdf_uid1607_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [10:0] zEp_uid1612_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [10:0] ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [10:0] ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [1:0] Rnd2C_uid1615_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [12:0] eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a;
    wire [12:0] eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    logic [12:0] eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o;
    wire [11:0] eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [9:0] expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [7:0] expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [10:0] bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [0:0] bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] invBit7_uid1621_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [9:0] bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [0:0] bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi;
    reg [0:0] maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [31:0] kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [31:0] kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] ySign_uid1638_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [22:0] fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [22:0] fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [30:0] exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [7:0] exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] invYSign_uid1641_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [31:0] minusY_uid1642_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] ySign_uid1644_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [22:0] fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [22:0] fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [30:0] exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [7:0] exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] invYSign_uid1647_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [31:0] minusY_uid1648_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [22:0] fracYP_uid1650_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [6:0] fracYPTop_uid1654_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [8:0] shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a;
    wire [8:0] shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    logic [8:0] shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o;
    wire [8:0] shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [3:0] shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [3:0] shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [8:0] addrEATable_uid1660_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [31:0] eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    reg [6:0] maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [6:0] fracYPTopPostMask_uid1671_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [22:0] fracAFull_uid1673_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [31:0] a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] ySign_uid1676_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [22:0] fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [22:0] fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [30:0] exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [7:0] exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] invYSign_uid1679_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [31:0] minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [7:0] expEY_uid1687_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [1:0] lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [1:0] lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [1:0] expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [10:0] updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a;
    wire [10:0] updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    logic [10:0] updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o;
    wire [9:0] updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [7:0] expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [7:0] expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [0:0] negInf_uid1695_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1696_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi;
    reg [0:0] excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1698_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] posInf_uid1700_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi;
    reg [0:0] excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [2:0] concExc_uid1702_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    reg [1:0] excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [22:0] fracEY_uid1706_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [1:0] fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [22:0] fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [1:0] expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [0:0] signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [31:0] finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [7:0] expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [22:0] fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] excZ_x_uid1732_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] fracXIsZero_uid1734_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] fracXIsNotZero_uid1735_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] excI_x_uid1736_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi;
    reg [0:0] excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] invExpXIsMax_uid1738_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] InvExpXIsZero_uid1739_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] excR_x_uid1740_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [30:0] expFracX_uid1741_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] invSignX_uid1744_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] inputOverflow_uid1745_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] inputUnderflow_uid1748_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [6:0] xFxpLow_uid1749_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [8:0] shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a;
    wire [8:0] shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    logic [8:0] shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o;
    wire [8:0] shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] shiftUdf_uid1756_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [10:0] zEp_uid1761_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [10:0] ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [10:0] ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [1:0] Rnd2C_uid1764_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [12:0] eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a;
    wire [12:0] eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    logic [12:0] eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o;
    wire [11:0] eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [9:0] expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [7:0] expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [10:0] bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [0:0] bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] invBit7_uid1770_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [9:0] bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [0:0] bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi;
    reg [0:0] maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [31:0] kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [31:0] kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] ySign_uid1787_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [22:0] fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [22:0] fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [30:0] exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [7:0] exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] invYSign_uid1790_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [31:0] minusY_uid1791_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] ySign_uid1793_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [22:0] fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [22:0] fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [30:0] exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [7:0] exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] invYSign_uid1796_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [31:0] minusY_uid1797_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [22:0] fracYP_uid1799_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [6:0] fracYPTop_uid1803_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [8:0] shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a;
    wire [8:0] shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    logic [8:0] shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o;
    wire [8:0] shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [3:0] shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [3:0] shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [8:0] addrEATable_uid1809_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [31:0] eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    reg [6:0] maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [6:0] fracYPTopPostMask_uid1820_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [22:0] fracAFull_uid1822_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [31:0] a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] ySign_uid1825_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [22:0] fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [22:0] fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [30:0] exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [7:0] exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] invYSign_uid1828_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [31:0] minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [7:0] expEY_uid1836_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [1:0] lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [1:0] lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [1:0] expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [10:0] updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a;
    wire [10:0] updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    logic [10:0] updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o;
    wire [9:0] updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [7:0] expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [7:0] expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [0:0] negInf_uid1844_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] regXAndExpOverflowAndNeg_uid1845_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi;
    reg [0:0] excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] regXAndExpOverflowAndPos_uid1847_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] posInf_uid1849_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi;
    reg [0:0] excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [2:0] concExc_uid1851_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    reg [1:0] excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [22:0] fracEY_uid1855_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [1:0] fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [22:0] fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [1:0] expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [0:0] signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [31:0] finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [7:0] expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [22:0] frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] excZ_x_uid1877_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] expXIsMax_uid1878_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] fracXIsZero_uid1879_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] fracXIsNotZero_uid1880_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excI_x_uid1881_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excN_x_uid1882_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [8:0] eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_a;
    wire [8:0] eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    logic [8:0] eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_o;
    wire [8:0] eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [7:0] e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in;
    wire [7:0] e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [24:0] zeroOneM_uid1902_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [24:0] oneMZero_uid1903_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [24:0] yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [8:0] yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [7:0] expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [31:0] y_uid1907_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [8:0] trm9_uid1908_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] msb9BitsOfFracMZeroInv_uid1909_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] msb9BitsOfFracMZero_uid1910_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] msb9BitsOfFracMOne_uid1912_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] invBranchCondition_uid1913_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] mIsOneA_uid1914_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] mIsOneB_uid1915_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] invInputMIntoTaylor_uid1917_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [8:0] logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [8:0] logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi;
    reg [8:0] logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] yIsZero_uid1929_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [7:0] expPLowFP_uid1932_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [31:0] pLowFP_uid1933_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [31:0] pHighFP_uid1934_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [31:0] subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [31:0] subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] ySign_uid1939_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [22:0] fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in;
    wire [22:0] fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [30:0] exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in;
    wire [7:0] exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] invYSign_uid1942_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [31:0] minusY_uid1943_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [31:0] faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [7:0] expZComp_uid1948_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [7:0] zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [22:0] fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [31:0] zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] ySign_uid1955_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [22:0] fraction_uid1956_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [7:0] exp_uid1957_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [0:0] invYSign_uid1958_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [31:0] minusY_uid1959_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi;
    reg [0:0] excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] invSignX_uid1965_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excRInfC1_uid1966_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excRInf_uid1967_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] invExcXZ_uid1968_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] negNonZero_uid1969_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] excRNaN_uid1970_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [2:0] concExc_uid1971_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    reg [1:0] excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [22:0] fracFinalResult_uid1975_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [1:0] fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [22:0] fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [7:0] expFinalResult_uid1981_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [1:0] expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s;
    reg [7:0] expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [0:0] signFinalResult_uid1984_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    wire [31:0] RLn_uid1985_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    wire [7:0] expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [22:0] frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] excZ_x_uid1999_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] expXIsMax_uid2000_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] fracXIsZero_uid2001_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] fracXIsNotZero_uid2002_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excI_x_uid2003_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excN_x_uid2004_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [8:0] eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_a;
    wire [8:0] eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    logic [8:0] eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_o;
    wire [8:0] eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [7:0] e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in;
    wire [7:0] e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [24:0] zeroOneM_uid2024_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [24:0] oneMZero_uid2025_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [24:0] yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [8:0] yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [7:0] expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [31:0] y_uid2029_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [8:0] trm9_uid2030_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] msb9BitsOfFracMZeroInv_uid2031_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] msb9BitsOfFracMZero_uid2032_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] msb9BitsOfFracMOne_uid2034_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] invBranchCondition_uid2035_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] mIsOneA_uid2036_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] mIsOneB_uid2037_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] invInputMIntoTaylor_uid2039_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [8:0] logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [8:0] logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi;
    reg [8:0] logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] yIsZero_uid2051_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [31:0] pLowFP_uid2055_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [31:0] pHighFP_uid2056_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [31:0] subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [31:0] subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] ySign_uid2061_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [22:0] fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in;
    wire [22:0] fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [30:0] exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in;
    wire [7:0] exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] invYSign_uid2064_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [31:0] minusY_uid2065_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [31:0] faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [7:0] expZComp_uid2070_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [7:0] zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [22:0] fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [31:0] zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] ySign_uid2077_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [22:0] fraction_uid2078_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [7:0] exp_uid2079_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [0:0] invYSign_uid2080_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [31:0] minusY_uid2081_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi;
    reg [0:0] excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] invSignX_uid2087_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excRInfC1_uid2088_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excRInf_uid2089_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] invExcXZ_uid2090_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] negNonZero_uid2091_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] excRNaN_uid2092_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [2:0] concExc_uid2093_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    reg [1:0] excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [22:0] fracFinalResult_uid2097_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [1:0] fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [22:0] fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [7:0] expFinalResult_uid2103_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [1:0] expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s;
    reg [7:0] expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] signFinalResult_uid2106_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    wire [31:0] RLn_uid2107_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    wire [0:0] sx_uid2109_i_lm16_neg_const_lambda_2_4497_7gr_b;
    wire [22:0] fracX_uid2110_i_lm16_neg_const_lambda_2_4497_7gr_b;
    wire [7:0] expX_uid2111_i_lm16_neg_const_lambda_2_4497_7gr_b;
    wire [30:0] expFracX_uid2112_i_lm16_neg_const_lambda_2_4497_7gr_q;
    wire [0:0] invSX_uid2115_i_lm16_neg_const_lambda_2_4497_7gr_q;
    wire [31:0] negResult_uid2116_i_lm16_neg_const_lambda_2_4497_7gr_q;
    wire [0:0] sx_uid2118_i_lm18_neg_const_lambda_2_4497_2gr_b;
    wire [22:0] fracX_uid2119_i_lm18_neg_const_lambda_2_4497_2gr_b;
    wire [7:0] expX_uid2120_i_lm18_neg_const_lambda_2_4497_2gr_b;
    wire [30:0] expFracX_uid2121_i_lm18_neg_const_lambda_2_4497_2gr_q;
    wire [0:0] invSX_uid2124_i_lm18_neg_const_lambda_2_4497_2gr_q;
    wire [31:0] negResult_uid2125_i_lm18_neg_const_lambda_2_4497_2gr_q;
    wire [0:0] sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b;
    wire [22:0] fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b;
    wire [7:0] expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b;
    wire [30:0] expFracX_uid2130_i_replaced2_neg_const_lambda_2_4497_274_q;
    wire [0:0] invSX_uid2133_i_replaced2_neg_const_lambda_2_4497_274_q;
    wire [31:0] negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q;
    wire [0:0] sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b;
    wire [22:0] fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b;
    wire [7:0] expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b;
    wire [30:0] expFracX_uid2139_i_replaced_neg_const_lambda_2_4497_121_q;
    wire [0:0] invSX_uid2142_i_replaced_neg_const_lambda_2_4497_121_q;
    wire [31:0] negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q;
    wire [0:0] sx_uid2145_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b;
    wire [22:0] fracX_uid2146_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b;
    wire [7:0] expX_uid2147_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b;
    wire [30:0] expFracX_uid2148_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q;
    wire [0:0] invSX_uid2151_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q;
    wire [31:0] negResult_uid2152_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q;
    wire [0:0] sx_uid2154_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b;
    wire [22:0] fracX_uid2155_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b;
    wire [7:0] expX_uid2156_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b;
    wire [30:0] expFracX_uid2157_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q;
    wire [0:0] invSX_uid2160_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q;
    wire [31:0] negResult_uid2161_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg1_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg2_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg3_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg4_q;
    reg [12:0] p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    reg [8:0] p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [13:0] lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a;
    wire [13:0] lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    logic [13:0] lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o;
    wire [13:0] lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [11:0] sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in;
    wire [9:0] sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    reg [12:0] p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    reg [8:0] p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [13:0] lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a;
    wire [13:0] lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    logic [13:0] lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o;
    wire [13:0] lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [11:0] sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in;
    wire [9:0] sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    reg [12:0] p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    reg [8:0] p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [13:0] lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a;
    wire [13:0] lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    logic [13:0] lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o;
    wire [13:0] lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [11:0] sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in;
    wire [9:0] sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    reg [12:0] p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    reg [8:0] p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [13:0] lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a;
    wire [13:0] lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    logic [13:0] lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o;
    wire [13:0] lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [11:0] sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in;
    wire [9:0] sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    reg [12:0] p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    reg [8:0] p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [13:0] lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a;
    wire [13:0] lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    logic [13:0] lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o;
    wire [13:0] lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [11:0] sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in;
    wire [9:0] sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    reg [12:0] p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    reg [8:0] p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [13:0] lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a;
    wire [13:0] lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    logic [13:0] lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o;
    wire [13:0] lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [11:0] sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in;
    wire [9:0] sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    reg [12:0] p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    reg [8:0] p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [13:0] lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a;
    wire [13:0] lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    logic [13:0] lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o;
    wire [13:0] lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [11:0] sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in;
    wire [9:0] sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    reg [12:0] p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    reg [8:0] p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [13:0] lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a;
    wire [13:0] lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    logic [13:0] lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o;
    wire [13:0] lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [11:0] sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in;
    wire [9:0] sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [31:0] c_float_0x3FF5BF0A80000000_4497_300_q_const_q;
    wire [31:0] c_float_1_000000e_00_4497_286_q_const_q;
    wire [41:0] i_arrayidx22_i_const_lambda_2_4532_0gr_upper_bits_x_b_const_q;
    wire [41:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_upper_bits_x_b_const_q;
    wire [31:0] cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    wire [31:0] cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    wire [31:0] oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    wire [31:0] cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    wire [31:0] cstOneThirdFP_uid1889_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
    wire [31:0] cstMHalfFP_uid1891_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
    wire [31:0] fpOnePulp_uid1937_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
    wire i_add_i362_i_const_lambda_2_4497_243_impl_reset0;
    wire i_add_i362_i_const_lambda_2_4497_243_impl_ena0;
    wire [31:0] i_add_i362_i_const_lambda_2_4497_243_impl_ax0;
    wire [31:0] i_add_i362_i_const_lambda_2_4497_243_impl_ay0;
    wire [31:0] i_add_i362_i_const_lambda_2_4497_243_impl_q0;
    wire i_add_i_i_const_lambda_2_4497_143_impl_reset0;
    wire i_add_i_i_const_lambda_2_4497_143_impl_ena0;
    wire [31:0] i_add_i_i_const_lambda_2_4497_143_impl_ax0;
    wire [31:0] i_add_i_i_const_lambda_2_4497_143_impl_ay0;
    wire [31:0] i_add_i_i_const_lambda_2_4497_143_impl_q0;
    wire i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_reset0;
    wire i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ena0;
    wire [31:0] i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ax0;
    wire [31:0] i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ay0;
    wire [31:0] i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_q0;
    wire i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_reset0;
    wire i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ena0;
    wire [31:0] i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ax0;
    wire [31:0] i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ay0;
    wire [31:0] i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_q0;
    wire [22:0] i_and1_i109_const_lambda_2_4497_95_BitSelect_for_a_b;
    wire [31:0] i_and1_i109_const_lambda_2_4497_95_join_q;
    wire [22:0] i_and1_i132_const_lambda_2_4497_178_BitSelect_for_a_b;
    wire [31:0] i_and1_i132_const_lambda_2_4497_178_join_q;
    wire [22:0] i_and1_i155_const_lambda_2_4497_207_BitSelect_for_a_b;
    wire [31:0] i_and1_i155_const_lambda_2_4497_207_join_q;
    wire [22:0] i_and1_i178_const_lambda_2_4497_248_BitSelect_for_a_b;
    wire [31:0] i_and1_i178_const_lambda_2_4497_248_join_q;
    wire [22:0] i_and1_i78_const_lambda_2_4497_35_BitSelect_for_a_b;
    wire [31:0] i_and1_i78_const_lambda_2_4497_35_join_q;
    wire [22:0] i_and1_i86_const_lambda_2_4497_65_BitSelect_for_a_b;
    wire [31:0] i_and1_i86_const_lambda_2_4497_65_join_q;
    wire [7:0] i_and_i108_const_lambda_2_4497_94_BitSelect_for_a_b;
    wire [31:0] i_and_i108_const_lambda_2_4497_94_join_q;
    wire [7:0] i_and_i131_const_lambda_2_4497_177_BitSelect_for_a_b;
    wire [31:0] i_and_i131_const_lambda_2_4497_177_join_q;
    wire [7:0] i_and_i154_const_lambda_2_4497_206_BitSelect_for_a_b;
    wire [31:0] i_and_i154_const_lambda_2_4497_206_join_q;
    wire [7:0] i_and_i177_const_lambda_2_4497_247_BitSelect_for_a_b;
    wire [31:0] i_and_i177_const_lambda_2_4497_247_join_q;
    wire [7:0] i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_BitSelect_for_a_b;
    wire [31:0] i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_join_q;
    wire [7:0] i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_BitSelect_for_a_b;
    wire [31:0] i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_join_q;
    wire [7:0] i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_BitSelect_for_a_b;
    wire [31:0] i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_join_q;
    wire [7:0] i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_BitSelect_for_a_b;
    wire [31:0] i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_join_q;
    wire [30:0] i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_BitSelect_for_a_b;
    wire [31:0] i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_join_q;
    wire [30:0] i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_BitSelect_for_a_b;
    wire [31:0] i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_join_q;
    wire [30:0] i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_BitSelect_for_a_b;
    wire [31:0] i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_join_q;
    wire [30:0] i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_BitSelect_for_a_b;
    wire [31:0] i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_join_q;
    wire [7:0] i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_BitSelect_for_a_b;
    wire [31:0] i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_join_q;
    wire [7:0] i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_BitSelect_for_a_b;
    wire [31:0] i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_join_q;
    wire [7:0] i_and_i77_const_lambda_2_4497_34_BitSelect_for_a_b;
    wire [31:0] i_and_i77_const_lambda_2_4497_34_join_q;
    wire [7:0] i_and_i85_const_lambda_2_4497_64_BitSelect_for_a_b;
    wire [31:0] i_and_i85_const_lambda_2_4497_64_join_q;
    wire [30:0] i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_BitSelect_for_a_b;
    wire [31:0] i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_join_q;
    wire [30:0] i_and_i_i_i_i_i_i_const_lambda_2_4497_14_BitSelect_for_a_b;
    wire [31:0] i_and_i_i_i_i_i_i_const_lambda_2_4497_14_join_q;
    wire i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_reset0;
    wire i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ena0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ax0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ay0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_az0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_q0;
    wire i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_reset0;
    wire i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ena0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ax0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ay0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_az0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0;
    wire i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_reset0;
    wire i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ena0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ax0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ay0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_az0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0;
    wire i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_reset0;
    wire i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ena0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ax0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ay0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_az0;
    wire [31:0] i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_q0;
    wire i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_reset0;
    wire i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ena0;
    wire [31:0] i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ay0;
    wire [31:0] i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_az0;
    wire [31:0] i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_q0;
    wire i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_reset0;
    wire i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ena0;
    wire [31:0] i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ay0;
    wire [31:0] i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_az0;
    wire [31:0] i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_q0;
    wire [7:0] i_or50_i105_const_lambda_2_4497_88_BitSelect_for_a_b;
    wire [0:0] i_or50_i105_const_lambda_2_4497_88_BitSelect_for_b_b;
    wire [31:0] i_or50_i105_const_lambda_2_4497_88_join_q;
    wire [7:0] i_or50_i128_const_lambda_2_4497_118_BitSelect_for_a_b;
    wire [0:0] i_or50_i128_const_lambda_2_4497_118_BitSelect_for_b_b;
    wire [31:0] i_or50_i128_const_lambda_2_4497_118_join_q;
    wire [7:0] i_or50_i151_const_lambda_2_4497_201_BitSelect_for_a_b;
    wire [0:0] i_or50_i151_const_lambda_2_4497_201_BitSelect_for_b_b;
    wire [31:0] i_or50_i151_const_lambda_2_4497_201_join_q;
    wire [7:0] i_or50_i174_const_lambda_2_4497_230_BitSelect_for_a_b;
    wire [0:0] i_or50_i174_const_lambda_2_4497_230_BitSelect_for_b_b;
    wire [31:0] i_or50_i174_const_lambda_2_4497_230_join_q;
    wire [7:0] i_or50_i197_const_lambda_2_4497_271_BitSelect_for_a_b;
    wire [0:0] i_or50_i197_const_lambda_2_4497_271_BitSelect_for_b_b;
    wire [31:0] i_or50_i197_const_lambda_2_4497_271_join_q;
    wire [7:0] i_or50_i_const_lambda_2_4497_59_BitSelect_for_a_b;
    wire [0:0] i_or50_i_const_lambda_2_4497_59_BitSelect_for_b_b;
    wire [31:0] i_or50_i_const_lambda_2_4497_59_join_q;
    wire i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_reset0;
    wire i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ena0;
    wire [31:0] i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ax0;
    wire [31:0] i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ay0;
    wire [31:0] i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0;
    wire i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_reset0;
    wire i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ena0;
    wire [31:0] i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ax0;
    wire [31:0] i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ay0;
    wire [31:0] i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0;
    wire i_unnamed_const_lambda_2_4497_244_impl_reset0;
    wire i_unnamed_const_lambda_2_4497_244_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_4497_244_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_4497_244_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_4497_244_impl_q0;
    wire i_unnamed_const_lambda_2_4497_91_impl_reset0;
    wire i_unnamed_const_lambda_2_4497_91_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_4497_91_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_4497_91_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_4497_91_impl_q0;
    wire [22:0] i_arrayidx22_i_const_lambda_2_4532_0gr_add_x_bit_select_b;
    wire [19:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_lhsMSBs_select_b;
    wire [20:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_a;
    wire [20:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_b;
    logic [20:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_o;
    wire [20:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q;
    wire [22:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_split_join_q;
    wire [19:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_lhsMSBs_select_b;
    wire [20:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_a;
    wire [20:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_b;
    logic [20:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_o;
    wire [20:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q;
    wire [22:0] i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_split_join_q;
    wire [19:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_lhsMSBs_select_b;
    wire [20:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_a;
    wire [20:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_b;
    logic [20:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_o;
    wire [20:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q;
    wire [22:0] i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_split_join_q;
    wire [83:0] i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_q;
    wire [83:0] i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_qint;
    wire [8:0] i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_q;
    wire [31:0] i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_qint;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3109_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage0Idx1_uid3111_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3112_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage0Idx2_uid3114_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3115_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [2:0] rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] rightShiftStage0Idx3_uid3117_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3120_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [3:0] rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [7:0] rightShiftStage1Idx1_uid3122_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
    wire floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
    wire yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0;
    wire [31:0] yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0;
    wire [31:0] yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3134_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage0Idx1_uid3136_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3137_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage0Idx2_uid3139_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3140_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage0Idx3_uid3142_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3145_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    wire [7:0] rightShiftStage1Idx1_uid3147_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire [1:0] rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s;
    reg [7:0] rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    wire floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_reset0;
    wire [31:0] floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ia;
    wire [8:0] floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa;
    wire [8:0] floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ab;
    wire [31:0] floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir;
    wire [31:0] floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
    wire b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0;
    wire [31:0] b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0;
    wire [31:0] oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0;
    wire [31:0] oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0;
    wire [31:0] eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0;
    wire [31:0] eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0;
    wire eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0;
    wire [31:0] eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0;
    wire [31:0] eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0;
    wire [31:0] eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3173_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx1_uid3175_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3176_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx2_uid3178_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3179_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx3_uid3181_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [1:0] rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3184_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage1Idx1_uid3186_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
    wire floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
    wire yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0;
    wire [31:0] yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0;
    wire [31:0] yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3198_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx1_uid3200_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3201_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx2_uid3203_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3204_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage0Idx3_uid3206_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [1:0] rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3209_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    wire [7:0] rightShiftStage1Idx1_uid3211_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire [1:0] rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s;
    reg [7:0] rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    wire floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_reset0;
    wire [31:0] floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ia;
    wire [8:0] floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa;
    wire [8:0] floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ab;
    wire [31:0] floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir;
    wire [31:0] floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
    wire b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0;
    wire [31:0] b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0;
    wire [31:0] oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0;
    wire [31:0] oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0;
    wire [31:0] eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0;
    wire [31:0] eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0;
    wire eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0;
    wire [31:0] eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0;
    wire [31:0] eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0;
    wire [31:0] eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3237_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx1_uid3239_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3240_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx2_uid3242_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3243_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx3_uid3245_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [1:0] rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3248_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage1Idx1_uid3250_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
    wire floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
    wire yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0;
    wire [31:0] yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0;
    wire [31:0] yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3262_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx1_uid3264_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3265_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx2_uid3267_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3268_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage0Idx3_uid3270_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [1:0] rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3273_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    wire [7:0] rightShiftStage1Idx1_uid3275_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire [1:0] rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s;
    reg [7:0] rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    wire floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ia;
    wire [8:0] floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa;
    wire [8:0] floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ab;
    wire [31:0] floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir;
    wire [31:0] floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
    wire b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0;
    wire [31:0] b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0;
    wire [31:0] oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0;
    wire [31:0] oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0;
    wire [31:0] eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0;
    wire [31:0] eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0;
    wire eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0;
    wire [31:0] eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0;
    wire [31:0] eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0;
    wire [31:0] eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3301_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx1_uid3303_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3304_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx2_uid3306_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3307_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx3_uid3309_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [1:0] rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3312_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage1Idx1_uid3314_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
    wire floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
    wire yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0;
    wire [31:0] yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0;
    wire [31:0] yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3326_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx1_uid3328_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3329_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx2_uid3331_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3332_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage0Idx3_uid3334_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [1:0] rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3337_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    wire [7:0] rightShiftStage1Idx1_uid3339_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire [1:0] rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s;
    reg [7:0] rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    wire floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ia;
    wire [8:0] floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa;
    wire [8:0] floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ab;
    wire [31:0] floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir;
    wire [31:0] floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
    wire b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0;
    wire [31:0] b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0;
    wire [31:0] oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0;
    wire [31:0] oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0;
    wire [31:0] eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0;
    wire [31:0] eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0;
    wire eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0;
    wire [31:0] eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0;
    wire [31:0] eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0;
    wire [31:0] eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3365_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx1_uid3367_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3368_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx2_uid3370_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3371_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx3_uid3373_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [1:0] rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3376_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage1Idx1_uid3378_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
    wire floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
    wire yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0;
    wire [31:0] yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0;
    wire [31:0] yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3390_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx1_uid3392_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3393_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx2_uid3395_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3396_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage0Idx3_uid3398_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [1:0] rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3401_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    wire [7:0] rightShiftStage1Idx1_uid3403_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire [1:0] rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s;
    reg [7:0] rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    wire floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ia;
    wire [8:0] floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa;
    wire [8:0] floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ab;
    wire [31:0] floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir;
    wire [31:0] floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
    wire b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0;
    wire [31:0] b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0;
    wire [31:0] oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0;
    wire [31:0] oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0;
    wire [31:0] eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0;
    wire [31:0] eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0;
    wire eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0;
    wire [31:0] eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0;
    wire [31:0] eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0;
    wire [31:0] eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3429_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx1_uid3431_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3432_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx2_uid3434_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3435_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx3_uid3437_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [1:0] rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3440_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage1Idx1_uid3442_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
    wire floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
    wire yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0;
    wire [31:0] yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0;
    wire [31:0] yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3454_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx1_uid3456_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3457_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx2_uid3459_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3460_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage0Idx3_uid3462_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [1:0] rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3465_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    wire [7:0] rightShiftStage1Idx1_uid3467_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire [1:0] rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s;
    reg [7:0] rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    wire floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ia;
    wire [8:0] floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa;
    wire [8:0] floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ab;
    wire [31:0] floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir;
    wire [31:0] floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
    wire b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0;
    wire [31:0] b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0;
    wire [31:0] oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0;
    wire [31:0] oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0;
    wire [31:0] eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0;
    wire [31:0] eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0;
    wire eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0;
    wire [31:0] eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0;
    wire [31:0] eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0;
    wire [31:0] eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3493_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx1_uid3495_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3496_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx2_uid3498_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3499_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx3_uid3501_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [1:0] rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3504_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage1Idx1_uid3506_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
    wire floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
    wire yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0;
    wire [31:0] yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0;
    wire [31:0] yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3518_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx1_uid3520_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3521_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx2_uid3523_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3524_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage0Idx3_uid3526_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [1:0] rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3529_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    wire [7:0] rightShiftStage1Idx1_uid3531_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire [1:0] rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s;
    reg [7:0] rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    wire floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ia;
    wire [8:0] floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa;
    wire [8:0] floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ab;
    wire [31:0] floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir;
    wire [31:0] floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
    wire b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0;
    wire [31:0] b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0;
    wire [31:0] oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0;
    wire [31:0] oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0;
    wire [31:0] eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0;
    wire [31:0] eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0;
    wire eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0;
    wire [31:0] eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0;
    wire [31:0] eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0;
    wire [31:0] eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3557_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx1_uid3559_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3560_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx2_uid3562_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3563_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx3_uid3565_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [1:0] rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3568_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage1Idx1_uid3570_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_reset0;
    wire [31:0] floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ia;
    wire [7:0] floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa;
    wire [7:0] floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ab;
    wire [31:0] floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir;
    wire [31:0] floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
    wire floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_reset0;
    wire [31:0] floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ia;
    wire [7:0] floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa;
    wire [7:0] floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ab;
    wire [31:0] floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir;
    wire [31:0] floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
    wire yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0;
    wire [31:0] yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0;
    wire [31:0] yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire [6:0] rightShiftStage0Idx1Rng1_uid3582_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx1_uid3584_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [5:0] rightShiftStage0Idx2Rng2_uid3585_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx2_uid3587_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [4:0] rightShiftStage0Idx3Rng3_uid3588_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage0Idx3_uid3590_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [1:0] rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [3:0] rightShiftStage1Idx1Rng4_uid3593_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    wire [7:0] rightShiftStage1Idx1_uid3595_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire [1:0] rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s;
    reg [7:0] rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    wire floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_reset0;
    wire [31:0] floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ia;
    wire [8:0] floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa;
    wire [8:0] floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ab;
    wire [31:0] floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir;
    wire [31:0] floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
    wire b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0;
    wire [31:0] b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0;
    wire [31:0] oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0;
    wire [31:0] oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0;
    wire [31:0] eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0;
    wire [31:0] eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0;
    wire eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0;
    wire [31:0] eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0;
    wire [31:0] eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0;
    wire [31:0] eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
    wire floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_reset0;
    wire [31:0] floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ia;
    wire [7:0] floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa;
    wire [7:0] floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ab;
    wire [31:0] floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir;
    wire [31:0] floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r;
    wire floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_reset0;
    wire [31:0] floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ia;
    wire [8:0] floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa;
    wire [8:0] floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ab;
    wire [31:0] floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir;
    wire [31:0] floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r;
    wire rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_reset0;
    wire [35:0] rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ia;
    wire [8:0] rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa;
    wire [8:0] rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ab;
    wire [35:0] rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir;
    wire [35:0] rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r;
    wire [60:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_q;
    wire [60:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_qint;
    wire [61:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_a;
    wire [61:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_b;
    logic [61:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_o;
    wire [61:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_q;
    wire zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0;
    wire [31:0] s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0;
    wire [31:0] s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0;
    wire s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0;
    wire [31:0] s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0;
    wire [31:0] s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0;
    wire [31:0] s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0;
    wire [31:0] s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
    wire floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_reset0;
    wire [31:0] floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ia;
    wire [7:0] floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa;
    wire [7:0] floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ab;
    wire [31:0] floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir;
    wire [31:0] floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r;
    wire floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_reset0;
    wire [31:0] floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ia;
    wire [8:0] floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa;
    wire [8:0] floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ab;
    wire [31:0] floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir;
    wire [31:0] floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r;
    wire rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_reset0;
    wire [35:0] rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ia;
    wire [8:0] rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa;
    wire [8:0] rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ab;
    wire [35:0] rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir;
    wire [35:0] rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r;
    wire [60:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_q;
    wire [60:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_qint;
    wire [61:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_a;
    wire [61:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_b;
    logic [61:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_o;
    wire [61:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_q;
    wire zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0;
    wire [31:0] s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0;
    wire [31:0] s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0;
    wire s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0;
    wire [31:0] s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0;
    wire [31:0] s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0;
    wire [31:0] s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0;
    wire [31:0] s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
    wire [27:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q;
    wire [27:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_bit_select_top_X_trz_3672_b;
    wire [29:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_a;
    wire [29:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_b;
    logic [29:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_o;
    wire [0:0] expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_n;
    wire [26:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q;
    wire [26:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_bit_select_top_X_trz_3675_b;
    wire [28:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_a;
    wire [28:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_b;
    logic [28:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_o;
    wire [0:0] expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_n;
    wire [4:0] udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q;
    wire [7:0] udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_a;
    wire [7:0] udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_b;
    logic [7:0] udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_o;
    wire [0:0] udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c;
    wire [27:0] expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_bit_select_top_X_trz_3681_b;
    wire [29:0] expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_a;
    wire [29:0] expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_b;
    logic [29:0] expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_o;
    wire [0:0] expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_n;
    wire [26:0] expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_bit_select_top_X_trz_3684_b;
    wire [28:0] expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_a;
    wire [28:0] expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_b;
    logic [28:0] expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_o;
    wire [0:0] expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_n;
    wire [7:0] udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_a;
    wire [7:0] udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_b;
    logic [7:0] udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_o;
    wire [0:0] udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c;
    wire [27:0] expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_bit_select_top_X_trz_3690_b;
    wire [29:0] expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_a;
    wire [29:0] expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_b;
    logic [29:0] expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_o;
    wire [0:0] expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_n;
    wire [26:0] expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_bit_select_top_X_trz_3693_b;
    wire [28:0] expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_a;
    wire [28:0] expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_b;
    logic [28:0] expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_o;
    wire [0:0] expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_n;
    wire [7:0] udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_a;
    wire [7:0] udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_b;
    logic [7:0] udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_o;
    wire [0:0] udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c;
    wire [27:0] expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_bit_select_top_X_trz_3699_b;
    wire [29:0] expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_a;
    wire [29:0] expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_b;
    logic [29:0] expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_o;
    wire [0:0] expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_n;
    wire [26:0] expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_bit_select_top_X_trz_3702_b;
    wire [28:0] expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_a;
    wire [28:0] expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_b;
    logic [28:0] expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_o;
    wire [0:0] expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_n;
    wire [7:0] udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_a;
    wire [7:0] udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_b;
    logic [7:0] udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_o;
    wire [0:0] udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c;
    wire [27:0] expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_bit_select_top_X_trz_3708_b;
    wire [29:0] expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_a;
    wire [29:0] expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_b;
    logic [29:0] expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_o;
    wire [0:0] expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_n;
    wire [26:0] expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_bit_select_top_X_trz_3711_b;
    wire [28:0] expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_a;
    wire [28:0] expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_b;
    logic [28:0] expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_o;
    wire [0:0] expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_n;
    wire [7:0] udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_a;
    wire [7:0] udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_b;
    logic [7:0] udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_o;
    wire [0:0] udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c;
    wire [27:0] expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_bit_select_top_X_trz_3717_b;
    wire [29:0] expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_a;
    wire [29:0] expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_b;
    logic [29:0] expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_o;
    wire [0:0] expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_n;
    wire [26:0] expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_bit_select_top_X_trz_3720_b;
    wire [28:0] expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_a;
    wire [28:0] expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_b;
    logic [28:0] expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_o;
    wire [0:0] expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_n;
    wire [7:0] udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_a;
    wire [7:0] udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_b;
    logic [7:0] udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_o;
    wire [0:0] udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c;
    wire [27:0] expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_bit_select_top_X_trz_3726_b;
    wire [29:0] expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_a;
    wire [29:0] expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_b;
    logic [29:0] expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_o;
    wire [0:0] expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_n;
    wire [26:0] expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_bit_select_top_X_trz_3729_b;
    wire [28:0] expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_a;
    wire [28:0] expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_b;
    logic [28:0] expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_o;
    wire [0:0] expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_n;
    wire [7:0] udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_a;
    wire [7:0] udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_b;
    logic [7:0] udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_o;
    wire [0:0] udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c;
    wire [27:0] expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_bit_select_top_X_trz_3735_b;
    wire [29:0] expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_a;
    wire [29:0] expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_b;
    logic [29:0] expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_o;
    wire [0:0] expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_n;
    wire [26:0] expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_bit_select_top_X_trz_3738_b;
    wire [28:0] expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_a;
    wire [28:0] expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_b;
    logic [28:0] expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_o;
    wire [0:0] expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_n;
    wire [7:0] udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_a;
    wire [7:0] udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_b;
    logic [7:0] udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_o;
    wire [0:0] udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_reset;
    (* preserve_syn_only *) reg [26:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [24:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ch [0:0];
    wire [26:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_a0;
    wire [24:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_c0;
    wire [51:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_s0;
    wire [51:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_qq0;
    reg [51:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_q;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena0;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena1;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena2;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_reset;
    (* preserve_syn_only *) reg [24:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ah [0:0];
    (* preserve_syn_only *) reg [9:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ch [0:0];
    wire [24:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_a0;
    wire [9:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_c0;
    wire [34:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_s0;
    wire [34:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_qq0;
    reg [33:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_q;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena0;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena1;
    wire yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena2;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_reset;
    (* preserve_syn_only *) reg [26:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [24:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ch [0:0];
    wire [26:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_a0;
    wire [24:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_c0;
    wire [51:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_s0;
    wire [51:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_qq0;
    reg [51:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_q;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena0;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena1;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena2;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_reset;
    (* preserve_syn_only *) reg [24:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ah [0:0];
    (* preserve_syn_only *) reg [9:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ch [0:0];
    wire [24:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_a0;
    wire [9:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_c0;
    wire [34:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_s0;
    wire [34:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_qq0;
    reg [33:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_q;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena0;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena1;
    wire yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena2;
    wire [19:0] i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged_b;
    wire [7:0] shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_in;
    wire [2:0] shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    wire [4:0] shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    wire [4:0] xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    wire [2:0] xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    wire [2:0] expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    wire [4:0] expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    wire [7:0] shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_in;
    wire [2:0] shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    wire [4:0] shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    wire [4:0] xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    wire [2:0] xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    wire [2:0] expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    wire [4:0] expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    wire [4:0] xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    wire [2:0] xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    wire [4:0] xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    wire [2:0] xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    wire [4:0] xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    wire [2:0] xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    wire [4:0] xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    wire [2:0] xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    wire [4:0] xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    wire [2:0] xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    wire [7:0] shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_in;
    wire [2:0] shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    wire [4:0] shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    wire [4:0] xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    wire [2:0] xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    wire [2:0] expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    wire [4:0] expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    wire [26:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_b;
    wire [8:0] yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_c;
    wire [26:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_b;
    wire [8:0] yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_c;
    wire [58:0] yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_in;
    wire [0:0] yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b;
    wire [22:0] yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_c;
    wire [22:0] yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d;
    wire [58:0] yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_in;
    wire [0:0] yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b;
    wire [22:0] yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_c;
    wire [22:0] yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d;
    wire [1:0] rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    wire [0:0] rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    wire [0:0] i_spec_store_select_i46_i_i_i_i_i_const_lambda_2_4497_139invSel_q;
    reg [31:0] mergedMUXes0_q;
    wire [0:0] i_spec_store_select_i46_i_i_i_i356_i_const_lambda_2_4497_238invSel_q;
    reg [31:0] mergedMUXes1_q;
    wire [0:0] rightShiftStage1_uid3124_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275invSel_q;
    reg [7:0] mergedMUXes2_q;
    wire [0:0] rightShiftStage1_uid3188_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122invSel_q;
    reg [7:0] mergedMUXes3_q;
    wire [0:0] rightShiftStage1_uid3252_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151invSel_q;
    reg [7:0] mergedMUXes4_q;
    wire [0:0] rightShiftStage1_uid3316_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17invSel_q;
    reg [7:0] mergedMUXes5_q;
    wire [0:0] rightShiftStage1_uid3380_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159invSel_q;
    reg [7:0] mergedMUXes6_q;
    wire [0:0] rightShiftStage1_uid3444_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25invSel_q;
    reg [7:0] mergedMUXes7_q;
    wire [0:0] rightShiftStage1_uid3508_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165invSel_q;
    reg [7:0] mergedMUXes8_q;
    wire [0:0] rightShiftStage1_uid3572_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31invSel_q;
    reg [7:0] mergedMUXes9_q;
    reg [0:0] redist0_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b_8_q;
    reg [22:0] redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_q;
    reg [22:0] redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_0;
    reg [22:0] redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_1;
    reg [22:0] redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_2;
    reg [0:0] redist2_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b_8_q;
    reg [22:0] redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_q;
    reg [22:0] redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_0;
    reg [22:0] redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_1;
    reg [22:0] redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_2;
    reg [2:0] redist4_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b_1_q;
    reg [4:0] redist5_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c_1_q;
    reg [2:0] redist6_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b_1_q;
    reg [4:0] redist7_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c_1_q;
    reg [0:0] redist8_udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c_14_q;
    reg [0:0] redist9_udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c_14_q;
    reg [0:0] redist10_udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c_14_q;
    reg [0:0] redist11_udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c_14_q;
    reg [0:0] redist12_udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c_14_q;
    reg [0:0] redist13_udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c_14_q;
    reg [0:0] redist14_udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c_14_q;
    reg [0:0] redist15_udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c_14_q;
    reg [31:0] redist16_s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    reg [31:0] redist17_s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    reg [31:0] redist18_s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    reg [31:0] redist19_zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    reg [31:0] redist20_s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    reg [31:0] redist21_s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    reg [31:0] redist22_s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    reg [31:0] redist23_zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    reg [31:0] redist24_eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    reg [31:0] redist25_oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    reg [31:0] redist26_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    reg [31:0] redist29_yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    reg [31:0] redist30_yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    reg [31:0] redist31_eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    reg [31:0] redist32_oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    reg [31:0] redist33_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    reg [31:0] redist36_yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    reg [31:0] redist37_yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    reg [31:0] redist38_eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    reg [31:0] redist39_oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    reg [31:0] redist40_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    reg [31:0] redist43_yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    reg [31:0] redist44_yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    reg [31:0] redist45_eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    reg [31:0] redist46_oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    reg [31:0] redist47_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    reg [31:0] redist50_yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    reg [31:0] redist51_yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    reg [31:0] redist52_eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    reg [31:0] redist53_oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    reg [31:0] redist54_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    reg [31:0] redist56_yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    reg [31:0] redist57_yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    reg [31:0] redist58_eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    reg [31:0] redist59_oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    reg [31:0] redist60_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    reg [31:0] redist62_yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    reg [31:0] redist63_yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    reg [31:0] redist64_eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    reg [31:0] redist65_oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    reg [31:0] redist66_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    reg [31:0] redist68_yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    reg [31:0] redist69_yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    reg [31:0] redist70_eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    reg [31:0] redist71_oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    reg [31:0] redist72_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    reg [31:0] redist74_yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    reg [31:0] redist75_yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    reg [20:0] redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_q;
    reg [20:0] redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0;
    reg [20:0] redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1;
    reg [20:0] redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2;
    reg [20:0] redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_q;
    reg [20:0] redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0;
    reg [20:0] redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1;
    reg [20:0] redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2;
    reg [20:0] redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_q;
    reg [20:0] redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_0;
    reg [20:0] redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_1;
    reg [31:0] redist79_i_unnamed_const_lambda_2_4497_91_impl_q0_1_q;
    reg [31:0] redist80_i_unnamed_const_lambda_2_4497_244_impl_q0_1_q;
    reg [9:0] redist85_sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q;
    reg [9:0] redist86_sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q;
    reg [9:0] redist87_sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q;
    reg [9:0] redist88_sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q;
    reg [9:0] redist89_sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q;
    reg [9:0] redist90_sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q;
    reg [9:0] redist91_sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q;
    reg [9:0] redist92_sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q;
    reg [0:0] redist93_valid_fanout_reg0_q_73_q;
    reg [7:0] redist95_expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b_1_q;
    reg [22:0] redist96_fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b_1_q;
    reg [0:0] redist97_sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b_1_q;
    reg [7:0] redist99_expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b_1_q;
    reg [22:0] redist100_fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b_1_q;
    reg [0:0] redist101_sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b_1_q;
    reg [31:0] redist103_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q;
    reg [0:0] redist105_signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q;
    reg [22:0] redist106_fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q;
    reg [8:0] redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_q;
    reg [8:0] redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_0;
    reg [8:0] redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_1;
    reg [0:0] redist108_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q;
    reg [0:0] redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_q;
    reg [0:0] redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_0;
    reg [0:0] redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_1;
    reg [0:0] redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_2;
    reg [24:0] redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_q;
    reg [24:0] redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_delay_0;
    reg [0:0] redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q;
    reg [22:0] redist114_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q;
    reg [0:0] redist116_signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q;
    reg [7:0] redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q;
    reg [31:0] redist120_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q;
    reg [0:0] redist122_signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q;
    reg [22:0] redist123_fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q;
    reg [8:0] redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_q;
    reg [8:0] redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_0;
    reg [8:0] redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_1;
    reg [0:0] redist125_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q;
    reg [0:0] redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_q;
    reg [0:0] redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_0;
    reg [0:0] redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_1;
    reg [0:0] redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_2;
    reg [24:0] redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_q;
    reg [24:0] redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_delay_0;
    reg [0:0] redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q;
    reg [22:0] redist131_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q;
    reg [0:0] redist133_signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q;
    reg [7:0] redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q;
    reg [31:0] redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q;
    reg [0:0] redist137_signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q;
    reg [31:0] redist139_minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q;
    reg [0:0] redist140_signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_12_q;
    reg [0:0] redist141_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_2_q;
    reg [0:0] redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_q;
    reg [0:0] redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_0;
    reg [0:0] redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_1;
    reg [0:0] redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_2;
    reg [7:0] redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_q;
    reg [7:0] redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_0;
    reg [7:0] redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_1;
    reg [7:0] redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_2;
    reg [0:0] redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_q;
    reg [0:0] redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_delay_0;
    reg [31:0] redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q;
    reg [0:0] redist147_signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q;
    reg [31:0] redist149_minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q;
    reg [0:0] redist150_signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_12_q;
    reg [0:0] redist151_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_2_q;
    reg [0:0] redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_q;
    reg [0:0] redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_0;
    reg [0:0] redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_1;
    reg [0:0] redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_2;
    reg [7:0] redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_q;
    reg [7:0] redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_0;
    reg [7:0] redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_1;
    reg [7:0] redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_2;
    reg [0:0] redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_q;
    reg [0:0] redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_delay_0;
    reg [31:0] redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q;
    reg [0:0] redist157_signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q;
    reg [31:0] redist159_minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q;
    reg [0:0] redist160_signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_12_q;
    reg [0:0] redist161_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_2_q;
    reg [0:0] redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_q;
    reg [0:0] redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_0;
    reg [0:0] redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_1;
    reg [0:0] redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_2;
    reg [7:0] redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_q;
    reg [7:0] redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_0;
    reg [7:0] redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_1;
    reg [7:0] redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_2;
    reg [0:0] redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q;
    reg [7:0] redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q;
    reg [31:0] redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q;
    reg [0:0] redist168_signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q;
    reg [31:0] redist170_minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q;
    reg [0:0] redist171_signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_12_q;
    reg [0:0] redist172_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_2_q;
    reg [0:0] redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_q;
    reg [0:0] redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_0;
    reg [0:0] redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_1;
    reg [0:0] redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_2;
    reg [7:0] redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_q;
    reg [7:0] redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_0;
    reg [7:0] redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_1;
    reg [7:0] redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_2;
    reg [0:0] redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q;
    reg [7:0] redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q;
    reg [0:0] redist178_signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q;
    reg [31:0] redist180_minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_1_q;
    reg [0:0] redist182_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_2_q;
    reg [0:0] redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_q;
    reg [0:0] redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_0;
    reg [0:0] redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_1;
    reg [0:0] redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_2;
    reg [7:0] redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_q;
    reg [7:0] redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_0;
    reg [7:0] redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_1;
    reg [7:0] redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_2;
    reg [0:0] redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_q;
    reg [0:0] redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_delay_0;
    reg [0:0] redist187_signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q;
    reg [31:0] redist189_minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_1_q;
    reg [0:0] redist191_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_2_q;
    reg [0:0] redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_q;
    reg [0:0] redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_0;
    reg [0:0] redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_1;
    reg [0:0] redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_2;
    reg [7:0] redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_q;
    reg [7:0] redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_0;
    reg [7:0] redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_1;
    reg [7:0] redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_2;
    reg [0:0] redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_q;
    reg [0:0] redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_delay_0;
    reg [0:0] redist196_signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q;
    reg [31:0] redist198_minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_1_q;
    reg [0:0] redist200_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_2_q;
    reg [0:0] redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_q;
    reg [0:0] redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_0;
    reg [0:0] redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_1;
    reg [0:0] redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_2;
    reg [7:0] redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_q;
    reg [7:0] redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_0;
    reg [7:0] redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_1;
    reg [7:0] redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_2;
    reg [0:0] redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_q;
    reg [0:0] redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_delay_0;
    reg [0:0] redist205_signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q;
    reg [31:0] redist207_minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_1_q;
    reg [0:0] redist209_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_2_q;
    reg [0:0] redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_q;
    reg [0:0] redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_0;
    reg [0:0] redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_1;
    reg [0:0] redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_2;
    reg [7:0] redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_q;
    reg [7:0] redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_0;
    reg [7:0] redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_1;
    reg [7:0] redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_2;
    reg [0:0] redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_q;
    reg [0:0] redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_delay_0;
    reg [31:0] redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_q;
    reg [31:0] redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_0;
    reg [31:0] redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_1;
    reg [0:0] redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_q;
    reg [0:0] redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_0;
    reg [0:0] redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_1;
    reg [0:0] redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_2;
    reg [0:0] redist216_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_5_q;
    reg [0:0] redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78_q;
    reg [0:0] redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q;
    reg [0:0] redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_0;
    reg [0:0] redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_1;
    reg [0:0] redist223_sync_together_4497_304_aunroll_x_in_i_valid_4_q;
    reg [31:0] redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q;
    reg [31:0] redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q;
    reg [31:0] redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q;
    reg [31:0] redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q;
    reg [31:0] redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q;
    reg [31:0] redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q;
    reg [31:0] redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1_q;
    reg [31:0] redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_q;
    reg [31:0] redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_0;
    reg [31:0] redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_1;
    reg [31:0] redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1_q;
    reg [31:0] redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_q;
    reg [31:0] redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_0;
    reg [31:0] redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_1;
    reg [31:0] redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q;
    reg [31:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_q;
    reg [31:0] redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q;
    reg [31:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_q;
    reg [63:0] redist240_i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q_1_q;
    reg [0:0] redist241_i_cmp9_i90_const_lambda_2_4497_71_q_1_q;
    reg [0:0] redist242_i_cmp9_i81_const_lambda_2_4497_41_q_1_q;
    reg [0:0] redist243_i_cmp9_i182_const_lambda_2_4497_254_q_1_q;
    reg [0:0] redist244_i_cmp9_i159_const_lambda_2_4497_213_q_1_q;
    reg [0:0] redist245_i_cmp9_i136_const_lambda_2_4497_184_q_1_q;
    reg [0:0] redist246_i_cmp9_i113_const_lambda_2_4497_101_q_1_q;
    reg [0:0] redist247_i_acl_const_lambda_2_4497_132_q_4_q;
    reg [0:0] redist247_i_acl_const_lambda_2_4497_132_q_4_delay_0;
    reg [0:0] redist247_i_acl_const_lambda_2_4497_132_q_4_delay_1;
    reg [0:0] redist248_i_acl_5_const_lambda_2_4497_240_q_4_q;
    reg [0:0] redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_0;
    reg [0:0] redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_1;
    reg [22:0] redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_inputreg0_q;
    reg [22:0] redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_inputreg0_q;
    wire redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_reset0;
    wire [31:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ia;
    wire [1:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_aa;
    wire [1:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ab;
    wire [31:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_iq;
    wire [31:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_q;
    wire [1:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_i = 2'b11;
    wire [1:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q;
    wire [2:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_a;
    wire [2:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_b;
    logic [2:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_o;
    wire [2:0] redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_q;
    wire redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_reset0;
    wire [7:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ia;
    wire [3:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_aa;
    wire [3:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ab;
    wire [7:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_iq;
    wire [7:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_q;
    wire [3:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_i = 4'b1111;
    wire [3:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q;
    wire [4:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_a;
    wire [4:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_b;
    logic [4:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_o;
    wire [4:0] redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_q;
    wire redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_reset0;
    wire [31:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ia;
    wire [1:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_aa;
    wire [1:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ab;
    wire [31:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_iq;
    wire [31:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_q;
    wire [1:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_a;
    wire [2:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_b;
    logic [2:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_o;
    wire [2:0] redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_q;
    wire redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_reset0;
    wire [7:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ia;
    wire [3:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_aa;
    wire [3:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ab;
    wire [7:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_iq;
    wire [7:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_q;
    wire [3:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_a;
    wire [4:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_b;
    logic [4:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_o;
    wire [4:0] redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_q;
    wire redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_reset0;
    wire [31:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ia;
    wire [1:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_aa;
    wire [1:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ab;
    wire [31:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_iq;
    wire [31:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_q;
    wire [1:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_a;
    wire [2:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_b;
    logic [2:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_o;
    wire [2:0] redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_q;
    wire redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_reset0;
    wire [7:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ia;
    wire [3:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_aa;
    wire [3:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ab;
    wire [7:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_iq;
    wire [7:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_q;
    wire [3:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_a;
    wire [4:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_b;
    logic [4:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_o;
    wire [4:0] redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_q;
    wire redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_reset0;
    wire [31:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ia;
    wire [1:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_aa;
    wire [1:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ab;
    wire [31:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_iq;
    wire [31:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_q;
    wire [1:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_a;
    wire [2:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_b;
    logic [2:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_o;
    wire [2:0] redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_q;
    wire redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_reset0;
    wire [7:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ia;
    wire [3:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_aa;
    wire [3:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ab;
    wire [7:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_iq;
    wire [7:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_q;
    wire [3:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_a;
    wire [4:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_b;
    logic [4:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_o;
    wire [4:0] redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_q;
    wire redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_reset0;
    wire [31:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ia;
    wire [1:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_aa;
    wire [1:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ab;
    wire [31:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_iq;
    wire [31:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_q;
    wire [1:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_a;
    wire [2:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_b;
    logic [2:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_o;
    wire [2:0] redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_q;
    wire redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_reset0;
    wire [31:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ia;
    wire [1:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_aa;
    wire [1:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ab;
    wire [31:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_iq;
    wire [31:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_q;
    wire [1:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_a;
    wire [2:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_b;
    logic [2:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_o;
    wire [2:0] redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_q;
    wire redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_reset0;
    wire [31:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ia;
    wire [1:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_aa;
    wire [1:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ab;
    wire [31:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_iq;
    wire [31:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_q;
    wire [1:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_a;
    wire [2:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_b;
    logic [2:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_o;
    wire [2:0] redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_q;
    wire redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_reset0;
    wire [31:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ia;
    wire [1:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_aa;
    wire [1:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ab;
    wire [31:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_iq;
    wire [31:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_q;
    wire [1:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_i = 2'b11;
    wire [2:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_a;
    wire [2:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_b;
    logic [2:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_o;
    wire [2:0] redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_q;
    wire redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_reset0;
    wire [31:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ia;
    wire [1:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_aa;
    wire [1:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ab;
    wire [31:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_iq;
    wire [31:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_q;
    wire [1:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_i = 2'b11;
    wire [1:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q;
    wire [2:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_a;
    wire [2:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_b;
    logic [2:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_o;
    wire [2:0] redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_q;
    wire redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_reset0;
    wire [31:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ia;
    wire [1:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_aa;
    wire [1:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ab;
    wire [31:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_iq;
    wire [31:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_q;
    wire [1:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_i = 2'b11;
    wire [2:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_a;
    wire [2:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_b;
    logic [2:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_o;
    wire [2:0] redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_q;
    reg [31:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_outputreg0_q;
    wire redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_reset0;
    wire [31:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ia;
    wire [4:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_aa;
    wire [4:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ab;
    wire [31:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_iq;
    wire [31:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_q;
    wire [4:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_i = 5'b11111;
    wire [4:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_offset_q;
    wire [5:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_a;
    wire [5:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_b;
    logic [5:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_o;
    wire [5:0] redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_q;
    reg [31:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_outputreg0_q;
    wire redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_reset0;
    wire [31:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ia;
    wire [4:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_aa;
    wire [4:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ab;
    wire [31:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_iq;
    wire [31:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_q;
    wire [4:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_i = 5'b11111;
    wire [5:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_a;
    wire [5:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_b;
    logic [5:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_o;
    wire [5:0] redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_q;
    wire redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_reset0;
    wire [31:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ia;
    wire [1:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_aa;
    wire [1:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ab;
    wire [31:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_iq;
    wire [31:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_q;
    wire [1:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_i = 2'b11;
    wire [2:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_a;
    wire [2:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_b;
    logic [2:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_o;
    wire [2:0] redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_q;
    wire redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_reset0;
    wire [31:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ia;
    wire [1:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_aa;
    wire [1:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ab;
    wire [31:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_iq;
    wire [31:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_q;
    wire [1:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_i = 2'b11;
    wire [2:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_a;
    wire [2:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_b;
    logic [2:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_o;
    wire [2:0] redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_q;
    reg [1:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_outputreg0_q;
    wire redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_reset0;
    wire [1:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ia;
    wire [4:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_aa;
    wire [4:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ab;
    wire [1:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_iq;
    wire [1:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_q;
    wire [4:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_i = 5'b11111;
    wire [4:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_offset_q;
    wire [5:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_a;
    wire [5:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_b;
    logic [5:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_o;
    wire [5:0] redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_q;
    wire redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_reset0;
    wire [31:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ia;
    wire [1:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_aa;
    wire [1:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ab;
    wire [31:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_iq;
    wire [31:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_q;
    wire [1:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_i = 2'b11;
    wire [2:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_a;
    wire [2:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_b;
    logic [2:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_o;
    wire [2:0] redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_q;
    reg [8:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_inputreg0_q;
    wire redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_reset0;
    wire [8:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ia;
    wire [3:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_aa;
    wire [3:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ab;
    wire [8:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_iq;
    wire [8:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_q;
    wire [3:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_i = 4'b1111;
    wire [3:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_offset_q;
    wire [4:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_a;
    wire [4:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_b;
    logic [4:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_o;
    wire [4:0] redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_q;
    reg [7:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_inputreg0_q;
    wire redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_reset0;
    wire [7:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ia;
    wire [2:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_aa;
    wire [2:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ab;
    wire [7:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_iq;
    wire [7:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_q;
    wire [2:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_i = 3'b111;
    wire [2:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_offset_q;
    wire [3:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_a;
    wire [3:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_b;
    logic [3:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_o;
    wire [3:0] redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_q;
    wire redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_reset0;
    wire [22:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia;
    wire [2:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa;
    wire [2:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab;
    wire [22:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq;
    wire [22:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q;
    wire [2:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i = 3'b111;
    wire [2:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q;
    wire [3:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a;
    wire [3:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b;
    logic [3:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o;
    wire [3:0] redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q;
    reg [7:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_outputreg0_q;
    wire redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_reset0;
    wire [7:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia;
    wire [2:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa;
    wire [2:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab;
    wire [7:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq;
    wire [7:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q;
    wire [2:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i = 3'b111;
    wire [2:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q;
    wire [3:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a;
    wire [3:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b;
    logic [3:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o;
    wire [3:0] redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q;
    reg [1:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_outputreg0_q;
    wire redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_reset0;
    wire [1:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ia;
    wire [4:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_aa;
    wire [4:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ab;
    wire [1:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_iq;
    wire [1:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_q;
    wire [4:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_i = 5'b11111;
    wire [5:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_a;
    wire [5:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_b;
    logic [5:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_o;
    wire [5:0] redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_q;
    wire redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_reset0;
    wire [31:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ia;
    wire [1:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_aa;
    wire [1:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ab;
    wire [31:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_iq;
    wire [31:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_q;
    wire [1:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_i = 2'b11;
    wire [2:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_a;
    wire [2:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_b;
    logic [2:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_o;
    wire [2:0] redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_q;
    reg [8:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_inputreg0_q;
    wire redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_reset0;
    wire [8:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ia;
    wire [3:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_aa;
    wire [3:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ab;
    wire [8:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_iq;
    wire [8:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_q;
    wire [3:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_i = 4'b1111;
    wire [4:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_a;
    wire [4:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_b;
    logic [4:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_o;
    wire [4:0] redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_q;
    reg [7:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_inputreg0_q;
    wire redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_reset0;
    wire [7:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ia;
    wire [2:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_aa;
    wire [2:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ab;
    wire [7:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_iq;
    wire [7:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_q;
    wire [2:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_i = 3'b111;
    wire [3:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_a;
    wire [3:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_b;
    logic [3:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_o;
    wire [3:0] redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_q;
    wire redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_reset0;
    wire [22:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia;
    wire [2:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa;
    wire [2:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab;
    wire [22:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq;
    wire [22:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q;
    wire [2:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i = 3'b111;
    wire [3:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a;
    wire [3:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b;
    logic [3:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o;
    wire [3:0] redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q;
    reg [7:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_outputreg0_q;
    wire redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_reset0;
    wire [7:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia;
    wire [2:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa;
    wire [2:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab;
    wire [7:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq;
    wire [7:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q;
    wire [2:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i = 3'b111;
    wire [3:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a;
    wire [3:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b;
    logic [3:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o;
    wire [3:0] redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q;
    wire redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_reset0;
    wire [1:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ia;
    wire [4:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_aa;
    wire [4:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ab;
    wire [1:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_iq;
    wire [1:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_q;
    wire [4:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_i = 5'b11111;
    wire [4:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q;
    wire [5:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_a;
    wire [5:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_b;
    logic [5:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_o;
    wire [5:0] redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_q;
    reg [7:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_outputreg0_q;
    wire redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_reset0;
    wire [7:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ia;
    wire [4:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_aa;
    wire [4:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ab;
    wire [7:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_iq;
    wire [7:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_q;
    wire [4:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_i = 5'b11111;
    wire [4:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q;
    wire [5:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_a;
    wire [5:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_b;
    logic [5:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_o;
    wire [5:0] redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_q;
    wire redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_reset0;
    wire [1:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ia;
    wire [4:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_aa;
    wire [4:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ab;
    wire [1:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_iq;
    wire [1:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_q;
    wire [4:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_i = 5'b11111;
    wire [5:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_a;
    wire [5:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_b;
    logic [5:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_o;
    wire [5:0] redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_q;
    reg [7:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_outputreg0_q;
    wire redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_reset0;
    wire [7:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ia;
    wire [4:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_aa;
    wire [4:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ab;
    wire [7:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_iq;
    wire [7:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_q;
    wire [4:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_a;
    wire [5:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_b;
    logic [5:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_o;
    wire [5:0] redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_q;
    wire redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_reset0;
    wire [1:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ia;
    wire [4:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_aa;
    wire [4:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ab;
    wire [1:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_iq;
    wire [1:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_q;
    wire [4:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_i = 5'b11111;
    wire [5:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_a;
    wire [5:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_b;
    logic [5:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_o;
    wire [5:0] redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_q;
    reg [7:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_outputreg0_q;
    wire redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_reset0;
    wire [7:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ia;
    wire [4:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_aa;
    wire [4:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ab;
    wire [7:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_iq;
    wire [7:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_q;
    wire [4:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_a;
    wire [5:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_b;
    logic [5:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_o;
    wire [5:0] redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_q;
    wire redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_reset0;
    wire [1:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ia;
    wire [4:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_aa;
    wire [4:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ab;
    wire [1:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_iq;
    wire [1:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_q;
    wire [4:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_i = 5'b11111;
    wire [5:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_a;
    wire [5:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_b;
    logic [5:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_o;
    wire [5:0] redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_q;
    reg [7:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_outputreg0_q;
    wire redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_reset0;
    wire [7:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ia;
    wire [4:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_aa;
    wire [4:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ab;
    wire [7:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_iq;
    wire [7:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_q;
    wire [4:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_a;
    wire [5:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_b;
    logic [5:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_o;
    wire [5:0] redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_q;
    wire redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_reset0;
    wire [1:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ia;
    wire [4:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_aa;
    wire [4:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ab;
    wire [1:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_iq;
    wire [1:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_q;
    wire [4:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_i = 5'b11111;
    wire [5:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_a;
    wire [5:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_b;
    logic [5:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_o;
    wire [5:0] redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_q;
    reg [8:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_inputreg0_q;
    wire redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_reset0;
    wire [8:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ia;
    wire [3:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_aa;
    wire [3:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ab;
    wire [8:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_iq;
    wire [8:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_q;
    wire [3:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_a;
    wire [4:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_b;
    logic [4:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_o;
    wire [4:0] redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_q;
    reg [7:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_outputreg0_q;
    wire redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_reset0;
    wire [7:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ia;
    wire [4:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_aa;
    wire [4:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ab;
    wire [7:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_iq;
    wire [7:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_q;
    wire [4:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_a;
    wire [5:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_b;
    logic [5:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_o;
    wire [5:0] redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_q;
    wire redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_reset0;
    wire [1:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ia;
    wire [4:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_aa;
    wire [4:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ab;
    wire [1:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_iq;
    wire [1:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_q;
    wire [4:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_i = 5'b11111;
    wire [5:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_a;
    wire [5:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_b;
    logic [5:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_o;
    wire [5:0] redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_q;
    reg [8:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_inputreg0_q;
    wire redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_reset0;
    wire [8:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ia;
    wire [3:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_aa;
    wire [3:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ab;
    wire [8:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_iq;
    wire [8:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_q;
    wire [3:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_a;
    wire [4:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_b;
    logic [4:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_o;
    wire [4:0] redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_q;
    reg [7:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_outputreg0_q;
    wire redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_reset0;
    wire [7:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ia;
    wire [4:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_aa;
    wire [4:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ab;
    wire [7:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_iq;
    wire [7:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_q;
    wire [4:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_a;
    wire [5:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_b;
    logic [5:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_o;
    wire [5:0] redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_q;
    wire redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_reset0;
    wire [1:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ia;
    wire [4:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_aa;
    wire [4:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ab;
    wire [1:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_iq;
    wire [1:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_q;
    wire [4:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_i = 5'b11111;
    wire [4:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_offset_q;
    wire [5:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_a;
    wire [5:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_b;
    logic [5:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_o;
    wire [5:0] redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_q;
    reg [8:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_inputreg0_q;
    wire redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_reset0;
    wire [8:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ia;
    wire [3:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_aa;
    wire [3:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ab;
    wire [8:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_iq;
    wire [8:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_q;
    wire [3:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_a;
    wire [4:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_b;
    logic [4:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_o;
    wire [4:0] redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_q;
    reg [7:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_outputreg0_q;
    wire redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_reset0;
    wire [7:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ia;
    wire [4:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_aa;
    wire [4:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ab;
    wire [7:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_iq;
    wire [7:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_q;
    wire [4:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_a;
    wire [5:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_b;
    logic [5:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_o;
    wire [5:0] redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_q;
    wire redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_reset0;
    wire [1:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ia;
    wire [4:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_aa;
    wire [4:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ab;
    wire [1:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_iq;
    wire [1:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_q;
    wire [4:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_i = 5'b11111;
    wire [5:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_a;
    wire [5:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_b;
    logic [5:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_o;
    wire [5:0] redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_q;
    reg [8:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_inputreg0_q;
    wire redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_reset0;
    wire [8:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ia;
    wire [3:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_aa;
    wire [3:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ab;
    wire [8:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_iq;
    wire [8:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_q;
    wire [3:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_i = 4'b1111;
    wire [4:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_a;
    wire [4:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_b;
    logic [4:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_o;
    wire [4:0] redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_q;
    reg [7:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_outputreg0_q;
    wire redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_reset0;
    wire [7:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ia;
    wire [4:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_aa;
    wire [4:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ab;
    wire [7:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_iq;
    wire [7:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_q;
    wire [4:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_i = 5'b11111;
    wire [5:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_a;
    wire [5:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_b;
    logic [5:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_o;
    wire [5:0] redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_q;
    reg [31:0] redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_inputreg0_q;
    reg [31:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_inputreg0_q;
    wire redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_reset0;
    wire [31:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ia;
    wire [5:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_aa;
    wire [5:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ab;
    wire [31:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_iq;
    wire [31:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_q;
    wire [5:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_i = 6'b111111;
    wire [5:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_offset_q;
    wire [6:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_a;
    wire [6:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_b;
    logic [6:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_o;
    wire [6:0] redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_q;
    reg [31:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_inputreg0_q;
    wire redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_reset0;
    wire [31:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ia;
    wire [6:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_aa;
    wire [6:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ab;
    wire [31:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_iq;
    wire [31:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_q;
    wire [6:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_i = 7'b1111111;
    wire [6:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_offset_q;
    wire [7:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_a;
    wire [7:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_b;
    logic [7:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_o;
    wire [7:0] redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_q;
    reg [31:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_inputreg0_q;
    wire redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_reset0;
    wire [31:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ia;
    wire [6:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_aa;
    wire [6:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ab;
    wire [31:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_iq;
    wire [31:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_q;
    wire [6:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_i = 7'b1111111;
    wire [7:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_a;
    wire [7:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_b;
    logic [7:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_o;
    wire [7:0] redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_q;
    reg [31:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_inputreg0_q;
    wire redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_reset0;
    wire [31:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ia;
    wire [5:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_aa;
    wire [5:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ab;
    wire [31:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_iq;
    wire [31:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_q;
    wire [5:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_i = 6'b111111;
    wire [6:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_a;
    wire [6:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_b;
    logic [6:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_o;
    wire [6:0] redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_q;
    wire redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_reset0;
    wire [31:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ia;
    wire [1:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_aa;
    wire [1:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ab;
    wire [31:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_iq;
    wire [31:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_q;
    wire [1:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_i = 2'b11;
    wire [2:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_a;
    wire [2:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_b;
    logic [2:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_o;
    wire [2:0] redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_q;
    wire redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_reset0;
    wire [31:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ia;
    wire [1:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_aa;
    wire [1:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ab;
    wire [31:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_iq;
    wire [31:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_q;
    wire [1:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_i = 2'b11;
    wire [2:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_a;
    wire [2:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_b;
    logic [2:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_o;
    wire [2:0] redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_q;
    wire redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_reset0;
    wire [31:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ia;
    wire [4:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_aa;
    wire [4:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ab;
    wire [31:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_iq;
    wire [31:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_q;
    wire [4:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_i = 5'b11111;
    wire [4:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_offset_q;
    wire [5:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_a;
    wire [5:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_b;
    logic [5:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_o;
    wire [5:0] redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_q;
    wire redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_reset0;
    wire [31:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ia;
    wire [4:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_aa;
    wire [4:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ab;
    wire [31:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_iq;
    wire [31:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_q;
    wire [4:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_a;
    wire [5:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_b;
    logic [5:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_o;
    wire [5:0] redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_q;


    // sx_uid2118_i_lm18_neg_const_lambda_2_4497_2gr(BITSELECT,2117)@91
    assign sx_uid2118_i_lm18_neg_const_lambda_2_4497_2gr_b = in_c2_eni14_1_tpl[31:31];

    // invSX_uid2124_i_lm18_neg_const_lambda_2_4497_2gr(LOGICAL,2123)@91
    assign invSX_uid2124_i_lm18_neg_const_lambda_2_4497_2gr_q = $signed(~ (sx_uid2118_i_lm18_neg_const_lambda_2_4497_2gr_b));

    // expX_uid2120_i_lm18_neg_const_lambda_2_4497_2gr(BITSELECT,2119)@91
    assign expX_uid2120_i_lm18_neg_const_lambda_2_4497_2gr_b = $signed(in_c2_eni14_1_tpl[30:23]);

    // fracX_uid2119_i_lm18_neg_const_lambda_2_4497_2gr(BITSELECT,2118)@91
    assign fracX_uid2119_i_lm18_neg_const_lambda_2_4497_2gr_b = $signed(in_c2_eni14_1_tpl[22:0]);

    // expFracX_uid2121_i_lm18_neg_const_lambda_2_4497_2gr(BITJOIN,2120)@91
    assign expFracX_uid2121_i_lm18_neg_const_lambda_2_4497_2gr_q = {expX_uid2120_i_lm18_neg_const_lambda_2_4497_2gr_b, fracX_uid2119_i_lm18_neg_const_lambda_2_4497_2gr_b};

    // negResult_uid2125_i_lm18_neg_const_lambda_2_4497_2gr(BITJOIN,2124)@91
    assign negResult_uid2125_i_lm18_neg_const_lambda_2_4497_2gr_q = {invSX_uid2124_i_lm18_neg_const_lambda_2_4497_2gr_q, expFracX_uid2121_i_lm18_neg_const_lambda_2_4497_2gr_q};

    // VCC(CONSTANT,1)
    assign VCC_q = 1'b1;

    // i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl(FPCOLUMN,3034)@91 + 4
    assign i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ax0 = $unsigned(in_c2_eni14_2_tpl);
    assign i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ay0 = in_c2_eni14_3_tpl;
    assign i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_az0 = negResult_uid2125_i_lm18_neg_const_lambda_2_4497_2gr_q;
    assign i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_reset0 = 1'b0;
    assign i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ena0 }),
        .clr({ i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_reset0, i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_reset0 }),
        .fp32_adder_a(i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ax0),
        .fp32_mult_a(i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_ay0),
        .fp32_mult_b(i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_az0),
        .fp32_result(i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist222_sync_together_4497_304_aunroll_x_in_i_valid_3(DELAY,4034)
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_0 <= '0;
        end
        else
        begin
            redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_0 <= $unsigned(in_i_valid);
        end
    end
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_1 <= redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_0;
        end
    end
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q <= '0;
        end
        else
        begin
            redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q <= $signed(redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_delay_1);
        end
    end

    // valid_fanout_reg1(REG,2163)@94 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg1_q <= redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q;
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = 1'b0;

    // redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4(DELAY,4027)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_0 <= $unsigned(in_c2_eni14_7_tpl);
            redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_1 <= redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_0;
            redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_2 <= redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_1;
            redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_q <= $signed(redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_delay_2);
        end
    end

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_upper_bits_x_b_const(CONSTANT,2894)
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_upper_bits_x_b_const_q = 42'b010000000100000000000000000000000000000000;

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_trunc_sel_x(BITSELECT,559)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_trunc_sel_x_b = in_c2_eni14_4_tpl[21:0];

    // i_arrayidx22_i_const_lambda_2_4532_0gr_narrow_x(BITSELECT,547)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_narrow_x_b = i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_trunc_sel_x_b[8:0];

    // i_arrayidx22_i_const_lambda_2_4532_0gr_c_i13_0_4532_1gr_x(CONSTANT,545)
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_c_i13_0_4532_1gr_x_q = 13'b0000000000000;

    // i_arrayidx22_i_const_lambda_2_4532_0gr_shift_join_x(BITJOIN,548)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_shift_join_x_q = {i_arrayidx22_i_const_lambda_2_4532_0gr_narrow_x_b, i_arrayidx22_i_const_lambda_2_4532_0gr_c_i13_0_4532_1gr_x_q};

    // i_arrayidx22_i_const_lambda_2_4532_0gr_add_x_bit_select(BITSELECT,3071)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_add_x_bit_select_b = $signed({1'b0, i_arrayidx22_i_const_lambda_2_4532_0gr_shift_join_x_q[21:0]});

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_2_trunc_sel_x(BITSELECT,560)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_2_trunc_sel_x_b = i_arrayidx22_i_const_lambda_2_4532_0gr_add_x_bit_select_b[21:0];

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged(BITSELECT,3746)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged_b = $signed(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_2_trunc_sel_x_b[21:2]);

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_3_trunc_sel_x(BITSELECT,561)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_3_trunc_sel_x_b = in_c2_eni14_5_tpl[21:0];

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_narrow_x(BITSELECT,552)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_narrow_x_b = i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_3_trunc_sel_x_b[19:0];

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_shift_join_x(BITJOIN,553)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_shift_join_x_q = {i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_narrow_x_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_lhsMSBs_select(BITSELECT,3074)@91
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_lhsMSBs_select_b = $signed(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_shift_join_x_q[21:2]);

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums(ADD,3075)@91 + 1
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_a = {1'b0, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_lhsMSBs_select_b};
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_b = {1'b0, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_o <= $unsigned(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_a) + $unsigned(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_b);
        end
    end
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q = $signed(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_o[20:0]);

    // redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4(DELAY,3890)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_0 <= $unsigned(i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q);
            redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_1 <= redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_0;
            redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_q <= $signed(redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_delay_1);
        end
    end

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_split_join(BITJOIN,3076)@95
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_split_join_q = {redist78_i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_MSBs_sums_q_4_q, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_5_trunc_sel_x(BITSELECT,562)@95
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_5_trunc_sel_x_b = i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_split_join_q[21:0];

    // i_arrayidx_i_const_lambda_2_4504_0gr_append_upper_bits_x(BITJOIN,604)@95
    assign i_arrayidx_i_const_lambda_2_4504_0gr_append_upper_bits_x_q = {i_arrayidx_i294_i_const_lambda_2_4552_0gr_upper_bits_x_b_const_q, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_5_trunc_sel_x_b};

    // i_arrayidx_i_const_lambda_2_4497_4gr_vt_select_63(BITSELECT,174)@95
    assign i_arrayidx_i_const_lambda_2_4497_4gr_vt_select_63_b = i_arrayidx_i_const_lambda_2_4504_0gr_append_upper_bits_x_q[63:2];

    // i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1(CONSTANT,163)
    assign i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q = 2'b00;

    // i_arrayidx_i_const_lambda_2_4497_4gr_vt_join(BITJOIN,173)@95
    assign i_arrayidx_i_const_lambda_2_4497_4gr_vt_join_q = {i_arrayidx_i_const_lambda_2_4497_4gr_vt_select_63_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_63(CONSTANT,316)
    assign i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_63_q = 12'b000000000000;

    // c_i32_0_4497_288(CONSTANT,18)
    assign c_i32_0_4497_288_q = 32'b00000000000000000000000000000000;

    // redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_inputreg0(DELAY,4287)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_inputreg0_q <= in_c2_eni14_6_tpl;
        end
    end

    // redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4(DELAY,4026)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_0 <= $unsigned(redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_inputreg0_q);
            redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_1 <= redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_0;
            redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_q <= $signed(redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_delay_1);
        end
    end

    // i_l_grpid_0_ext_const_lambda_2_4497_5gr_sel_x(BITSELECT,623)@95
    assign i_l_grpid_0_ext_const_lambda_2_4497_5gr_sel_x_b = {32'b00000000000000000000000000000000, redist214_sync_together_4497_304_aunroll_x_in_c2_eni14_6_tpl_4_q[31:0]};

    // i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_select_31(BITSELECT,314)@95
    assign i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_select_31_b = i_l_grpid_0_ext_const_lambda_2_4497_5gr_sel_x_b[31:0];

    // i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_join(BITJOIN,313)@95
    assign i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_join_q = {c_i32_0_4497_288_q, i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_select_31_b};

    // i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs(BITSHIFT,3095)@95
    assign i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_qint = { i_l_grpid_0_ext_const_lambda_2_4497_5gr_vt_join_q, 20'b00000000000000000000 };
    assign i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_q = i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_qint[83:0];

    // i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51(BITSELECT,318)@95
    assign i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_in = i_l_grpid_0_ext_offset_const_lambda_2_4525_0gr_shift_x_fs_q[63:0];
    assign i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_b = i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_in[51:20];

    // i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_19(CONSTANT,315)
    assign i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_19_q = 20'b00000000000000000000;

    // i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join(BITJOIN,317)@95
    assign i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q = {i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_63_q, i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_select_51_b, i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_const_19_q};

    // i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11(BLACKBOX,325)@95
    // out out_memdep_388_const_lambda_2_avm_address@20000000
    // out out_memdep_388_const_lambda_2_avm_burstcount@20000000
    // out out_memdep_388_const_lambda_2_avm_byteenable@20000000
    // out out_memdep_388_const_lambda_2_avm_enable@20000000
    // out out_memdep_388_const_lambda_2_avm_read@20000000
    // out out_memdep_388_const_lambda_2_avm_write@20000000
    // out out_memdep_388_const_lambda_2_avm_writedata@20000000
    // out out_o_stall@96
    // out out_o_valid@96
    // out out_o_writeack@96
    const_lambda_2_i_llvm_fpga_mem_memdep_388_4572_0gr thei_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11 (
        .in_AddrOffset(i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx_i_const_lambda_2_4497_4gr_vt_join_q),
        .in_i_predicate(redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg1_q),
        .in_i_writedata(i_llvm_fpga_fp_multadd_mult_add_const_lambda_2_4497_3gr_impl_q0),
        .in_memdep_388_const_lambda_2_avm_readdata(in_memdep_388_const_lambda_2_avm_readdata),
        .in_memdep_388_const_lambda_2_avm_readdatavalid(in_memdep_388_const_lambda_2_avm_readdatavalid),
        .in_memdep_388_const_lambda_2_avm_waitrequest(in_memdep_388_const_lambda_2_avm_waitrequest),
        .in_memdep_388_const_lambda_2_avm_writeack(in_memdep_388_const_lambda_2_avm_writeack),
        .out_memdep_388_const_lambda_2_avm_address(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_address),
        .out_memdep_388_const_lambda_2_avm_burstcount(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_burstcount),
        .out_memdep_388_const_lambda_2_avm_byteenable(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_byteenable),
        .out_memdep_388_const_lambda_2_avm_enable(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_enable),
        .out_memdep_388_const_lambda_2_avm_read(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_read),
        .out_memdep_388_const_lambda_2_avm_write(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_write),
        .out_memdep_388_const_lambda_2_avm_writedata(i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_writedata),
        .out_o_stall(),
        .out_o_valid(),
        .out_o_writeack(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,30)
    assign out_memdep_388_const_lambda_2_avm_address = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_address;
    assign out_memdep_388_const_lambda_2_avm_enable = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_enable;
    assign out_memdep_388_const_lambda_2_avm_read = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_read;
    assign out_memdep_388_const_lambda_2_avm_write = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_write;
    assign out_memdep_388_const_lambda_2_avm_writedata = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_writedata;
    assign out_memdep_388_const_lambda_2_avm_byteenable = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_byteenable;
    assign out_memdep_388_const_lambda_2_avm_burstcount = i_llvm_fpga_mem_memdep_388_const_lambda_2_4497_11_out_memdep_388_const_lambda_2_avm_burstcount;

    // redist223_sync_together_4497_304_aunroll_x_in_i_valid_4(DELAY,4035)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_sync_together_4497_304_aunroll_x_in_i_valid_4_q <= redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q;
        end
    end

    // valid_fanout_reg2(REG,2164)@95 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg2_q <= redist223_sync_together_4497_304_aunroll_x_in_i_valid_4_q;
        end
    end

    // redist216_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_5(DELAY,4028)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_5_q <= redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_q;
        end
    end

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_3_trunc_sel_x(BITSELECT,581)@91
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_3_trunc_sel_x_b = in_c2_eni14_8_tpl[21:0];

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_narrow_x(BITSELECT,572)@91
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_narrow_x_b = i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_3_trunc_sel_x_b[19:0];

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_shift_join_x(BITJOIN,573)@91
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_shift_join_x_q = {i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_narrow_x_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_lhsMSBs_select(BITSELECT,3080)@91
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_lhsMSBs_select_b = $signed(i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_shift_join_x_q[21:2]);

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums(ADD,3081)@91 + 1
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_a = {1'b0, i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_lhsMSBs_select_b};
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_b = {1'b0, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_o <= $unsigned(i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_a) + $unsigned(i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_b);
        end
    end
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q = $signed(i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_o[20:0]);

    // redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5(DELAY,3889)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0 <= $unsigned(i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q);
            redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1 <= redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0;
            redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2 <= redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1;
            redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_q <= $signed(redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2);
        end
    end

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_split_join(BITJOIN,3082)@96
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_split_join_q = {redist77_i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_MSBs_sums_q_5_q, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_5_trunc_sel_x(BITSELECT,582)@96
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_5_trunc_sel_x_b = i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_0_add_x_split_join_q[21:0];

    // i_arrayidx_i294_i_const_lambda_2_4552_0gr_append_upper_bits_x(BITJOIN,564)@96
    assign i_arrayidx_i294_i_const_lambda_2_4552_0gr_append_upper_bits_x_q = {i_arrayidx_i294_i_const_lambda_2_4552_0gr_upper_bits_x_b_const_q, i_arrayidx_i294_i_const_lambda_2_4552_0gr_dupName_5_trunc_sel_x_b};

    // i_arrayidx_i294_i_const_lambda_2_4497_10_vt_select_63(BITSELECT,168)@96
    assign i_arrayidx_i294_i_const_lambda_2_4497_10_vt_select_63_b = i_arrayidx_i294_i_const_lambda_2_4552_0gr_append_upper_bits_x_q[63:2];

    // i_arrayidx_i294_i_const_lambda_2_4497_10_vt_join(BITJOIN,167)@96
    assign i_arrayidx_i294_i_const_lambda_2_4497_10_vt_join_q = {i_arrayidx_i294_i_const_lambda_2_4497_10_vt_select_63_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // redist240_i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q_1(DELAY,4052)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q_1_q <= i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q;
        end
    end

    // i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12(BLACKBOX,323)@96
    // in in_i_stall@20000000
    // out out_lm22189_const_lambda_2_avm_address@20000000
    // out out_lm22189_const_lambda_2_avm_burstcount@20000000
    // out out_lm22189_const_lambda_2_avm_byteenable@20000000
    // out out_lm22189_const_lambda_2_avm_enable@20000000
    // out out_lm22189_const_lambda_2_avm_read@20000000
    // out out_lm22189_const_lambda_2_avm_write@20000000
    // out out_lm22189_const_lambda_2_avm_writedata@20000000
    // out out_o_readdata@103
    // out out_o_stall@102
    // out out_o_valid@103
    const_lambda_2_i_llvm_fpga_mem_lm22189_4590_0gr thei_llvm_fpga_mem_lm22189_const_lambda_2_4497_12 (
        .in_AddrOffset(redist240_i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q_1_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx_i294_i_const_lambda_2_4497_10_vt_join_q),
        .in_i_predicate(redist216_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_5_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg2_q),
        .in_lm22189_const_lambda_2_avm_readdata(in_lm22189_const_lambda_2_avm_readdata),
        .in_lm22189_const_lambda_2_avm_readdatavalid(in_lm22189_const_lambda_2_avm_readdatavalid),
        .in_lm22189_const_lambda_2_avm_waitrequest(in_lm22189_const_lambda_2_avm_waitrequest),
        .in_lm22189_const_lambda_2_avm_writeack(in_lm22189_const_lambda_2_avm_writeack),
        .out_lm22189_const_lambda_2_avm_address(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_address),
        .out_lm22189_const_lambda_2_avm_burstcount(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_burstcount),
        .out_lm22189_const_lambda_2_avm_byteenable(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_byteenable),
        .out_lm22189_const_lambda_2_avm_enable(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_enable),
        .out_lm22189_const_lambda_2_avm_read(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_read),
        .out_lm22189_const_lambda_2_avm_write(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_write),
        .out_lm22189_const_lambda_2_avm_writedata(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_ext_sig_sync_out_x(GPOUT,503)
    assign out_lm22189_const_lambda_2_avm_address = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_address;
    assign out_lm22189_const_lambda_2_avm_enable = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_enable;
    assign out_lm22189_const_lambda_2_avm_read = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_read;
    assign out_lm22189_const_lambda_2_avm_write = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_write;
    assign out_lm22189_const_lambda_2_avm_writedata = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_writedata;
    assign out_lm22189_const_lambda_2_avm_byteenable = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_byteenable;
    assign out_lm22189_const_lambda_2_avm_burstcount = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_lm22189_const_lambda_2_avm_burstcount;

    // sx_uid2109_i_lm16_neg_const_lambda_2_4497_7gr(BITSELECT,2108)@91
    assign sx_uid2109_i_lm16_neg_const_lambda_2_4497_7gr_b = in_c2_eni14_2_tpl[31:31];

    // invSX_uid2115_i_lm16_neg_const_lambda_2_4497_7gr(LOGICAL,2114)@91
    assign invSX_uid2115_i_lm16_neg_const_lambda_2_4497_7gr_q = $signed(~ (sx_uid2109_i_lm16_neg_const_lambda_2_4497_7gr_b));

    // expX_uid2111_i_lm16_neg_const_lambda_2_4497_7gr(BITSELECT,2110)@91
    assign expX_uid2111_i_lm16_neg_const_lambda_2_4497_7gr_b = $signed(in_c2_eni14_2_tpl[30:23]);

    // fracX_uid2110_i_lm16_neg_const_lambda_2_4497_7gr(BITSELECT,2109)@91
    assign fracX_uid2110_i_lm16_neg_const_lambda_2_4497_7gr_b = $signed(in_c2_eni14_2_tpl[22:0]);

    // expFracX_uid2112_i_lm16_neg_const_lambda_2_4497_7gr(BITJOIN,2111)@91
    assign expFracX_uid2112_i_lm16_neg_const_lambda_2_4497_7gr_q = {expX_uid2111_i_lm16_neg_const_lambda_2_4497_7gr_b, fracX_uid2110_i_lm16_neg_const_lambda_2_4497_7gr_b};

    // negResult_uid2116_i_lm16_neg_const_lambda_2_4497_7gr(BITJOIN,2115)@91
    assign negResult_uid2116_i_lm16_neg_const_lambda_2_4497_7gr_q = {invSX_uid2115_i_lm16_neg_const_lambda_2_4497_7gr_q, expFracX_uid2112_i_lm16_neg_const_lambda_2_4497_7gr_q};

    // i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl(FPCOLUMN,3025)@91 + 4
    assign i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ax0 = $unsigned(in_c2_eni14_1_tpl);
    assign i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ay0 = in_c2_eni14_3_tpl;
    assign i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_az0 = negResult_uid2116_i_lm16_neg_const_lambda_2_4497_7gr_q;
    assign i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_reset0 = 1'b0;
    assign i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ena0 }),
        .clr({ i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_reset0, i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_reset0 }),
        .fp32_adder_a(i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ax0),
        .fp32_mult_a(i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_ay0),
        .fp32_mult_b(i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_az0),
        .fp32_result(i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // valid_fanout_reg3(REG,2165)@94 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg3_q <= redist222_sync_together_4497_304_aunroll_x_in_i_valid_3_q;
        end
    end

    // i_arrayidx22_i_const_lambda_2_4532_0gr_upper_bits_x_b_const(CONSTANT,2891)
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_upper_bits_x_b_const_q = 42'b010000000100000100000000000000000000000000;

    // i_arrayidx22_i_const_lambda_2_4532_0gr_append_upper_bits_x(BITJOIN,544)@95
    assign i_arrayidx22_i_const_lambda_2_4532_0gr_append_upper_bits_x_q = {i_arrayidx22_i_const_lambda_2_4532_0gr_upper_bits_x_b_const_q, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_5_trunc_sel_x_b};

    // i_arrayidx22_i_const_lambda_2_4497_9gr_vt_select_63(BITSELECT,165)@95
    assign i_arrayidx22_i_const_lambda_2_4497_9gr_vt_select_63_b = i_arrayidx22_i_const_lambda_2_4532_0gr_append_upper_bits_x_q[63:2];

    // i_arrayidx22_i_const_lambda_2_4497_9gr_vt_join(BITJOIN,164)@95
    assign i_arrayidx22_i_const_lambda_2_4497_9gr_vt_join_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_select_63_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145(BLACKBOX,326)@95
    // out out_memdep_86_const_lambda_2_avm_address@20000000
    // out out_memdep_86_const_lambda_2_avm_burstcount@20000000
    // out out_memdep_86_const_lambda_2_avm_byteenable@20000000
    // out out_memdep_86_const_lambda_2_avm_enable@20000000
    // out out_memdep_86_const_lambda_2_avm_read@20000000
    // out out_memdep_86_const_lambda_2_avm_write@20000000
    // out out_memdep_86_const_lambda_2_avm_writedata@20000000
    // out out_o_stall@96
    // out out_o_valid@96
    // out out_o_writeack@96
    const_lambda_2_i_llvm_fpga_mem_memdep_86_4821_0gr thei_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145 (
        .in_AddrOffset(i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx22_i_const_lambda_2_4497_9gr_vt_join_q),
        .in_i_predicate(redist215_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_4_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg3_q),
        .in_i_writedata(i_llvm_fpga_fp_multadd_mult_add12_const_lambda_2_4497_8gr_impl_q0),
        .in_memdep_86_const_lambda_2_avm_readdata(in_memdep_86_const_lambda_2_avm_readdata),
        .in_memdep_86_const_lambda_2_avm_readdatavalid(in_memdep_86_const_lambda_2_avm_readdatavalid),
        .in_memdep_86_const_lambda_2_avm_waitrequest(in_memdep_86_const_lambda_2_avm_waitrequest),
        .in_memdep_86_const_lambda_2_avm_writeack(in_memdep_86_const_lambda_2_avm_writeack),
        .out_memdep_86_const_lambda_2_avm_address(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_address),
        .out_memdep_86_const_lambda_2_avm_burstcount(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_burstcount),
        .out_memdep_86_const_lambda_2_avm_byteenable(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_byteenable),
        .out_memdep_86_const_lambda_2_avm_enable(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_enable),
        .out_memdep_86_const_lambda_2_avm_read(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_read),
        .out_memdep_86_const_lambda_2_avm_write(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_write),
        .out_memdep_86_const_lambda_2_avm_writedata(i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_writedata),
        .out_o_stall(),
        .out_o_valid(),
        .out_o_writeack(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_1_ext_sig_sync_out_x(GPOUT,510)
    assign out_memdep_86_const_lambda_2_avm_address = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_address;
    assign out_memdep_86_const_lambda_2_avm_enable = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_enable;
    assign out_memdep_86_const_lambda_2_avm_read = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_read;
    assign out_memdep_86_const_lambda_2_avm_write = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_write;
    assign out_memdep_86_const_lambda_2_avm_writedata = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_writedata;
    assign out_memdep_86_const_lambda_2_avm_byteenable = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_byteenable;
    assign out_memdep_86_const_lambda_2_avm_burstcount = i_llvm_fpga_mem_memdep_86_const_lambda_2_4497_145_out_memdep_86_const_lambda_2_avm_burstcount;

    // valid_fanout_reg4(REG,2166)@95 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg4_q <= redist223_sync_together_4497_304_aunroll_x_in_i_valid_4_q;
        end
    end

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_3_trunc_sel_x(BITSELECT,601)@91
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_3_trunc_sel_x_b = in_c2_eni14_11_tpl[21:0];

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_narrow_x(BITSELECT,592)@91
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_narrow_x_b = i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_3_trunc_sel_x_b[19:0];

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_shift_join_x(BITJOIN,593)@91
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_shift_join_x_q = {i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_narrow_x_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_lhsMSBs_select(BITSELECT,3086)@91
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_lhsMSBs_select_b = $signed(i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_shift_join_x_q[21:2]);

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums(ADD,3087)@91 + 1
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_a = {1'b0, i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_lhsMSBs_select_b};
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_b = {1'b0, i_arrayidx22_i_const_lambda_2_4532_0gr_dupName_0_add_x_rhsMSBs_select_bit_select_merged_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_o <= $unsigned(i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_a) + $unsigned(i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_b);
        end
    end
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q = $signed(i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_o[20:0]);

    // redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5(DELAY,3888)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0 <= $unsigned(i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q);
            redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1 <= redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_0;
            redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2 <= redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_1;
            redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_q <= $signed(redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_delay_2);
        end
    end

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_split_join(BITJOIN,3088)@96
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_split_join_q = {redist76_i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_MSBs_sums_q_5_q, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_5_trunc_sel_x(BITSELECT,602)@96
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_5_trunc_sel_x_b = i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_0_add_x_split_join_q[21:0];

    // i_arrayidx_i319_i_const_lambda_2_4801_0gr_append_upper_bits_x(BITJOIN,584)@96
    assign i_arrayidx_i319_i_const_lambda_2_4801_0gr_append_upper_bits_x_q = {i_arrayidx22_i_const_lambda_2_4532_0gr_upper_bits_x_b_const_q, i_arrayidx_i319_i_const_lambda_2_4801_0gr_dupName_5_trunc_sel_x_b};

    // i_arrayidx_i319_i_const_lambda_2_4497_144_vt_select_63(BITSELECT,171)@96
    assign i_arrayidx_i319_i_const_lambda_2_4497_144_vt_select_63_b = i_arrayidx_i319_i_const_lambda_2_4801_0gr_append_upper_bits_x_q[63:2];

    // i_arrayidx_i319_i_const_lambda_2_4497_144_vt_join(BITJOIN,170)@96
    assign i_arrayidx_i319_i_const_lambda_2_4497_144_vt_join_q = {i_arrayidx_i319_i_const_lambda_2_4497_144_vt_select_63_b, i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q};

    // i_llvm_fpga_mem_lm287_const_lambda_2_4497_146(BLACKBOX,324)@96
    // in in_i_stall@20000000
    // out out_lm287_const_lambda_2_avm_address@20000000
    // out out_lm287_const_lambda_2_avm_burstcount@20000000
    // out out_lm287_const_lambda_2_avm_byteenable@20000000
    // out out_lm287_const_lambda_2_avm_enable@20000000
    // out out_lm287_const_lambda_2_avm_read@20000000
    // out out_lm287_const_lambda_2_avm_write@20000000
    // out out_lm287_const_lambda_2_avm_writedata@20000000
    // out out_o_readdata@103
    // out out_o_stall@102
    // out out_o_valid@103
    const_lambda_2_i_llvm_fpga_mem_lm287_4839_0gr thei_llvm_fpga_mem_lm287_const_lambda_2_4497_146 (
        .in_AddrOffset(redist240_i_l_grpid_0_ext_offset_const_lambda_2_4497_6gr_vt_join_q_1_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx_i319_i_const_lambda_2_4497_144_vt_join_q),
        .in_i_predicate(redist216_sync_together_4497_304_aunroll_x_in_c2_eni14_7_tpl_5_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg4_q),
        .in_lm287_const_lambda_2_avm_readdata(in_lm287_const_lambda_2_avm_readdata),
        .in_lm287_const_lambda_2_avm_readdatavalid(in_lm287_const_lambda_2_avm_readdatavalid),
        .in_lm287_const_lambda_2_avm_waitrequest(in_lm287_const_lambda_2_avm_waitrequest),
        .in_lm287_const_lambda_2_avm_writeack(in_lm287_const_lambda_2_avm_writeack),
        .out_lm287_const_lambda_2_avm_address(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_address),
        .out_lm287_const_lambda_2_avm_burstcount(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_burstcount),
        .out_lm287_const_lambda_2_avm_byteenable(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_byteenable),
        .out_lm287_const_lambda_2_avm_enable(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_enable),
        .out_lm287_const_lambda_2_avm_read(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_read),
        .out_lm287_const_lambda_2_avm_write(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_write),
        .out_lm287_const_lambda_2_avm_writedata(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_ext_sig_sync_out_x(GPOUT,517)
    assign out_lm287_const_lambda_2_avm_address = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_address;
    assign out_lm287_const_lambda_2_avm_enable = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_enable;
    assign out_lm287_const_lambda_2_avm_read = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_read;
    assign out_lm287_const_lambda_2_avm_write = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_write;
    assign out_lm287_const_lambda_2_avm_writedata = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_writedata;
    assign out_lm287_const_lambda_2_avm_byteenable = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_byteenable;
    assign out_lm287_const_lambda_2_avm_burstcount = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_lm287_const_lambda_2_avm_burstcount;

    // valid_fanout_reg0(REG,2162)@95 + 1
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= 1'b0;
        end
        else
        begin
            valid_fanout_reg0_q <= redist223_sync_together_4497_304_aunroll_x_in_i_valid_4_q;
        end
    end

    // redist93_valid_fanout_reg0_q_73(DELAY,3905)
    dspba_delay_ver #( .width(1), .depth(73), .reset_kind("SYNC"), .phase(5), .modulus(2), .reset_high(1'b0) )
    redist93_valid_fanout_reg0_q_73 ( .xin(valid_fanout_reg0_q), .xout(redist93_valid_fanout_reg0_q_73_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset(CONSTANT,4067)
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q = 2'b10;

    // redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt(ADD,4175)
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_a = {1'b0, redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_q};
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_o <= $unsigned(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_a) + $unsigned(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_b);
        end
    end
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_q = redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_o[2:0];

    // cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,676)
    assign cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b01111110;

    // cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,675)
    assign cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b01111111;

    // c_i8_2_4497_52(CONSTANT,28)
    assign c_i8_2_4497_52_q = 8'b00000010;

    // i_and_i108_const_lambda_2_4497_94_vt_const_31(CONSTANT,86)
    assign i_and_i108_const_lambda_2_4497_94_vt_const_31_q = 24'b000000000000000000000000;

    // i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22(CONSTANT,102)
    assign i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q = 23'b00000000000000000000000;

    // oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const(CONSTANT,2911)
    assign oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q = 32'b00111111100000000000000000000000;

    // redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset(CONSTANT,4115)
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q = 2'b11;

    // redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt(ADD,4315)
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_a = {1'b0, redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_q};
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_o <= $unsigned(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_a) + $unsigned(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_b);
        end
    end
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_q = redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_o[2:0];

    // redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1(DELAY,4048)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q <= i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata;
        end
    end

    // i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_BitSelect_for_a(BITSELECT,3001)@103
    assign i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_BitSelect_for_a_b = $signed(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata[30:23]);

    // i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_join(BITJOIN,3002)@103
    assign i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_join_q = {GND_q, i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_select_30(BITSELECT,115)@103
    assign i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_select_30_b = i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_join_q[30:23];

    // i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_join(BITJOIN,114)@103
    assign i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_join_q = {GND_q, i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161(LOGICAL,215)@103 + 1
    assign i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_qi = $unsigned(i_and_i32_i_i_i_i333_i_const_lambda_2_4497_160_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_delay ( .xin(i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_qi), .xout(i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163(MUX,411)@104
    assign i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_s = i_cmp_i33_i_i_i_i334_i_const_lambda_2_4497_161_q;
    always_comb 
    begin
        unique case (i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_s)
            1'b0 : i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q = redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q;
            1'b1 : i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q = c_i32_0_4497_288_q;
            default : i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q = 32'b0;
        endcase
    end

    // redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr(COUNTER,4313)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_i <= $unsigned(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_q = $signed(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_i[1:0]);

    // redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem(DUALMEM,4312)
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ia = $unsigned(i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q);
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_aa = redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_wraddr_q;
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ab = redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_aa),
        .data_a(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_ab),
        .q_b(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_q = $signed(redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_iq[31:0]);

    // cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const(CONSTANT,2909)
    assign cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q = 32'b01000010101100010111001000010111;

    // signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1567)@104
    assign signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q[31:31];

    // redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2(DELAY,3967)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_delay_0 <= $unsigned(signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b);
            redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_q <= $signed(redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_delay_0);
        end
    end

    // Rnd2C_uid1615_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1614)@106
    assign Rnd2C_uid1615_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {VCC_q, redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_q};

    // rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,3115)
    assign rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 3'b000;

    // rightShiftStage0Idx3Rng3_uid3499_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3498)@104
    assign rightShiftStage0Idx3Rng3_uid3499_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:3]);

    // rightShiftStage0Idx3_uid3501_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3500)@104
    assign rightShiftStage0Idx3_uid3501_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3499_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0Idx2Rng2_uid3496_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3495)@104
    assign rightShiftStage0Idx2Rng2_uid3496_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:2]);

    // rightShiftStage0Idx2_uid3498_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3497)@104
    assign rightShiftStage0Idx2_uid3498_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3496_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0Idx1Rng1_uid3493_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3492)@104
    assign rightShiftStage0Idx1Rng1_uid3493_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:1]);

    // rightShiftStage0Idx1_uid3495_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3494)@104
    assign rightShiftStage0Idx1_uid3495_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {GND_q, rightShiftStage0Idx1Rng1_uid3493_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1568)@104
    assign fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q[22:0]);

    // xFxpLow_uid1600_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1599)@104
    assign xFxpLow_uid1600_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[22:16]);

    // oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1601)@104
    assign oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {VCC_q, xFxpLow_uid1600_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,3502)@104
    assign rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            2'b00 : rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = oXLow_uid1602_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b01 : rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx1_uid3495_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b10 : rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx2_uid3498_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b11 : rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx3_uid3501_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            default : rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3508_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165invSel(LOGICAL,3808)@104
    assign rightShiftStage1_uid3508_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165invSel_q = ~ (rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c);

    // rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,3120)
    assign rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 4'b0000;

    // rightShiftStage1Idx1Rng4_uid3504_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3503)@104
    assign rightShiftStage1Idx1Rng4_uid3504_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:4]);

    // rightShiftStage1Idx1_uid3506_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3505)@104
    assign rightShiftStage1Idx1_uid3506_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3504_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1566)@104
    assign expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q[30:23]);

    // cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,708)
    assign cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b10000101;

    // shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(SUB,1603)@104
    assign shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $unsigned({1'b0, expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b});
    assign shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o = $unsigned($signed(shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a) - $signed(shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));
    assign shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o[8:0]);

    // shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged(BITSELECT,3771)@104
    assign shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_in = shiftVal_uid1604_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:0];
    assign shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b = $signed(shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c = $signed(shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged(BITSELECT,3789)@104
    assign rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b = $signed(shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c = $signed(shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b[2:2]);

    // cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,680)
    assign cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b00000000;

    // shiftUdf_uid1607_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1606)@104
    assign shiftUdf_uid1607_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = shiftValPos_uid1605_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes8(SELECTOR,3809)@104 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes8_q <= 8'b0;
            if (rightShiftStage1_uid3508_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165invSel_q == 1'b1)
            begin
                mergedMUXes8_q <= $signed(rightShiftStage0_uid3503_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
            end
            if (rightShiftStageSel0Dto0_uid3502_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes8_q <= $signed(rightShiftStage1Idx1_uid3506_fxpXRed_uid1608_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
            end
            if (shiftUdf_uid1607_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q == 1'b1)
            begin
                mergedMUXes8_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged(BITSELECT,3772)@105
    assign xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b = $signed(mergedMUXes8_q[4:0]);
    assign xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c = $signed(mergedMUXes8_q[7:5]);

    // p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOOKUP,2793)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b)
            5'b00000 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000000000;
            5'b00001 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000001011;
            5'b00010 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000010111;
            5'b00011 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000100010;
            5'b00100 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000101110;
            5'b00101 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b000111001;
            5'b00110 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001000101;
            5'b00111 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001010000;
            5'b01000 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001011100;
            5'b01001 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001100111;
            5'b01010 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001110011;
            5'b01011 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b001111110;
            5'b01100 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b010001010;
            5'b01101 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b010010110;
            5'b01110 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b010100001;
            5'b01111 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b010101101;
            5'b10000 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b010111000;
            5'b10001 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011000100;
            5'b10010 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011001111;
            5'b10011 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011011011;
            5'b10100 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011100110;
            5'b10101 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011110010;
            5'b10110 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b011111101;
            5'b10111 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b100001001;
            5'b11000 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b100010100;
            5'b11001 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b100100000;
            5'b11010 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b100101100;
            5'b11011 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b100110111;
            5'b11100 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b101000011;
            5'b11101 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b101001110;
            5'b11110 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b101011010;
            5'b11111 : p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOOKUP,2792)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2791_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c)
            3'b000 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0000000000010;
            3'b001 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0000101110011;
            3'b010 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0001011100100;
            3'b011 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0010001010101;
            3'b100 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0010111000111;
            3'b101 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0011100111000;
            3'b110 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0100010101001;
            3'b111 : p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(ADD,2794)@105
    assign lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a = {1'b0, p1_uid2793_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q};
    assign lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = {5'b00000, p0_uid2794_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q};
    assign lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o = $unsigned(lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a) + $unsigned(lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b);
    assign lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o[13:0]);

    // sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,2795)@105
    assign sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = lev1_a0_uid2795_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[11:0];
    assign sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[11:2]);

    // redist86_sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1(DELAY,3898)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q <= sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
        end
    end

    // zEp_uid1612_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1611)@106
    assign zEp_uid1612_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {GND_q, redist86_sOuputFormat_uid2796_eP_uid1611_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q};

    // ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1612)@106
    assign ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $unsigned({{10{redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_q[0]}}, redist155_signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_2_q});
    assign ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(zEp_uid1612_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q ^ ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b);

    // eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(ADD,1617)@106
    assign eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a = $unsigned({{2{ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[10]}}, ePOC_uid1613_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q});
    assign eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $unsigned({11'b00000000000, Rnd2C_uid1615_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q});
    assign eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o = $unsigned($signed(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a) + $signed(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));
    assign eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o[11:0]);

    // expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1618)@106
    assign expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = $unsigned(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[9:0]);
    assign expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[9:2];

    // floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem(DUALMEM,3509)@106 + 2
    assign floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa = expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_165_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r = $signed(floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir[31:0]);

    // bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1619)@106
    assign bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = $unsigned(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[10:0]);
    assign bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[10:10];

    // invBit7_uid1621_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1620)@106
    assign invBit7_uid1621_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (bit7_uid1620_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));

    // bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1621)@106
    assign bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = $unsigned(eP2CWRnd_uid1618_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[9:0]);
    assign bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[9:9];

    // maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1622)@106 + 1
    assign maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi = bit8_uid1622_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b & invBit7_uid1621_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_delay ( .xin(maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi), .xout(maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist151_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_2(DELAY,3963)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_2_q <= maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
        end
    end

    // kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1633)@108
    assign kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = redist151_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            1'b0 : kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = floatTable_kPPreZHigh_uid1624_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
            1'b1 : kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 32'b0;
        endcase
    end

    // ySign_uid1638_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1637)@108
    assign ySign_uid1638_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[31:31];

    // invYSign_uid1641_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1640)@108
    assign invYSign_uid1641_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (ySign_uid1638_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));

    // exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1639)@108
    assign exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[30:0];
    assign exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[30:23]);

    // fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1638)@108
    assign fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = kPZHigh_uid1634_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[22:0];
    assign fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[22:0]);

    // minusY_uid1642_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1641)@108
    assign minusY_uid1642_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {invYSign_uid1641_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, exp_uid1640_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b, fraction_uid1639_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3511)@108 + 3
    assign yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0 = $unsigned(minusY_uid1642_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
    assign yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = redist235_i_spec_store_select_i34_i_i_i_i335_i_const_lambda_2_4497_163_q_4_mem_q;
    assign yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_adder_a(yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0),
        .fp32_adder_b(yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_result(yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist37_yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1(DELAY,3849)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q <= yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
        end
    end

    // cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const(CONSTANT,2910)
    assign cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q = 32'b00110110111101111101000111001111;

    // redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4(DELAY,3965)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_0 <= $unsigned(expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b);
            redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_1 <= redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_0;
            redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_2 <= redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_1;
            redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_q <= $signed(redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem(DUALMEM,3510)@110 + 2
    assign floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa = redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_165_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r = $signed(floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir[31:0]);

    // redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6(DELAY,3964)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_0 <= $unsigned(redist151_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_2_q);
            redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_1 <= redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_0;
            redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_2 <= redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_1;
            redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_q <= $signed(redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_delay_2);
        end
    end

    // kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1636)@112
    assign kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = redist152_maxExpCond_uid1623_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            1'b0 : kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = floatTable_kPPreZLow_uid1628_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
            1'b1 : kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 32'b0;
        endcase
    end

    // ySign_uid1644_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1643)@112
    assign ySign_uid1644_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[31:31];

    // invYSign_uid1647_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1646)@112
    assign invYSign_uid1647_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (ySign_uid1644_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));

    // exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1645)@112
    assign exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[30:0];
    assign exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[30:23]);

    // fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1644)@112
    assign fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = kPZLow_uid1637_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[22:0];
    assign fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[22:0]);

    // minusY_uid1648_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1647)@112
    assign minusY_uid1648_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {invYSign_uid1647_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, exp_uid1646_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b, fraction_uid1645_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3513)@112 + 3
    assign yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0 = $unsigned(minusY_uid1648_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
    assign yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = redist37_yP0_uid1643_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    assign yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_adder_a(yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0),
        .fp32_adder_b(yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_result(yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1651)@115
    assign signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[31:31];

    // redist150_signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_12(DELAY,3962)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist150_signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_12 ( .xin(signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b), .xout(redist150_signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset(CONSTANT,4071)
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q = 4'b1000;

    // redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt(ADD,4080)
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_a = {1'b0, redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_q};
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_o <= $unsigned(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_a) + $unsigned(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_b);
        end
    end
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_q = redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_o[4:0];

    // rightShiftStage1Idx1Rng4_uid3529_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3528)@115
    assign rightShiftStage1Idx1Rng4_uid3529_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:4]);

    // rightShiftStage1Idx1_uid3531_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3530)@115
    assign rightShiftStage1Idx1_uid3531_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3529_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0Idx3Rng3_uid3524_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3523)@115
    assign rightShiftStage0Idx3Rng3_uid3524_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:3]);

    // rightShiftStage0Idx3_uid3526_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3525)@115
    assign rightShiftStage0Idx3_uid3526_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3524_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0Idx2Rng2_uid3521_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3520)@115
    assign rightShiftStage0Idx2Rng2_uid3521_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:2]);

    // rightShiftStage0Idx2_uid3523_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3522)@115
    assign rightShiftStage0Idx2_uid3523_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3521_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0Idx1Rng1_uid3518_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,3517)@115
    assign rightShiftStage0Idx1Rng1_uid3518_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:1]);

    // rightShiftStage0Idx1_uid3520_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,3519)@115
    assign rightShiftStage0Idx1_uid3520_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {GND_q, rightShiftStage0Idx1Rng1_uid3518_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // fracYP_uid1650_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1649)@115
    assign fracYP_uid1650_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[22:0]);

    // fracYPTop_uid1654_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1653)@115
    assign fracYPTop_uid1654_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fracYP_uid1650_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[22:16]);

    // fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1655)@115
    assign fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {VCC_q, fracYPTop_uid1654_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,3527)@115
    assign rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            2'b00 : rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = fxpAPreAlign_uid1656_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b01 : rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx1_uid3520_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b10 : rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx2_uid3523_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            2'b11 : rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = rightShiftStage0Idx3_uid3526_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
            default : rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 8'b0;
        endcase
    end

    // expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1650)@115
    assign expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[30:23]);

    // shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(SUB,1656)@115
    assign shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $unsigned({1'b0, expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b});
    assign shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o = $unsigned($signed(shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a) - $signed(shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));
    assign shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o[8:0]);

    // shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1657)@115
    assign shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = shiftValFxpA_uid1657_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[3:0];
    assign shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[3:0]);

    // rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged(BITSELECT,3774)@115
    assign rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b = $signed(shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c = $signed(shiftValFxpAR_uid1658_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[3:2]);

    // rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,3534)@115 + 1
    assign rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = rightShiftStageSel0Dto0_uid3527_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
                2'b00 : rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= rightShiftStage0_uid3528_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
                2'b01 : rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= rightShiftStage1Idx1_uid3531_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
                2'b10 : rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 8'b0;
            endcase
        end
    end

    // redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr(COUNTER,4078)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_i <= $unsigned(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_q = $signed(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_i[3:0]);

    // redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem(DUALMEM,4077)
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ia = $unsigned(rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_aa = redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_wraddr_q;
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ab = redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_aa),
        .data_a(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_ab),
        .q_b(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_q = $signed(redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_iq[7:0]);

    // addrEATable_uid1660_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1659)@127
    assign addrEATable_uid1660_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {redist150_signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_12_q, redist35_rightShiftStage1_uid3535_fxpA_uid1659_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_12_mem_q};

    // floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem(DUALMEM,3536)@127 + 2
    assign floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa = addrEATable_uid1660_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_165_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_aa),
        .q_a(floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r = $signed(floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_ir[31:0]);

    // udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677(CONSTANT,3676)
    assign udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q = 5'b01111;

    // expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged(BITSELECT,3773)@115
    assign expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b = $signed(expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[2:0]);
    assign expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c = $signed(expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[7:3]);

    // udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733(COMPARE,3732)@115
    assign udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_a = $unsigned({3'b000, expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_c});
    assign udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_o = $unsigned($signed(udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_a) - $signed(udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_b));
    assign udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c[0] = udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_o[7];

    // redist9_udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c_14(DELAY,3821)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist9_udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c_14 ( .xin(udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c), .xout(redist9_udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1668)@129 + 1
    assign eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = redist9_udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
                1'b0 : eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= floatTable_eA_uid1661_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_lutmem_r;
                1'b1 : eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 32'b0;
            endcase
        end
    end

    // redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt(ADD,4076)
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_a = {1'b0, redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_q};
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_o <= $unsigned(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_a) + $unsigned(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_b);
        end
    end
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_q = redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_o[2:0];

    // redist36_yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1(DELAY,3848)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q <= yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
        end
    end

    // newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1673)@115
    assign newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = udfA_uid1666_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3539_new_compare_trz_3733_c;
    always_comb 
    begin
        unique case (newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            1'b0 : newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = expYP_uid1651_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
            1'b1 : newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 8'b0;
        endcase
    end

    // maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOOKUP,1669)@115
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1653_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_bit_select_merged_b)
            3'b000 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1000000;
            3'b001 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1100000;
            3'b010 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1110000;
            3'b011 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1111000;
            3'b100 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1111100;
            3'b101 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1111110;
            3'b110 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b1111111;
            3'b111 : maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1671_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1670)@115
    assign fracYPTopPostMask_uid1671_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(fracYPTop_uid1654_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b & maskAFP_uid1670_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,777)
    assign cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 16'b0000000000000000;

    // fracAFull_uid1673_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1672)@115
    assign fracAFull_uid1673_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {fracYPTopPostMask_uid1671_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1674)@115
    assign a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {signYP_uid1652_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b, newExpA_uid1674_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, fracAFull_uid1673_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q};

    // ySign_uid1676_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1675)@115
    assign ySign_uid1676_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[31:31];

    // invYSign_uid1679_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1678)@115
    assign invYSign_uid1679_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (ySign_uid1676_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));

    // exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1677)@115
    assign exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[30:0];
    assign exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[30:23]);

    // fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1676)@115
    assign fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = a_uid1675_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[22:0];
    assign fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[22:0]);

    // minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1679)@115
    assign minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {invYSign_uid1679_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, exp_uid1678_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b, fraction_uid1677_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // redist149_minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1(DELAY,3961)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q <= minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
        end
    end

    // b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3539)@116 + 3
    assign b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0 = $unsigned(redist149_minusY_uid1680_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q);
    assign b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = redist36_yP_uid1649_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    assign b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_adder_a(b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0),
        .fp32_adder_b(b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_result(b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist33_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1(DELAY,3845)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q <= b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
        end
    end

    // redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr(COUNTER,4074)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_i <= $unsigned(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_q = $signed(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_i[1:0]);

    // redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem(DUALMEM,4073)
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ia = $unsigned(redist33_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q);
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_aa = redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_wraddr_q;
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ab = redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_aa),
        .data_a(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_ab),
        .q_b(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_q = $signed(redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_iq[31:0]);

    // cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const(CONSTANT,2912)
    assign cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q = 32'b00111111000000000000000000000000;

    // oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3541)@120 + 4
    assign oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0 = redist33_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    assign oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0),
        .fp32_mult_a(oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_mult_b(oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0),
        .fp32_result(oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist32_oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1(DELAY,3844)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q <= oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
        end
    end

    // eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3544)@125 + 4
    assign eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = redist32_oPBo2_uid1684_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    assign eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0 = redist34_b_uid1681_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_6_mem_q;
    assign eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_adder_a(eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ax0),
        .fp32_mult_a(eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_mult_b(eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0),
        .fp32_result(eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist31_eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1(DELAY,3843)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q <= eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0;
        end
    end

    // eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl(FPCOLUMN,3547)@130 + 3
    assign eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0 = redist31_eB_uid1685_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0_1_q;
    assign eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0 = eAPostUdfA_uid1669_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    assign eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 = 1'b0;
    assign eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ena0 }),
        .clr({ eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0, eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_reset0 }),
        .fp32_mult_a(eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_ay0),
        .fp32_mult_b(eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_az0),
        .fp32_result(eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1712)@133
    assign signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[31:31];

    // redist147_signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1(DELAY,3959)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q <= signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
        end
    end

    // cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,683)
    assign cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b11111111;

    // biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,795)
    assign biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b01111101;

    // biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,796)
    assign biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b10000000;

    // expEY_uid1687_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1686)@133
    assign expEY_uid1687_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[30:23]);

    // lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1687)@133
    assign lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = expEY_uid1687_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b[1:0];
    assign lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[1:0]);

    // expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1691)@133
    assign expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = lowerBitOfeY_uid1688_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
            2'b00 : expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = 8'b0;
        endcase
    end

    // redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset(CONSTANT,4202)
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q = 5'b01101;

    // redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt(ADD,4212)
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_a = {1'b0, redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_q};
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_o <= $unsigned(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_a) + $unsigned(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_b);
        end
    end
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_q = redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_o[5:0];

    // redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr(COUNTER,4210)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_i <= $unsigned(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_q = $signed(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_i[4:0]);

    // redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem(DUALMEM,4209)
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ia = $unsigned(redist153_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_4_q);
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_aa = redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_wraddr_q;
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ab = redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_aa),
        .data_a(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_ab),
        .q_b(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_q = $signed(redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_iq[7:0]);

    // redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_outputreg0(DELAY,4208)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_outputreg0_q <= redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_mem_q;
        end
    end

    // updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(ADD,1692)@133
    assign updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a = $unsigned({{3{redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_outputreg0_q[7]}}, redist154_expTmp_uid1619_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_27_outputreg0_q});
    assign updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $unsigned({3'b000, expUpdateVal_uid1692_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q});
    assign updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o = $unsigned($signed(updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_a) + $signed(updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));
    assign updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_o[9:0]);

    // expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1693)@133
    assign expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in = updatedExponent_uid1693_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[7:0];
    assign expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_in[7:0]);

    // redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset(CONSTANT,4197)
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q = 5'b01000;

    // redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt(ADD,4207)
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_a = {1'b0, redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_q};
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_o <= $unsigned(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_a) + $unsigned(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_b);
        end
    end
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_q = redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid1585_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1584)@104
    assign fracXIsZero_uid1585_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1586_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1585)@104
    assign fracXIsNotZero_uid1586_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (fracXIsZero_uid1585_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q));

    // expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1583)@104
    assign expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1587)@104 + 1
    assign excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi = expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & fracXIsNotZero_uid1586_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_delay ( .xin(excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi), .xout(excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671(CONSTANT,3670)
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q = 28'b1000010101100010111001000011;

    // expFracX_uid1592_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1591)@104
    assign expFracX_uid1592_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b, fracX_uid1569_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b};

    // expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_bit_select_top_X_trz_3726(BITSELECT,3725)@104
    assign expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_bit_select_top_X_trz_3726_b = $signed(expFracX_uid1592_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[30:3]);

    // expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727(COMPARE,3726)@104
    assign expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_a = {2'b00, expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_bit_select_top_X_trz_3726_b};
    assign expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_o = $unsigned(expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_a) - $unsigned(expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_b);
    assign expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_n[0] = ~ (expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_o[29]);

    // invSignX_uid1595_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1594)@104
    assign invSignX_uid1595_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b));

    // inputOverflow_uid1596_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1595)@104
    assign inputOverflow_uid1596_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(invSignX_uid1595_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & expMaxInput_uid1594_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3488_new_compare_trz_3727_n);

    // invExpXIsMax_uid1589_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1588)@104
    assign invExpXIsMax_uid1589_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q));

    // excZ_x_uid1583_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1582)@104
    assign excZ_x_uid1583_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = expX_uid1567_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid1590_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1589)@104
    assign InvExpXIsZero_uid1590_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(~ (excZ_x_uid1583_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q));

    // excR_x_uid1591_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1590)@104
    assign excR_x_uid1591_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(InvExpXIsZero_uid1590_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & invExpXIsMax_uid1589_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // regXAndExpOverflowAndPos_uid1698_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1697)@104
    assign regXAndExpOverflowAndPos_uid1698_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(excR_x_uid1591_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & inputOverflow_uid1596_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // excI_x_uid1587_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1586)@104
    assign excI_x_uid1587_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(expXIsMax_uid1584_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & fracXIsZero_uid1585_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // posInf_uid1700_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1699)@104
    assign posInf_uid1700_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(excI_x_uid1587_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & invSignX_uid1595_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1700)@104 + 1
    assign excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi = posInf_uid1700_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q | regXAndExpOverflowAndPos_uid1698_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_delay ( .xin(excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi), .xout(excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // negInf_uid1695_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1694)@104
    assign negInf_uid1695_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(excI_x_uid1587_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b);

    // expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674(CONSTANT,3673)
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q = 27'b100001010101110101011000101;

    // expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_bit_select_top_X_trz_3729(BITSELECT,3728)@104
    assign expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_bit_select_top_X_trz_3729_b = $signed(expFracX_uid1592_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q[30:4]);

    // expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730(COMPARE,3729)@104
    assign expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_a = {2'b00, expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_bit_select_top_X_trz_3729_b};
    assign expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_o = $unsigned(expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_a) - $unsigned(expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_b);
    assign expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_n[0] = ~ (expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_o[28]);

    // inputUnderflow_uid1599_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1598)@104
    assign inputUnderflow_uid1599_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(signX_uid1568_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b & expMinInput_uid1598_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_new_compare_tro_3490_new_compare_trz_3730_n);

    // regXAndExpOverflowAndNeg_uid1696_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1695)@104
    assign regXAndExpOverflowAndNeg_uid1696_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = $signed(excR_x_uid1591_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q & inputUnderflow_uid1599_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);

    // excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOGICAL,1696)@104 + 1
    assign excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi = regXAndExpOverflowAndNeg_uid1696_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q | negInf_uid1695_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_delay ( .xin(excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_qi), .xout(excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1702_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1701)@105
    assign concExc_uid1702_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {excN_x_uid1588_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, excRInf_uid1701_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, excRZero_uid1697_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q};

    // excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(LOOKUP,1702)@105 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1702_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q)
                3'b000 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b01;
                3'b001 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b00;
                3'b010 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b10;
                3'b011 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b00;
                3'b100 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b11;
                3'b101 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b00;
                3'b110 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b00;
                3'b111 : excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr(COUNTER,4205)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_i <= $unsigned(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_q = $signed(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_i[4:0]);

    // redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem(DUALMEM,4204)
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ia = $unsigned(excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q);
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_aa = redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_wraddr_q;
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ab = redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_aa),
        .data_a(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_ab),
        .q_b(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_q = $signed(redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_iq[1:0]);

    // expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1711)@133 + 1
    assign expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
                2'b00 : expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= expR_uid1694_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
                2'b10 : expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 8'b0;
            endcase
        end
    end

    // oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(CONSTANT,809)
    assign oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 23'b00000000000000000000001;

    // fracEY_uid1706_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITSELECT,1705)@133
    assign fracEY_uid1706_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b = $signed(eY_uid1686_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_impl_q0[22:0]);

    // fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(MUX,1707)@133 + 1
    assign fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s = redist148_excREnc_uid1703_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_s)
                2'b00 : fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= fracEY_uid1706_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b;
                2'b10 : fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165(BITJOIN,1713)@134
    assign finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q = {redist147_signEY_uid1713_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_b_1_q, expRPostExc_uid1712_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q, fracRPostExc_uid1708_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q};

    // i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs(BITSHIFT,3097)@134
    assign i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_qint = finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
    assign i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_q = i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_qint[31:23];

    // i_shr_i130_const_lambda_2_4497_176_vt_select_8(BITSELECT,392)@134
    assign i_shr_i130_const_lambda_2_4497_176_vt_select_8_in = {23'b00000000000000000000000, i_shr_i130_const_lambda_2_4899_0gr_shift_x_fs_q};
    assign i_shr_i130_const_lambda_2_4497_176_vt_select_8_b = i_shr_i130_const_lambda_2_4497_176_vt_select_8_in[8:0];

    // i_shr_i130_const_lambda_2_4497_176_vt_join(BITJOIN,391)@134
    assign i_shr_i130_const_lambda_2_4497_176_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i130_const_lambda_2_4497_176_vt_select_8_b};

    // i_and_i131_const_lambda_2_4497_177_BitSelect_for_a(BITSELECT,2991)@134
    assign i_and_i131_const_lambda_2_4497_177_BitSelect_for_a_b = $signed(i_shr_i130_const_lambda_2_4497_176_vt_join_q[7:0]);

    // i_and_i131_const_lambda_2_4497_177_join(BITJOIN,2992)@134
    assign i_and_i131_const_lambda_2_4497_177_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i131_const_lambda_2_4497_177_BitSelect_for_a_b};

    // i_and_i131_const_lambda_2_4497_177_vt_select_7(BITSELECT,92)@134
    assign i_and_i131_const_lambda_2_4497_177_vt_select_7_b = i_and_i131_const_lambda_2_4497_177_join_q[7:0];

    // i_and_i131_const_lambda_2_4497_177_vt_join(BITJOIN,91)@134
    assign i_and_i131_const_lambda_2_4497_177_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i131_const_lambda_2_4497_177_vt_select_7_b};

    // c_i32_1_4497_292(CONSTANT,19)
    assign c_i32_1_4497_292_q = 32'b11111111111111111111111111111111;

    // i_cmp9_i136_const_lambda_2_4497_184(LOGICAL,206)@134
    assign i_cmp9_i136_const_lambda_2_4497_184_q = $unsigned(i_and_i131_const_lambda_2_4497_177_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_186(MUX,432)@134
    assign i_unnamed_const_lambda_2_4497_186_s = i_cmp9_i136_const_lambda_2_4497_184_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_186_s)
            1'b0 : i_unnamed_const_lambda_2_4497_186_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_186_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_186_q = 32'b0;
        endcase
    end

    // i_add_i137_const_lambda_2_4497_187(ADD,46)@134
    assign i_add_i137_const_lambda_2_4497_187_a = {1'b0, i_unnamed_const_lambda_2_4497_186_q};
    assign i_add_i137_const_lambda_2_4497_187_b = {1'b0, i_and_i131_const_lambda_2_4497_177_vt_join_q};
    assign i_add_i137_const_lambda_2_4497_187_o = $unsigned(i_add_i137_const_lambda_2_4497_187_a) + $unsigned(i_add_i137_const_lambda_2_4497_187_b);
    assign i_add_i137_const_lambda_2_4497_187_q = i_add_i137_const_lambda_2_4497_187_o[32:0];

    // bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x(BITSELECT,492)@134
    assign bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b = i_add_i137_const_lambda_2_4497_187_q[31:0];

    // redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1(DELAY,4040)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q <= bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b;
        end
    end

    // redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1(DELAY,3958)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q <= finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_dsdk_ip_adapt_bitjoin_4928_1_x(BITJOIN,632)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_dsdk_ip_adapt_bitjoin_4928_1_x_q = {c_i8_2_4497_52_q, redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q, redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x(CHOOSEBITS,631)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_dsdk_ip_adapt_bitjoin_4928_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_a[0:0]};

    // c_i32_2147483648_4497_297(CONSTANT,22)
    assign c_i32_2147483648_4497_297_q = 32'b10000000000000000000000000000000;

    // c_i32_254_4497_293_recast_x(CONSTANT,500)
    assign c_i32_254_4497_293_recast_x_q = 32'b00000000000000000000000011111110;

    // i_cmp19_i138_const_lambda_2_4497_188(COMPARE,194)@135
    assign i_cmp19_i138_const_lambda_2_4497_188_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i138_const_lambda_2_4497_188_b = $unsigned({{2{redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q[31]}}, redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q});
    assign i_cmp19_i138_const_lambda_2_4497_188_o = $unsigned($signed(i_cmp19_i138_const_lambda_2_4497_188_a) - $signed(i_cmp19_i138_const_lambda_2_4497_188_b));
    assign i_cmp19_i138_const_lambda_2_4497_188_c[0] = i_cmp19_i138_const_lambda_2_4497_188_o[33];

    // c_i32_255_4497_290_recast_x(CONSTANT,501)
    assign c_i32_255_4497_290_recast_x_q = 32'b00000000000000000000000011111111;

    // i_cmp_i133_const_lambda_2_4497_179(LOGICAL,212)@134 + 1
    assign i_cmp_i133_const_lambda_2_4497_179_qi = $unsigned(i_and_i131_const_lambda_2_4497_177_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i133_const_lambda_2_4497_179_delay ( .xin(i_cmp_i133_const_lambda_2_4497_179_qi), .xout(i_cmp_i133_const_lambda_2_4497_179_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i139_const_lambda_2_4497_190(LOGICAL,332)@135
    assign i_or25_i139_const_lambda_2_4497_190_q = i_cmp_i133_const_lambda_2_4497_179_q | i_cmp19_i138_const_lambda_2_4497_188_c;

    // c_i32_1_4497_294_recast_x(CONSTANT,498)
    assign c_i32_1_4497_294_recast_x_q = 32'b00000000000000000000000000000001;

    // i_cmp24_i140_const_lambda_2_4497_191(COMPARE,200)@135
    assign i_cmp24_i140_const_lambda_2_4497_191_a = $unsigned({{2{redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q[31]}}, redist228_bgTrunc_i_add_i137_const_lambda_2_4497_187_sel_x_b_1_q});
    assign i_cmp24_i140_const_lambda_2_4497_191_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i140_const_lambda_2_4497_191_o = $unsigned($signed(i_cmp24_i140_const_lambda_2_4497_191_a) - $signed(i_cmp24_i140_const_lambda_2_4497_191_b));
    assign i_cmp24_i140_const_lambda_2_4497_191_c[0] = i_cmp24_i140_const_lambda_2_4497_191_o[33];

    // redist245_i_cmp9_i136_const_lambda_2_4497_184_q_1(DELAY,4057)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_i_cmp9_i136_const_lambda_2_4497_184_q_1_q <= i_cmp9_i136_const_lambda_2_4497_184_q;
        end
    end

    // i_or2826_i141_const_lambda_2_4497_193(LOGICAL,338)@135
    assign i_or2826_i141_const_lambda_2_4497_193_q = redist245_i_cmp9_i136_const_lambda_2_4497_184_q_1_q | i_cmp24_i140_const_lambda_2_4497_191_c;

    // i_or3827_i146_const_lambda_2_4497_196(LOGICAL,345)@135
    assign i_or3827_i146_const_lambda_2_4497_196_q = i_or2826_i141_const_lambda_2_4497_193_q | i_or25_i139_const_lambda_2_4497_190_q;

    // i_cond_i147_const_lambda_2_4497_197(MUX,295)@135
    assign i_cond_i147_const_lambda_2_4497_197_s = i_or3827_i146_const_lambda_2_4497_196_q;
    always_comb 
    begin
        unique case (i_cond_i147_const_lambda_2_4497_197_s)
            1'b0 : i_cond_i147_const_lambda_2_4497_197_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i147_const_lambda_2_4497_197_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i147_const_lambda_2_4497_197_q = 32'b0;
        endcase
    end

    // i_cond_i147_const_lambda_2_4497_197_vt_select_30(BITSELECT,298)@135
    assign i_cond_i147_const_lambda_2_4497_197_vt_select_30_b = i_cond_i147_const_lambda_2_4497_197_q[30:0];

    // i_cond_i147_const_lambda_2_4497_197_vt_join(BITJOIN,297)@135
    assign i_cond_i147_const_lambda_2_4497_197_vt_join_q = {VCC_q, i_cond_i147_const_lambda_2_4497_197_vt_select_30_b};

    // i_and49_i150_const_lambda_2_4497_200(LOGICAL,81)@135
    assign i_and49_i150_const_lambda_2_4497_200_q = i_cond_i147_const_lambda_2_4497_197_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i145_const_lambda_2_4928_0gr_NO_NAME_x_q;

    // c_i32_2139095040_4497_287(CONSTANT,20)
    assign c_i32_2139095040_4497_287_q = 32'b01111111100000000000000000000000;

    // i_cond46_i148_const_lambda_2_4497_198(MUX,237)@135
    assign i_cond46_i148_const_lambda_2_4497_198_s = i_or25_i139_const_lambda_2_4497_190_q;
    always_comb 
    begin
        unique case (i_cond46_i148_const_lambda_2_4497_198_s)
            1'b0 : i_cond46_i148_const_lambda_2_4497_198_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i148_const_lambda_2_4497_198_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i148_const_lambda_2_4497_198_q = 32'b0;
        endcase
    end

    // i_cond46_i148_const_lambda_2_4497_198_vt_select_30(BITSELECT,241)@135
    assign i_cond46_i148_const_lambda_2_4497_198_vt_select_30_b = i_cond46_i148_const_lambda_2_4497_198_q[30:23];

    // i_cond46_i148_const_lambda_2_4497_198_vt_join(BITJOIN,240)@135
    assign i_cond46_i148_const_lambda_2_4497_198_vt_join_q = {GND_q, i_cond46_i148_const_lambda_2_4497_198_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i151_const_lambda_2_4497_201_BitSelect_for_a(BITSELECT,3049)@135
    assign i_or50_i151_const_lambda_2_4497_201_BitSelect_for_a_b = $signed(i_cond46_i148_const_lambda_2_4497_198_vt_join_q[30:23]);

    // i_and1_i109_const_lambda_2_4497_95_vt_const_31(CONSTANT,56)
    assign i_and1_i109_const_lambda_2_4497_95_vt_const_31_q = 9'b000000000;

    // c_i32_4194304_4497_298(CONSTANT,25)
    assign c_i32_4194304_4497_298_q = 32'b00000000010000000000000000000000;

    // i_and1_i132_const_lambda_2_4497_178_BitSelect_for_a(BITSELECT,2979)@135
    assign i_and1_i132_const_lambda_2_4497_178_BitSelect_for_a_b = $signed(redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q[22:0]);

    // i_and1_i132_const_lambda_2_4497_178_join(BITJOIN,2980)@135
    assign i_and1_i132_const_lambda_2_4497_178_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i132_const_lambda_2_4497_178_BitSelect_for_a_b};

    // i_and1_i132_const_lambda_2_4497_178_vt_select_22(BITSELECT,62)@135
    assign i_and1_i132_const_lambda_2_4497_178_vt_select_22_b = i_and1_i132_const_lambda_2_4497_178_join_q[22:0];

    // i_and1_i132_const_lambda_2_4497_178_vt_join(BITJOIN,61)@135
    assign i_and1_i132_const_lambda_2_4497_178_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i132_const_lambda_2_4497_178_vt_select_22_b};

    // i_tobool_i134_const_lambda_2_4497_181(LOGICAL,424)@135
    assign i_tobool_i134_const_lambda_2_4497_181_q = $unsigned(i_and1_i132_const_lambda_2_4497_178_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i135_const_lambda_2_4497_183(LOGICAL,406)@135
    assign i_spec_select_i135_const_lambda_2_4497_183_q = i_cmp_i133_const_lambda_2_4497_179_q & i_tobool_i134_const_lambda_2_4497_181_q;

    // i_cond48_i149_const_lambda_2_4497_199(MUX,267)@135
    assign i_cond48_i149_const_lambda_2_4497_199_s = i_spec_select_i135_const_lambda_2_4497_183_q;
    always_comb 
    begin
        unique case (i_cond48_i149_const_lambda_2_4497_199_s)
            1'b0 : i_cond48_i149_const_lambda_2_4497_199_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i149_const_lambda_2_4497_199_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i149_const_lambda_2_4497_199_q = 32'b0;
        endcase
    end

    // i_cond48_i149_const_lambda_2_4497_199_vt_select_22(BITSELECT,271)@135
    assign i_cond48_i149_const_lambda_2_4497_199_vt_select_22_b = i_cond48_i149_const_lambda_2_4497_199_q[22:22];

    // i_cond48_i149_const_lambda_2_4497_199_vt_join(BITJOIN,270)@135
    assign i_cond48_i149_const_lambda_2_4497_199_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i149_const_lambda_2_4497_199_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i151_const_lambda_2_4497_201_BitSelect_for_b(BITSELECT,3050)@135
    assign i_or50_i151_const_lambda_2_4497_201_BitSelect_for_b_b = $signed(i_cond48_i149_const_lambda_2_4497_199_vt_join_q[22:22]);

    // i_or50_i151_const_lambda_2_4497_201_join(BITJOIN,3051)@135
    assign i_or50_i151_const_lambda_2_4497_201_join_q = {GND_q, i_or50_i151_const_lambda_2_4497_201_BitSelect_for_a_b, i_or50_i151_const_lambda_2_4497_201_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i151_const_lambda_2_4497_201_vt_select_30(BITSELECT,363)@135
    assign i_or50_i151_const_lambda_2_4497_201_vt_select_30_b = i_or50_i151_const_lambda_2_4497_201_join_q[30:22];

    // i_cond48_i103_const_lambda_2_4497_86_vt_const_21(CONSTANT,258)
    assign i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q = 22'b0000000000000000000000;

    // i_or50_i151_const_lambda_2_4497_201_vt_join(BITJOIN,362)@135
    assign i_or50_i151_const_lambda_2_4497_201_vt_join_q = {GND_q, i_or50_i151_const_lambda_2_4497_201_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i152_const_lambda_2_4497_202(LOGICAL,381)@135 + 1
    assign i_or51_i152_const_lambda_2_4497_202_qi = i_or50_i151_const_lambda_2_4497_201_vt_join_q | i_and49_i150_const_lambda_2_4497_200_q;
    dspba_delay_ver #( .width(32), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or51_i152_const_lambda_2_4497_202_delay ( .xin(i_or51_i152_const_lambda_2_4497_202_qi), .xout(i_or51_i152_const_lambda_2_4497_202_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sx_uid2145_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(BITSELECT,2144)@104
    assign sx_uid2145_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b = redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q[31:31];

    // invSX_uid2151_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(LOGICAL,2150)@104
    assign invSX_uid2151_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q = $signed(~ (sx_uid2145_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b));

    // expX_uid2147_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(BITSELECT,2146)@104
    assign expX_uid2147_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b = $signed(redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q[30:23]);

    // fracX_uid2146_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(BITSELECT,2145)@104
    assign fracX_uid2146_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b = $signed(redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q[22:0]);

    // expFracX_uid2148_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(BITJOIN,2147)@104
    assign expFracX_uid2148_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q = {expX_uid2147_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b, fracX_uid2146_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_b};

    // negResult_uid2152_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152(BITJOIN,2151)@104
    assign negResult_uid2152_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q = {invSX_uid2151_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q, expFracX_uid2148_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q};

    // i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_BitSelect_for_a(BITSELECT,2997)@104
    assign i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_BitSelect_for_a_b = $signed(negResult_uid2152_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q[30:23]);

    // i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_join(BITJOIN,2998)@104
    assign i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_join_q = {GND_q, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_select_30(BITSELECT,105)@104
    assign i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_select_30_b = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_join_q[30:23];

    // i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_join(BITJOIN,104)@104
    assign i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_join_q = {GND_q, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i_i_i_i_i328_i_const_lambda_2_4497_155(LOGICAL,225)@104
    assign i_cmp_i_i_i_i_i328_i_const_lambda_2_4497_155_q = $unsigned(i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157(MUX,415)@104
    assign i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_s = i_cmp_i_i_i_i_i328_i_const_lambda_2_4497_155_q;
    always_comb 
    begin
        unique case (i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_s)
            1'b0 : i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q = negResult_uid2152_i_sub2_i_i_i_i325_i_const_lambda_2_4497_152_q;
            1'b1 : i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q = c_i32_0_4497_288_q;
            default : i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q = 32'b0;
        endcase
    end

    // redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1(DELAY,4044)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1_q <= i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q;
        end
    end

    // redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4(DELAY,4045)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_0 <= $unsigned(redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1_q);
            redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_1 <= redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_0;
            redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_q <= $signed(redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_delay_1);
        end
    end

    // signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1269)@105
    assign signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1_q[31:31];

    // redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1(DELAY,3988)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q <= signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
        end
    end

    // Rnd2C_uid1317_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1316)@106
    assign Rnd2C_uid1317_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {VCC_q, redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q};

    // rightShiftStage0Idx3Rng3_uid3371_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3370)@105
    assign rightShiftStage0Idx3Rng3_uid3371_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:3]);

    // rightShiftStage0Idx3_uid3373_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3372)@105
    assign rightShiftStage0Idx3_uid3373_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3371_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0Idx2Rng2_uid3368_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3367)@105
    assign rightShiftStage0Idx2Rng2_uid3368_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:2]);

    // rightShiftStage0Idx2_uid3370_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3369)@105
    assign rightShiftStage0Idx2_uid3370_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3368_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0Idx1Rng1_uid3365_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3364)@105
    assign rightShiftStage0Idx1Rng1_uid3365_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:1]);

    // rightShiftStage0Idx1_uid3367_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3366)@105
    assign rightShiftStage0Idx1_uid3367_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {GND_q, rightShiftStage0Idx1Rng1_uid3365_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1270)@105
    assign fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(redist232_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_1_q[22:0]);

    // xFxpLow_uid1302_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1301)@105
    assign xFxpLow_uid1302_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[22:16]);

    // oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1303)@105
    assign oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {VCC_q, xFxpLow_uid1302_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,3374)@105
    assign rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            2'b00 : rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = oXLow_uid1304_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b01 : rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx1_uid3367_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b10 : rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx2_uid3370_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b11 : rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx3_uid3373_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            default : rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3380_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159invSel(LOGICAL,3804)@105
    assign rightShiftStage1_uid3380_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159invSel_q = ~ (rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3376_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3375)@105
    assign rightShiftStage1Idx1Rng4_uid3376_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:4]);

    // rightShiftStage1Idx1_uid3378_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3377)@105
    assign rightShiftStage1Idx1_uid3378_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3376_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1268)@104
    assign expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q[30:23]);

    // shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(SUB,1305)@104
    assign shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $unsigned({1'b0, expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b});
    assign shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o = $unsigned($signed(shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a) - $signed(shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));
    assign shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o[8:0]);

    // shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged(BITSELECT,3763)@104
    assign shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_in = shiftVal_uid1306_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:0];
    assign shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b = $signed(shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c = $signed(shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_in[7:3]);

    // redist6_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b_1(DELAY,3818)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b_1_q <= shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
        end
    end

    // rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged(BITSELECT,3787)@105
    assign rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b = $signed(redist6_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b_1_q[1:0]);
    assign rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c = $signed(redist6_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b_1_q[2:2]);

    // redist7_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c_1(DELAY,3819)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c_1_q <= shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
        end
    end

    // shiftUdf_uid1309_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1308)@105
    assign shiftUdf_uid1309_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = redist7_shiftValPos_uid1307_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c_1_q != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes6(SELECTOR,3805)@105
    always_comb 
    begin
        mergedMUXes6_q = 8'b0;
        if (rightShiftStage1_uid3380_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159invSel_q == 1'b1)
        begin
            mergedMUXes6_q = $signed(rightShiftStage0_uid3375_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
        end
        if (rightShiftStageSel0Dto0_uid3374_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c == 1'b1)
        begin
            mergedMUXes6_q = $signed(rightShiftStage1Idx1_uid3378_fxpXRed_uid1310_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
        end
        if (shiftUdf_uid1309_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q == 1'b1)
        begin
            mergedMUXes6_q = $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
        end
    end

    // xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged(BITSELECT,3764)@105
    assign xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b = $signed(mergedMUXes6_q[4:0]);
    assign xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c = $signed(mergedMUXes6_q[7:5]);

    // p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOOKUP,2613)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b)
            5'b00000 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000000000;
            5'b00001 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000001011;
            5'b00010 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000010111;
            5'b00011 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000100010;
            5'b00100 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000101110;
            5'b00101 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b000111001;
            5'b00110 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001000101;
            5'b00111 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001010000;
            5'b01000 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001011100;
            5'b01001 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001100111;
            5'b01010 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001110011;
            5'b01011 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b001111110;
            5'b01100 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b010001010;
            5'b01101 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b010010110;
            5'b01110 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b010100001;
            5'b01111 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b010101101;
            5'b10000 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b010111000;
            5'b10001 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011000100;
            5'b10010 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011001111;
            5'b10011 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011011011;
            5'b10100 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011100110;
            5'b10101 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011110010;
            5'b10110 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b011111101;
            5'b10111 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b100001001;
            5'b11000 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b100010100;
            5'b11001 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b100100000;
            5'b11010 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b100101100;
            5'b11011 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b100110111;
            5'b11100 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b101000011;
            5'b11101 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b101001110;
            5'b11110 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b101011010;
            5'b11111 : p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOOKUP,2612)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2611_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c)
            3'b000 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0000000000010;
            3'b001 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0000101110011;
            3'b010 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0001011100100;
            3'b011 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0010001010101;
            3'b100 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0010111000111;
            3'b101 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0011100111000;
            3'b110 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0100010101001;
            3'b111 : p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(ADD,2614)@105
    assign lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a = {1'b0, p1_uid2613_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q};
    assign lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = {5'b00000, p0_uid2614_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q};
    assign lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o = $unsigned(lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a) + $unsigned(lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b);
    assign lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o[13:0]);

    // sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,2615)@105
    assign sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = lev1_a0_uid2615_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[11:0];
    assign sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[11:2]);

    // redist88_sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1(DELAY,3900)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q <= sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
        end
    end

    // zEp_uid1314_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1313)@106
    assign zEp_uid1314_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {GND_q, redist88_sOuputFormat_uid2616_eP_uid1313_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q};

    // ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1314)@106
    assign ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $unsigned({{10{redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q[0]}}, redist176_signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q});
    assign ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(zEp_uid1314_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q ^ ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b);

    // eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(ADD,1319)@106
    assign eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a = $unsigned({{2{ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[10]}}, ePOC_uid1315_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q});
    assign eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $unsigned({11'b00000000000, Rnd2C_uid1317_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q});
    assign eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o = $unsigned($signed(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a) + $signed(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));
    assign eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o[11:0]);

    // expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1320)@106
    assign expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = $unsigned(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[9:0]);
    assign expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[9:2];

    // floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem(DUALMEM,3381)@106 + 2
    assign floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa = expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_159_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r = $signed(floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir[31:0]);

    // bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1321)@106
    assign bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = $unsigned(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[10:0]);
    assign bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[10:10];

    // invBit7_uid1323_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1322)@106
    assign invBit7_uid1323_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (bit7_uid1322_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));

    // bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1323)@106
    assign bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = $unsigned(eP2CWRnd_uid1320_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[9:0]);
    assign bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[9:9];

    // maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1324)@106 + 1
    assign maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_qi = bit8_uid1324_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b & invBit7_uid1323_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_delay ( .xin(maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_qi), .xout(maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist172_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_2(DELAY,3984)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_2_q <= maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
        end
    end

    // kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1335)@108
    assign kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = redist172_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            1'b0 : kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = floatTable_kPPreZHigh_uid1326_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
            1'b1 : kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 32'b0;
        endcase
    end

    // ySign_uid1340_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1339)@108
    assign ySign_uid1340_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[31:31];

    // invYSign_uid1343_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1342)@108
    assign invYSign_uid1343_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (ySign_uid1340_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));

    // exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1341)@108
    assign exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[30:0];
    assign exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[30:23]);

    // fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1340)@108
    assign fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = kPZHigh_uid1336_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[22:0];
    assign fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[22:0]);

    // minusY_uid1344_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1343)@108
    assign minusY_uid1344_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {invYSign_uid1343_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, exp_uid1342_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b, fraction_uid1341_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3383)@108 + 3
    assign yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0 = $unsigned(minusY_uid1344_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
    assign yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = redist233_i_spec_store_select_i_i_i_i_i329_i_const_lambda_2_4497_157_q_4_q;
    assign yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_adder_a(yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0),
        .fp32_adder_b(yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_result(yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist51_yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1(DELAY,3863)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q <= yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
        end
    end

    // redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4(DELAY,3986)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_0 <= $unsigned(expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b);
            redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_1 <= redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_0;
            redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_2 <= redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_1;
            redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_q <= $signed(redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem(DUALMEM,3382)@110 + 2
    assign floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa = redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_159_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r = $signed(floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir[31:0]);

    // redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6(DELAY,3985)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_0 <= $unsigned(redist172_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_2_q);
            redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_1 <= redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_0;
            redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_2 <= redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_1;
            redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_q <= $signed(redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_delay_2);
        end
    end

    // kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1338)@112
    assign kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = redist173_maxExpCond_uid1325_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            1'b0 : kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = floatTable_kPPreZLow_uid1330_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
            1'b1 : kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 32'b0;
        endcase
    end

    // ySign_uid1346_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1345)@112
    assign ySign_uid1346_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[31:31];

    // invYSign_uid1349_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1348)@112
    assign invYSign_uid1349_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (ySign_uid1346_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));

    // exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1347)@112
    assign exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[30:0];
    assign exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[30:23]);

    // fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1346)@112
    assign fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = kPZLow_uid1339_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[22:0];
    assign fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[22:0]);

    // minusY_uid1350_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1349)@112
    assign minusY_uid1350_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {invYSign_uid1349_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, exp_uid1348_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b, fraction_uid1347_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3385)@112 + 3
    assign yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0 = $unsigned(minusY_uid1350_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
    assign yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = redist51_yP0_uid1345_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    assign yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_adder_a(yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0),
        .fp32_adder_b(yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_result(yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1353)@115
    assign signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[31:31];

    // redist171_signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_12(DELAY,3983)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist171_signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_12 ( .xin(signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b), .xout(redist171_signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt(ADD,4096)
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_a = {1'b0, redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_q};
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_o <= $unsigned(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_a) + $unsigned(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_b);
        end
    end
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_q = redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_o[4:0];

    // rightShiftStage1Idx1Rng4_uid3401_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3400)@115
    assign rightShiftStage1Idx1Rng4_uid3401_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:4]);

    // rightShiftStage1Idx1_uid3403_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3402)@115
    assign rightShiftStage1Idx1_uid3403_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3401_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0Idx3Rng3_uid3396_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3395)@115
    assign rightShiftStage0Idx3Rng3_uid3396_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:3]);

    // rightShiftStage0Idx3_uid3398_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3397)@115
    assign rightShiftStage0Idx3_uid3398_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3396_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0Idx2Rng2_uid3393_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3392)@115
    assign rightShiftStage0Idx2Rng2_uid3393_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:2]);

    // rightShiftStage0Idx2_uid3395_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3394)@115
    assign rightShiftStage0Idx2_uid3395_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3393_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0Idx1Rng1_uid3390_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,3389)@115
    assign rightShiftStage0Idx1Rng1_uid3390_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:1]);

    // rightShiftStage0Idx1_uid3392_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,3391)@115
    assign rightShiftStage0Idx1_uid3392_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {GND_q, rightShiftStage0Idx1Rng1_uid3390_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // fracYP_uid1352_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1351)@115
    assign fracYP_uid1352_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[22:0]);

    // fracYPTop_uid1356_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1355)@115
    assign fracYPTop_uid1356_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fracYP_uid1352_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[22:16]);

    // fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1357)@115
    assign fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {VCC_q, fracYPTop_uid1356_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,3399)@115
    assign rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            2'b00 : rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = fxpAPreAlign_uid1358_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b01 : rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx1_uid3392_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b10 : rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx2_uid3395_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            2'b11 : rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = rightShiftStage0Idx3_uid3398_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
            default : rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 8'b0;
        endcase
    end

    // expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1352)@115
    assign expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[30:23]);

    // shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(SUB,1358)@115
    assign shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $unsigned({1'b0, expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b});
    assign shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o = $unsigned($signed(shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a) - $signed(shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));
    assign shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o[8:0]);

    // shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1359)@115
    assign shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = shiftValFxpA_uid1359_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[3:0];
    assign shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[3:0]);

    // rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged(BITSELECT,3766)@115
    assign rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b = $signed(shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c = $signed(shiftValFxpAR_uid1360_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[3:2]);

    // rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,3406)@115 + 1
    assign rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = rightShiftStageSel0Dto0_uid3399_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
                2'b00 : rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= rightShiftStage0_uid3400_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
                2'b01 : rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= rightShiftStage1Idx1_uid3403_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
                2'b10 : rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 8'b0;
            endcase
        end
    end

    // redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr(COUNTER,4094)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_i <= $unsigned(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_q = $signed(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_i[3:0]);

    // redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem(DUALMEM,4093)
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ia = $unsigned(rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_aa = redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_wraddr_q;
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ab = redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_aa),
        .data_a(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_ab),
        .q_b(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_q = $signed(redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_iq[7:0]);

    // addrEATable_uid1362_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1361)@127
    assign addrEATable_uid1362_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {redist171_signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_12_q, redist49_rightShiftStage1_uid3407_fxpA_uid1361_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_12_mem_q};

    // floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem(DUALMEM,3408)@127 + 2
    assign floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa = addrEATable_uid1362_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_159_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_aa),
        .q_a(floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r = $signed(floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_ir[31:0]);

    // expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged(BITSELECT,3765)@115
    assign expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b = $signed(expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[2:0]);
    assign expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c = $signed(expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[7:3]);

    // udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715(COMPARE,3714)@115
    assign udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_a = $unsigned({3'b000, expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_c});
    assign udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_o = $unsigned($signed(udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_a) - $signed(udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_b));
    assign udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c[0] = udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_o[7];

    // redist11_udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c_14(DELAY,3823)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist11_udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c_14 ( .xin(udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c), .xout(redist11_udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1370)@129 + 1
    assign eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = redist11_udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
                1'b0 : eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= floatTable_eA_uid1363_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_lutmem_r;
                1'b1 : eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 32'b0;
            endcase
        end
    end

    // redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt(ADD,4092)
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_a = {1'b0, redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_q};
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_o <= $unsigned(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_a) + $unsigned(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_b);
        end
    end
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_q = redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_o[2:0];

    // redist50_yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1(DELAY,3862)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q <= yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
        end
    end

    // newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1375)@115
    assign newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = udfA_uid1368_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3411_new_compare_trz_3715_c;
    always_comb 
    begin
        unique case (newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            1'b0 : newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = expYP_uid1353_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
            1'b1 : newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 8'b0;
        endcase
    end

    // maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOOKUP,1371)@115
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1355_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_bit_select_merged_b)
            3'b000 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1000000;
            3'b001 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1100000;
            3'b010 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1110000;
            3'b011 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1111000;
            3'b100 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1111100;
            3'b101 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1111110;
            3'b110 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b1111111;
            3'b111 : maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1373_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1372)@115
    assign fracYPTopPostMask_uid1373_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(fracYPTop_uid1356_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b & maskAFP_uid1372_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // fracAFull_uid1375_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1374)@115
    assign fracAFull_uid1375_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {fracYPTopPostMask_uid1373_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1376)@115
    assign a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {signYP_uid1354_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b, newExpA_uid1376_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, fracAFull_uid1375_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q};

    // ySign_uid1378_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1377)@115
    assign ySign_uid1378_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[31:31];

    // invYSign_uid1381_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1380)@115
    assign invYSign_uid1381_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (ySign_uid1378_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));

    // exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1379)@115
    assign exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[30:0];
    assign exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[30:23]);

    // fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1378)@115
    assign fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = a_uid1377_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[22:0];
    assign fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[22:0]);

    // minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1381)@115
    assign minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {invYSign_uid1381_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, exp_uid1380_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b, fraction_uid1379_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // redist170_minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1(DELAY,3982)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q <= minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
        end
    end

    // b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3411)@116 + 3
    assign b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0 = $unsigned(redist170_minusY_uid1382_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q);
    assign b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = redist50_yP_uid1351_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    assign b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_adder_a(b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0),
        .fp32_adder_b(b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_result(b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist47_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1(DELAY,3859)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q <= b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
        end
    end

    // redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr(COUNTER,4090)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_i <= $unsigned(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_q = $signed(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_i[1:0]);

    // redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem(DUALMEM,4089)
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ia = $unsigned(redist47_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q);
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_aa = redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_wraddr_q;
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ab = redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_aa),
        .data_a(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_ab),
        .q_b(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_q = $signed(redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3413)@120 + 4
    assign oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0 = redist47_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    assign oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0),
        .fp32_mult_a(oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_mult_b(oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0),
        .fp32_result(oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist46_oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1(DELAY,3858)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q <= oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
        end
    end

    // eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3416)@125 + 4
    assign eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = redist46_oPBo2_uid1386_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    assign eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0 = redist48_b_uid1383_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_6_mem_q;
    assign eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_adder_a(eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ax0),
        .fp32_mult_a(eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_mult_b(eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0),
        .fp32_result(eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist45_eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1(DELAY,3857)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q <= eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0;
        end
    end

    // eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl(FPCOLUMN,3419)@130 + 3
    assign eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0 = redist45_eB_uid1387_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0_1_q;
    assign eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0 = eAPostUdfA_uid1371_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    assign eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 = 1'b0;
    assign eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ena0 }),
        .clr({ eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0, eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_reset0 }),
        .fp32_mult_a(eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_ay0),
        .fp32_mult_b(eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_az0),
        .fp32_result(eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1414)@133
    assign signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[31:31];

    // redist168_signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1(DELAY,3980)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q <= signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
        end
    end

    // expEY_uid1389_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1388)@133
    assign expEY_uid1389_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[30:23]);

    // lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1389)@133
    assign lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = expEY_uid1389_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b[1:0];
    assign lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[1:0]);

    // expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1393)@133
    assign expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = lowerBitOfeY_uid1390_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
            2'b00 : expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = 8'b0;
        endcase
    end

    // redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt(ADD,4230)
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_a = {1'b0, redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_q};
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_o <= $unsigned(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_a) + $unsigned(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_b);
        end
    end
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_q = redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_o[5:0];

    // redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr(COUNTER,4228)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_i <= $unsigned(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_q = $signed(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_i[4:0]);

    // redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem(DUALMEM,4227)
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ia = $unsigned(redist174_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_4_q);
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_aa = redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_wraddr_q;
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ab = redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_aa),
        .data_a(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_ab),
        .q_b(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_q = $signed(redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_iq[7:0]);

    // redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_outputreg0(DELAY,4226)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_outputreg0_q <= redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_mem_q;
        end
    end

    // updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(ADD,1394)@133
    assign updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a = $unsigned({{3{redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_outputreg0_q[7]}}, redist175_expTmp_uid1321_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_27_outputreg0_q});
    assign updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $unsigned({3'b000, expUpdateVal_uid1394_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q});
    assign updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o = $unsigned($signed(updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_a) + $signed(updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));
    assign updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_o[9:0]);

    // expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1395)@133
    assign expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in = updatedExponent_uid1395_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[7:0];
    assign expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_in[7:0]);

    // redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt(ADD,4225)
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_a = {1'b0, redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_q};
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_o <= $unsigned(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_a) + $unsigned(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_b);
        end
    end
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_q = redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid1287_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1286)@105
    assign fracXIsZero_uid1287_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1288_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1287)@105
    assign fracXIsNotZero_uid1288_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (fracXIsZero_uid1287_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q));

    // redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1(DELAY,3989)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q <= expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
        end
    end

    // expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1285)@105
    assign expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1290_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1289)@105
    assign excN_x_uid1290_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & fracXIsNotZero_uid1288_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // expFracX_uid1294_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1293)@105
    assign expFracX_uid1294_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q, fracX_uid1271_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b};

    // expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_bit_select_top_X_trz_3708(BITSELECT,3707)@105
    assign expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_bit_select_top_X_trz_3708_b = $signed(expFracX_uid1294_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[30:3]);

    // expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709(COMPARE,3708)@105
    assign expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_a = {2'b00, expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_bit_select_top_X_trz_3708_b};
    assign expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_o = $unsigned(expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_a) - $unsigned(expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_b);
    assign expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_n[0] = ~ (expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_o[29]);

    // invSignX_uid1297_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1296)@105
    assign invSignX_uid1297_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b));

    // inputOverflow_uid1298_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1297)@105
    assign inputOverflow_uid1298_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(invSignX_uid1297_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & expMaxInput_uid1296_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3360_new_compare_trz_3709_n);

    // invExpXIsMax_uid1291_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1290)@105
    assign invExpXIsMax_uid1291_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q));

    // excZ_x_uid1285_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1284)@105
    assign excZ_x_uid1285_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = redist177_expX_uid1269_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid1292_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1291)@105
    assign InvExpXIsZero_uid1292_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(~ (excZ_x_uid1285_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q));

    // excR_x_uid1293_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1292)@105
    assign excR_x_uid1293_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(InvExpXIsZero_uid1292_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & invExpXIsMax_uid1291_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // regXAndExpOverflowAndPos_uid1400_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1399)@105
    assign regXAndExpOverflowAndPos_uid1400_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(excR_x_uid1293_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & inputOverflow_uid1298_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // excI_x_uid1289_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1288)@105
    assign excI_x_uid1289_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(expXIsMax_uid1286_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & fracXIsZero_uid1287_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // posInf_uid1402_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1401)@105
    assign posInf_uid1402_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(excI_x_uid1289_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & invSignX_uid1297_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // excRInf_uid1403_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1402)@105
    assign excRInf_uid1403_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(posInf_uid1402_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q | regXAndExpOverflowAndPos_uid1400_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // negInf_uid1397_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1396)@105
    assign negInf_uid1397_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(excI_x_uid1289_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b);

    // expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_bit_select_top_X_trz_3711(BITSELECT,3710)@105
    assign expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_bit_select_top_X_trz_3711_b = $signed(expFracX_uid1294_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q[30:4]);

    // expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712(COMPARE,3711)@105
    assign expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_a = {2'b00, expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_bit_select_top_X_trz_3711_b};
    assign expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_o = $unsigned(expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_a) - $unsigned(expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_b);
    assign expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_n[0] = ~ (expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_o[28]);

    // inputUnderflow_uid1301_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1300)@105
    assign inputUnderflow_uid1301_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(signX_uid1270_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b & expMinInput_uid1300_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_new_compare_tro_3362_new_compare_trz_3712_n);

    // regXAndExpOverflowAndNeg_uid1398_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1397)@105
    assign regXAndExpOverflowAndNeg_uid1398_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(excR_x_uid1293_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q & inputUnderflow_uid1301_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // excRZero_uid1399_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOGICAL,1398)@105
    assign excRZero_uid1399_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = $signed(regXAndExpOverflowAndNeg_uid1398_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q | negInf_uid1397_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);

    // concExc_uid1404_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1403)@105
    assign concExc_uid1404_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {excN_x_uid1290_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, excRInf_uid1403_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, excRZero_uid1399_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q};

    // excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(LOOKUP,1404)@105 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1404_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q)
                3'b000 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b01;
                3'b001 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b00;
                3'b010 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b10;
                3'b011 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b00;
                3'b100 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b11;
                3'b101 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b00;
                3'b110 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b00;
                3'b111 : excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr(COUNTER,4223)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_i <= $unsigned(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_q = $signed(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_i[4:0]);

    // redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem(DUALMEM,4222)
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ia = $unsigned(excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q);
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_aa = redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_wraddr_q;
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ab = redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_aa),
        .data_a(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_ab),
        .q_b(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_q = $signed(redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_iq[1:0]);

    // expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1413)@133 + 1
    assign expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
                2'b00 : expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= expR_uid1396_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
                2'b10 : expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid1408_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITSELECT,1407)@133
    assign fracEY_uid1408_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b = $signed(eY_uid1388_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_impl_q0[22:0]);

    // fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(MUX,1409)@133 + 1
    assign fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s = redist169_excREnc_uid1405_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_s)
                2'b00 : fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= fracEY_uid1408_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b;
                2'b10 : fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159(BITJOIN,1415)@134
    assign finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q = {redist168_signEY_uid1415_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_b_1_q, expRPostExc_uid1414_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q, fracRPostExc_uid1410_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q};

    // i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs(BITSHIFT,3098)@134
    assign i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_qint = finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
    assign i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_q = i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_qint[31:23];

    // i_shr_i153_const_lambda_2_4497_205_vt_select_8(BITSELECT,395)@134
    assign i_shr_i153_const_lambda_2_4497_205_vt_select_8_in = {23'b00000000000000000000000, i_shr_i153_const_lambda_2_4944_0gr_shift_x_fs_q};
    assign i_shr_i153_const_lambda_2_4497_205_vt_select_8_b = i_shr_i153_const_lambda_2_4497_205_vt_select_8_in[8:0];

    // i_shr_i153_const_lambda_2_4497_205_vt_join(BITJOIN,394)@134
    assign i_shr_i153_const_lambda_2_4497_205_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i153_const_lambda_2_4497_205_vt_select_8_b};

    // i_and_i154_const_lambda_2_4497_206_BitSelect_for_a(BITSELECT,2993)@134
    assign i_and_i154_const_lambda_2_4497_206_BitSelect_for_a_b = $signed(i_shr_i153_const_lambda_2_4497_205_vt_join_q[7:0]);

    // i_and_i154_const_lambda_2_4497_206_join(BITJOIN,2994)@134
    assign i_and_i154_const_lambda_2_4497_206_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i154_const_lambda_2_4497_206_BitSelect_for_a_b};

    // i_and_i154_const_lambda_2_4497_206_vt_select_7(BITSELECT,96)@134
    assign i_and_i154_const_lambda_2_4497_206_vt_select_7_b = i_and_i154_const_lambda_2_4497_206_join_q[7:0];

    // i_and_i154_const_lambda_2_4497_206_vt_join(BITJOIN,95)@134
    assign i_and_i154_const_lambda_2_4497_206_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i154_const_lambda_2_4497_206_vt_select_7_b};

    // i_cmp9_i159_const_lambda_2_4497_213(LOGICAL,207)@134
    assign i_cmp9_i159_const_lambda_2_4497_213_q = $unsigned(i_and_i154_const_lambda_2_4497_206_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_215(MUX,435)@134
    assign i_unnamed_const_lambda_2_4497_215_s = i_cmp9_i159_const_lambda_2_4497_213_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_215_s)
            1'b0 : i_unnamed_const_lambda_2_4497_215_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_215_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_215_q = 32'b0;
        endcase
    end

    // i_add_i160_const_lambda_2_4497_216(ADD,47)@134
    assign i_add_i160_const_lambda_2_4497_216_a = {1'b0, i_unnamed_const_lambda_2_4497_215_q};
    assign i_add_i160_const_lambda_2_4497_216_b = {1'b0, i_and_i154_const_lambda_2_4497_206_vt_join_q};
    assign i_add_i160_const_lambda_2_4497_216_o = $unsigned(i_add_i160_const_lambda_2_4497_216_a) + $unsigned(i_add_i160_const_lambda_2_4497_216_b);
    assign i_add_i160_const_lambda_2_4497_216_q = i_add_i160_const_lambda_2_4497_216_o[32:0];

    // bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x(BITSELECT,493)@134
    assign bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b = i_add_i160_const_lambda_2_4497_216_q[31:0];

    // redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1(DELAY,4039)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q <= bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b;
        end
    end

    // redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1(DELAY,3979)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q <= finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_dsdk_ip_adapt_bitjoin_4973_1_x(BITJOIN,635)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_dsdk_ip_adapt_bitjoin_4973_1_x_q = {c_i8_2_4497_52_q, redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q, redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x(CHOOSEBITS,634)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_dsdk_ip_adapt_bitjoin_4973_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_a[0:0]};

    // i_cmp19_i161_const_lambda_2_4497_217(COMPARE,195)@135
    assign i_cmp19_i161_const_lambda_2_4497_217_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i161_const_lambda_2_4497_217_b = $unsigned({{2{redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q[31]}}, redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q});
    assign i_cmp19_i161_const_lambda_2_4497_217_o = $unsigned($signed(i_cmp19_i161_const_lambda_2_4497_217_a) - $signed(i_cmp19_i161_const_lambda_2_4497_217_b));
    assign i_cmp19_i161_const_lambda_2_4497_217_c[0] = i_cmp19_i161_const_lambda_2_4497_217_o[33];

    // i_cmp_i156_const_lambda_2_4497_208(LOGICAL,213)@134 + 1
    assign i_cmp_i156_const_lambda_2_4497_208_qi = $unsigned(i_and_i154_const_lambda_2_4497_206_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i156_const_lambda_2_4497_208_delay ( .xin(i_cmp_i156_const_lambda_2_4497_208_qi), .xout(i_cmp_i156_const_lambda_2_4497_208_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i162_const_lambda_2_4497_219(LOGICAL,333)@135
    assign i_or25_i162_const_lambda_2_4497_219_q = i_cmp_i156_const_lambda_2_4497_208_q | i_cmp19_i161_const_lambda_2_4497_217_c;

    // i_cmp24_i163_const_lambda_2_4497_220(COMPARE,201)@135
    assign i_cmp24_i163_const_lambda_2_4497_220_a = $unsigned({{2{redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q[31]}}, redist227_bgTrunc_i_add_i160_const_lambda_2_4497_216_sel_x_b_1_q});
    assign i_cmp24_i163_const_lambda_2_4497_220_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i163_const_lambda_2_4497_220_o = $unsigned($signed(i_cmp24_i163_const_lambda_2_4497_220_a) - $signed(i_cmp24_i163_const_lambda_2_4497_220_b));
    assign i_cmp24_i163_const_lambda_2_4497_220_c[0] = i_cmp24_i163_const_lambda_2_4497_220_o[33];

    // redist244_i_cmp9_i159_const_lambda_2_4497_213_q_1(DELAY,4056)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_i_cmp9_i159_const_lambda_2_4497_213_q_1_q <= i_cmp9_i159_const_lambda_2_4497_213_q;
        end
    end

    // i_or2826_i164_const_lambda_2_4497_222(LOGICAL,339)@135
    assign i_or2826_i164_const_lambda_2_4497_222_q = redist244_i_cmp9_i159_const_lambda_2_4497_213_q_1_q | i_cmp24_i163_const_lambda_2_4497_220_c;

    // i_or3827_i169_const_lambda_2_4497_225(LOGICAL,346)@135
    assign i_or3827_i169_const_lambda_2_4497_225_q = i_or2826_i164_const_lambda_2_4497_222_q | i_or25_i162_const_lambda_2_4497_219_q;

    // i_cond_i170_const_lambda_2_4497_226(MUX,299)@135
    assign i_cond_i170_const_lambda_2_4497_226_s = i_or3827_i169_const_lambda_2_4497_225_q;
    always_comb 
    begin
        unique case (i_cond_i170_const_lambda_2_4497_226_s)
            1'b0 : i_cond_i170_const_lambda_2_4497_226_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i170_const_lambda_2_4497_226_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i170_const_lambda_2_4497_226_q = 32'b0;
        endcase
    end

    // i_cond_i170_const_lambda_2_4497_226_vt_select_30(BITSELECT,302)@135
    assign i_cond_i170_const_lambda_2_4497_226_vt_select_30_b = i_cond_i170_const_lambda_2_4497_226_q[30:0];

    // i_cond_i170_const_lambda_2_4497_226_vt_join(BITJOIN,301)@135
    assign i_cond_i170_const_lambda_2_4497_226_vt_join_q = {VCC_q, i_cond_i170_const_lambda_2_4497_226_vt_select_30_b};

    // i_and49_i173_const_lambda_2_4497_229(LOGICAL,82)@135
    assign i_and49_i173_const_lambda_2_4497_229_q = i_cond_i170_const_lambda_2_4497_226_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i168_const_lambda_2_4973_0gr_NO_NAME_x_q;

    // i_cond46_i171_const_lambda_2_4497_227(MUX,242)@135
    assign i_cond46_i171_const_lambda_2_4497_227_s = i_or25_i162_const_lambda_2_4497_219_q;
    always_comb 
    begin
        unique case (i_cond46_i171_const_lambda_2_4497_227_s)
            1'b0 : i_cond46_i171_const_lambda_2_4497_227_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i171_const_lambda_2_4497_227_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i171_const_lambda_2_4497_227_q = 32'b0;
        endcase
    end

    // i_cond46_i171_const_lambda_2_4497_227_vt_select_30(BITSELECT,246)@135
    assign i_cond46_i171_const_lambda_2_4497_227_vt_select_30_b = i_cond46_i171_const_lambda_2_4497_227_q[30:23];

    // i_cond46_i171_const_lambda_2_4497_227_vt_join(BITJOIN,245)@135
    assign i_cond46_i171_const_lambda_2_4497_227_vt_join_q = {GND_q, i_cond46_i171_const_lambda_2_4497_227_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i174_const_lambda_2_4497_230_BitSelect_for_a(BITSELECT,3052)@135
    assign i_or50_i174_const_lambda_2_4497_230_BitSelect_for_a_b = $signed(i_cond46_i171_const_lambda_2_4497_227_vt_join_q[30:23]);

    // i_and1_i155_const_lambda_2_4497_207_BitSelect_for_a(BITSELECT,2981)@135
    assign i_and1_i155_const_lambda_2_4497_207_BitSelect_for_a_b = $signed(redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q[22:0]);

    // i_and1_i155_const_lambda_2_4497_207_join(BITJOIN,2982)@135
    assign i_and1_i155_const_lambda_2_4497_207_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i155_const_lambda_2_4497_207_BitSelect_for_a_b};

    // i_and1_i155_const_lambda_2_4497_207_vt_select_22(BITSELECT,66)@135
    assign i_and1_i155_const_lambda_2_4497_207_vt_select_22_b = i_and1_i155_const_lambda_2_4497_207_join_q[22:0];

    // i_and1_i155_const_lambda_2_4497_207_vt_join(BITJOIN,65)@135
    assign i_and1_i155_const_lambda_2_4497_207_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i155_const_lambda_2_4497_207_vt_select_22_b};

    // i_tobool_i157_const_lambda_2_4497_210(LOGICAL,425)@135
    assign i_tobool_i157_const_lambda_2_4497_210_q = $unsigned(i_and1_i155_const_lambda_2_4497_207_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i158_const_lambda_2_4497_212(LOGICAL,407)@135
    assign i_spec_select_i158_const_lambda_2_4497_212_q = i_cmp_i156_const_lambda_2_4497_208_q & i_tobool_i157_const_lambda_2_4497_210_q;

    // i_cond48_i172_const_lambda_2_4497_228(MUX,272)@135
    assign i_cond48_i172_const_lambda_2_4497_228_s = i_spec_select_i158_const_lambda_2_4497_212_q;
    always_comb 
    begin
        unique case (i_cond48_i172_const_lambda_2_4497_228_s)
            1'b0 : i_cond48_i172_const_lambda_2_4497_228_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i172_const_lambda_2_4497_228_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i172_const_lambda_2_4497_228_q = 32'b0;
        endcase
    end

    // i_cond48_i172_const_lambda_2_4497_228_vt_select_22(BITSELECT,276)@135
    assign i_cond48_i172_const_lambda_2_4497_228_vt_select_22_b = i_cond48_i172_const_lambda_2_4497_228_q[22:22];

    // i_cond48_i172_const_lambda_2_4497_228_vt_join(BITJOIN,275)@135
    assign i_cond48_i172_const_lambda_2_4497_228_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i172_const_lambda_2_4497_228_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i174_const_lambda_2_4497_230_BitSelect_for_b(BITSELECT,3053)@135
    assign i_or50_i174_const_lambda_2_4497_230_BitSelect_for_b_b = $signed(i_cond48_i172_const_lambda_2_4497_228_vt_join_q[22:22]);

    // i_or50_i174_const_lambda_2_4497_230_join(BITJOIN,3054)@135
    assign i_or50_i174_const_lambda_2_4497_230_join_q = {GND_q, i_or50_i174_const_lambda_2_4497_230_BitSelect_for_a_b, i_or50_i174_const_lambda_2_4497_230_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i174_const_lambda_2_4497_230_vt_select_30(BITSELECT,368)@135
    assign i_or50_i174_const_lambda_2_4497_230_vt_select_30_b = i_or50_i174_const_lambda_2_4497_230_join_q[30:22];

    // i_or50_i174_const_lambda_2_4497_230_vt_join(BITJOIN,367)@135
    assign i_or50_i174_const_lambda_2_4497_230_vt_join_q = {GND_q, i_or50_i174_const_lambda_2_4497_230_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i175_const_lambda_2_4497_231(LOGICAL,382)@135 + 1
    assign i_or51_i175_const_lambda_2_4497_231_qi = i_or50_i174_const_lambda_2_4497_230_vt_join_q | i_and49_i173_const_lambda_2_4497_229_q;
    dspba_delay_ver #( .width(32), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or51_i175_const_lambda_2_4497_231_delay ( .xin(i_or51_i175_const_lambda_2_4497_231_qi), .xout(i_or51_i175_const_lambda_2_4497_231_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl(FPCOLUMN,2973)@136 + 3
    assign i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ax0 = $unsigned(i_or51_i175_const_lambda_2_4497_231_q);
    assign i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ay0 = i_or51_i152_const_lambda_2_4497_202_q;
    assign i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_reset0 = 1'b0;
    assign i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ena0 }),
        .clr({ i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_reset0, i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_reset0 }),
        .fp32_adder_a(i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ax0),
        .fp32_adder_b(i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_ay0),
        .fp32_result(i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_spec_store_select_i46_i_i_i_i356_i_const_lambda_2_4497_238invSel(LOGICAL,3794)@139
    assign i_spec_store_select_i46_i_i_i_i356_i_const_lambda_2_4497_238invSel_q = ~ (i_cmp_i45_i_i_i_i355_i_const_lambda_2_4497_236_q);

    // i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_BitSelect_for_a(BITSELECT,3013)@139
    assign i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_BitSelect_for_a_b = $signed(i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_q0[30:23]);

    // i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_join(BITJOIN,3014)@139
    assign i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_join_q = {GND_q, i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_select_30(BITSELECT,141)@139
    assign i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_select_30_b = i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_join_q[30:23];

    // i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_join(BITJOIN,140)@139
    assign i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_join_q = {GND_q, i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i45_i_i_i_i355_i_const_lambda_2_4497_236(LOGICAL,221)@139
    assign i_cmp_i45_i_i_i_i355_i_const_lambda_2_4497_236_q = $unsigned(i_and_i44_i_i_i_i354_i_const_lambda_2_4497_235_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt(ADD,4253)
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_a = {1'b0, redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_q};
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_o <= $unsigned(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_a) + $unsigned(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_b);
        end
    end
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_q = redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_o[4:0];

    // redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt(ADD,4120)
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_a = {1'b0, redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_q};
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_o <= $unsigned(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_a) + $unsigned(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_b);
        end
    end
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_q = redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_o[2:0];

    // i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_BitSelect_for_a(BITSELECT,3021)@103
    assign i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_BitSelect_for_a_b = $signed(i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata[30:0]);

    // i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_join(BITJOIN,3022)@103
    assign i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_join_q = {GND_q, i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_BitSelect_for_a_b};

    // i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_select_30(BITSELECT,158)@103
    assign i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_select_30_b = i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_join_q[30:0];

    // i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_join(BITJOIN,157)@103
    assign i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_join_q = {GND_q, i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_select_30_b};

    // c_float_1_000000e_00_4497_286_q_const(CONSTANT,2889)
    assign c_float_1_000000e_00_4497_286_q_const_q = 32'b10111111100000000000000000000000;

    // i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl(FPCOLUMN,3061)@103 + 3
    assign i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ax0 = $unsigned(c_float_1_000000e_00_4497_286_q_const_q);
    assign i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ay0 = i_and_i_i_i_i_i321_i_const_lambda_2_4497_148_vt_join_q;
    assign i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_reset0 = 1'b0;
    assign i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ena0 }),
        .clr({ i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_reset0, i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_reset0 }),
        .fp32_adder_a(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ax0),
        .fp32_adder_b(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_ay0),
        .fp32_result(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr(COUNTER,4118)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_i <= $unsigned(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_q = $signed(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_i[1:0]);

    // redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem(DUALMEM,4117)
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ia = $unsigned(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0);
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_aa = redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_wraddr_q;
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ab = redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_aa),
        .data_a(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_ab),
        .q_b(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_q = $signed(redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_iq[31:0]);

    // signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,971)@106
    assign signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0[31:31];

    // redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2(DELAY,4007)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_delay_0 <= $unsigned(signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b);
            redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_q <= $signed(redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_delay_0);
        end
    end

    // Rnd2C_uid1019_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1018)@108
    assign Rnd2C_uid1019_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {VCC_q, redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_q};

    // rightShiftStage0Idx3Rng3_uid3243_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3242)@106
    assign rightShiftStage0Idx3Rng3_uid3243_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:3]);

    // rightShiftStage0Idx3_uid3245_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3244)@106
    assign rightShiftStage0Idx3_uid3245_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3243_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0Idx2Rng2_uid3240_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3239)@106
    assign rightShiftStage0Idx2Rng2_uid3240_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:2]);

    // rightShiftStage0Idx2_uid3242_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3241)@106
    assign rightShiftStage0Idx2_uid3242_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3240_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0Idx1Rng1_uid3237_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3236)@106
    assign rightShiftStage0Idx1Rng1_uid3237_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:1]);

    // rightShiftStage0Idx1_uid3239_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3238)@106
    assign rightShiftStage0Idx1_uid3239_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {GND_q, rightShiftStage0Idx1Rng1_uid3237_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,972)@106
    assign fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0[22:0]);

    // xFxpLow_uid1004_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1003)@106
    assign xFxpLow_uid1004_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[22:16]);

    // oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1005)@106
    assign oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {VCC_q, xFxpLow_uid1004_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,3246)@106
    assign rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            2'b00 : rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = oXLow_uid1006_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b01 : rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx1_uid3239_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b10 : rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx2_uid3242_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b11 : rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx3_uid3245_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            default : rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3252_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151invSel(LOGICAL,3800)@106
    assign rightShiftStage1_uid3252_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151invSel_q = ~ (rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3248_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3247)@106
    assign rightShiftStage1Idx1Rng4_uid3248_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:4]);

    // rightShiftStage1Idx1_uid3250_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3249)@106
    assign rightShiftStage1Idx1_uid3250_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3248_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,970)@106
    assign expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0[30:23]);

    // shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(SUB,1007)@106
    assign shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $unsigned({1'b0, expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b});
    assign shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o = $unsigned($signed(shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a) - $signed(shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));
    assign shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o[8:0]);

    // shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged(BITSELECT,3755)@106
    assign shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_in = shiftVal_uid1008_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:0];
    assign shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b = $signed(shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c = $signed(shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged(BITSELECT,3785)@106
    assign rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b = $signed(shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c = $signed(shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b[2:2]);

    // shiftUdf_uid1011_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1010)@106
    assign shiftUdf_uid1011_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = shiftValPos_uid1009_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes4(SELECTOR,3801)@106 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes4_q <= 8'b0;
            if (rightShiftStage1_uid3252_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151invSel_q == 1'b1)
            begin
                mergedMUXes4_q <= $signed(rightShiftStage0_uid3247_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);
            end
            if (rightShiftStageSel0Dto0_uid3246_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes4_q <= $signed(rightShiftStage1Idx1_uid3250_fxpXRed_uid1012_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);
            end
            if (shiftUdf_uid1011_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q == 1'b1)
            begin
                mergedMUXes4_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged(BITSELECT,3756)@107
    assign xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b = $signed(mergedMUXes4_q[4:0]);
    assign xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c = $signed(mergedMUXes4_q[7:5]);

    // p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOOKUP,2433)@107
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b)
            5'b00000 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000000000;
            5'b00001 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000001011;
            5'b00010 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000010111;
            5'b00011 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000100010;
            5'b00100 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000101110;
            5'b00101 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b000111001;
            5'b00110 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001000101;
            5'b00111 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001010000;
            5'b01000 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001011100;
            5'b01001 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001100111;
            5'b01010 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001110011;
            5'b01011 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b001111110;
            5'b01100 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b010001010;
            5'b01101 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b010010110;
            5'b01110 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b010100001;
            5'b01111 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b010101101;
            5'b10000 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b010111000;
            5'b10001 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011000100;
            5'b10010 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011001111;
            5'b10011 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011011011;
            5'b10100 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011100110;
            5'b10101 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011110010;
            5'b10110 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b011111101;
            5'b10111 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b100001001;
            5'b11000 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b100010100;
            5'b11001 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b100100000;
            5'b11010 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b100101100;
            5'b11011 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b100110111;
            5'b11100 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b101000011;
            5'b11101 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b101001110;
            5'b11110 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b101011010;
            5'b11111 : p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOOKUP,2432)@107
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2431_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c)
            3'b000 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0000000000010;
            3'b001 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0000101110011;
            3'b010 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0001011100100;
            3'b011 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0010001010101;
            3'b100 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0010111000111;
            3'b101 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0011100111000;
            3'b110 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0100010101001;
            3'b111 : p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(ADD,2434)@107
    assign lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a = {1'b0, p1_uid2433_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};
    assign lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = {5'b00000, p0_uid2434_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};
    assign lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o = $unsigned(lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a) + $unsigned(lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b);
    assign lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o[13:0]);

    // sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,2435)@107
    assign sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = lev1_a0_uid2435_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[11:0];
    assign sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[11:2]);

    // redist90_sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1(DELAY,3902)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q <= sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
        end
    end

    // zEp_uid1016_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1015)@108
    assign zEp_uid1016_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {GND_q, redist90_sOuputFormat_uid2436_eP_uid1015_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q};

    // ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1016)@108
    assign ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $unsigned({{10{redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_q[0]}}, redist195_signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_2_q});
    assign ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(zEp_uid1016_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q ^ ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b);

    // eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(ADD,1021)@108
    assign eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a = $unsigned({{2{ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[10]}}, ePOC_uid1017_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q});
    assign eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $unsigned({11'b00000000000, Rnd2C_uid1019_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q});
    assign eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o = $unsigned($signed(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a) + $signed(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));
    assign eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o[11:0]);

    // expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1022)@108
    assign expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = $unsigned(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[9:0]);
    assign expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[9:2];

    // floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem(DUALMEM,3253)@108 + 2
    assign floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa = expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_151_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r = $signed(floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir[31:0]);

    // bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1023)@108
    assign bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = $unsigned(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[10:0]);
    assign bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[10:10];

    // invBit7_uid1025_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1024)@108
    assign invBit7_uid1025_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (bit7_uid1024_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));

    // bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1025)@108
    assign bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = $unsigned(eP2CWRnd_uid1022_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[9:0]);
    assign bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[9:9];

    // maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1026)@108 + 1
    assign maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi = bit8_uid1026_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b & invBit7_uid1025_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_delay ( .xin(maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi), .xout(maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist191_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_2(DELAY,4003)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_2_q <= maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
        end
    end

    // kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1037)@110
    assign kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = redist191_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            1'b0 : kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = floatTable_kPPreZHigh_uid1028_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
            1'b1 : kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 32'b0;
        endcase
    end

    // ySign_uid1042_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1041)@110
    assign ySign_uid1042_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[31:31];

    // invYSign_uid1045_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1044)@110
    assign invYSign_uid1045_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (ySign_uid1042_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));

    // exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1043)@110
    assign exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[30:0];
    assign exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[30:23]);

    // fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1042)@110
    assign fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = kPZHigh_uid1038_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[22:0];
    assign fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[22:0]);

    // minusY_uid1046_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1045)@110
    assign minusY_uid1046_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {invYSign_uid1045_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, exp_uid1044_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, fraction_uid1043_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3255)@110 + 3
    assign yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0 = $unsigned(minusY_uid1046_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);
    assign yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = redist82_i_sub_i_i_i_i323_i_const_lambda_2_4497_150_impl_q0_4_mem_q;
    assign yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_adder_a(yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0),
        .fp32_adder_b(yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_result(yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist63_yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1(DELAY,3875)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q <= yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
        end
    end

    // redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4(DELAY,4005)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_0 <= $unsigned(expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b);
            redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_1 <= redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_0;
            redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_2 <= redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_1;
            redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_q <= $signed(redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem(DUALMEM,3254)@112 + 2
    assign floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa = redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_151_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r = $signed(floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir[31:0]);

    // redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6(DELAY,4004)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_0 <= $unsigned(redist191_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_2_q);
            redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_1 <= redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_0;
            redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_2 <= redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_1;
            redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_q <= $signed(redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_delay_2);
        end
    end

    // kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1040)@114
    assign kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = redist192_maxExpCond_uid1027_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            1'b0 : kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = floatTable_kPPreZLow_uid1032_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
            1'b1 : kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 32'b0;
        endcase
    end

    // ySign_uid1048_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1047)@114
    assign ySign_uid1048_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[31:31];

    // invYSign_uid1051_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1050)@114
    assign invYSign_uid1051_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (ySign_uid1048_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));

    // exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1049)@114
    assign exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[30:0];
    assign exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[30:23]);

    // fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1048)@114
    assign fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = kPZLow_uid1041_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[22:0];
    assign fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[22:0]);

    // minusY_uid1052_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1051)@114
    assign minusY_uid1052_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {invYSign_uid1051_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, exp_uid1050_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, fraction_uid1049_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3257)@114 + 3
    assign yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0 = $unsigned(minusY_uid1052_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);
    assign yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = redist63_yP0_uid1047_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    assign yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_adder_a(yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0),
        .fp32_adder_b(yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_result(yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1056_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1055)@117
    assign signYP_uid1056_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[31:31];

    // rightShiftStage1Idx1Rng4_uid3273_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3272)@117
    assign rightShiftStage1Idx1Rng4_uid3273_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:4]);

    // rightShiftStage1Idx1_uid3275_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3274)@117
    assign rightShiftStage1Idx1_uid3275_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3273_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0Idx3Rng3_uid3268_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3267)@117
    assign rightShiftStage0Idx3Rng3_uid3268_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:3]);

    // rightShiftStage0Idx3_uid3270_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3269)@117
    assign rightShiftStage0Idx3_uid3270_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3268_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0Idx2Rng2_uid3265_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3264)@117
    assign rightShiftStage0Idx2Rng2_uid3265_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:2]);

    // rightShiftStage0Idx2_uid3267_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3266)@117
    assign rightShiftStage0Idx2_uid3267_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3265_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0Idx1Rng1_uid3262_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,3261)@117
    assign rightShiftStage0Idx1Rng1_uid3262_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:1]);

    // rightShiftStage0Idx1_uid3264_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,3263)@117
    assign rightShiftStage0Idx1_uid3264_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {GND_q, rightShiftStage0Idx1Rng1_uid3262_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // fracYP_uid1054_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1053)@117
    assign fracYP_uid1054_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[22:0]);

    // fracYPTop_uid1058_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1057)@117
    assign fracYPTop_uid1058_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fracYP_uid1054_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[22:16]);

    // fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1059)@117
    assign fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {VCC_q, fracYPTop_uid1058_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,3271)@117
    assign rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            2'b00 : rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = fxpAPreAlign_uid1060_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b01 : rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx1_uid3264_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b10 : rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx2_uid3267_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b11 : rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0Idx3_uid3270_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            default : rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 8'b0;
        endcase
    end

    // expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1054)@117
    assign expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[30:23]);

    // shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(SUB,1060)@117
    assign shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $unsigned({1'b0, expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b});
    assign shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o = $unsigned($signed(shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a) - $signed(shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));
    assign shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o[8:0]);

    // shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1061)@117
    assign shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = shiftValFxpA_uid1061_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[3:0];
    assign shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[3:0]);

    // rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged(BITSELECT,3758)@117
    assign rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b = $signed(shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c = $signed(shiftValFxpAR_uid1062_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[3:2]);

    // rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,3278)@117
    assign rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = rightShiftStageSel0Dto0_uid3271_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            2'b00 : rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage0_uid3272_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b01 : rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = rightShiftStage1Idx1_uid3275_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
            2'b10 : rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 8'b0;
        endcase
    end

    // addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1063)@117
    assign addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {signYP_uid1056_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, rightShiftStage1_uid3279_fxpA_uid1063_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};

    // redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_inputreg0(DELAY,4249)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_inputreg0_q <= addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
        end
    end

    // redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr(COUNTER,4251)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_i <= $unsigned(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_q = $signed(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_i[3:0]);

    // redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem(DUALMEM,4250)
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ia = $unsigned(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_inputreg0_q);
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_aa = redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_wraddr_q;
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ab = redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_aa),
        .data_a(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_ab),
        .q_b(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_q = $signed(redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_iq[8:0]);

    // floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem(DUALMEM,3280)@129 + 2
    assign floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa = redist190_addrEATable_uid1064_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_12_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_151_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_aa),
        .q_a(floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r = $signed(floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_ir[31:0]);

    // expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged(BITSELECT,3757)@117
    assign expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b = $signed(expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[2:0]);
    assign expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c = $signed(expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[7:3]);

    // udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697(COMPARE,3696)@117
    assign udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_a = $unsigned({3'b000, expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_c});
    assign udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_o = $unsigned($signed(udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_a) - $signed(udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_b));
    assign udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c[0] = udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_o[7];

    // redist13_udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c_14(DELAY,3825)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist13_udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c_14 ( .xin(udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c), .xout(redist13_udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1072)@131 + 1
    assign eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = redist13_udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
                1'b0 : eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= floatTable_eA_uid1065_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_lutmem_r;
                1'b1 : eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 32'b0;
            endcase
        end
    end

    // redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt(ADD,4104)
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_a = {1'b0, redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_q};
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_o <= $unsigned(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_a) + $unsigned(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_b);
        end
    end
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_q = redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_o[2:0];

    // redist62_yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1(DELAY,3874)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q <= yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
        end
    end

    // newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1077)@117
    assign newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = udfA_uid1070_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3283_new_compare_trz_3697_c;
    always_comb 
    begin
        unique case (newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            1'b0 : newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = expYP_uid1055_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
            1'b1 : newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 8'b0;
        endcase
    end

    // maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOOKUP,1073)@117
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1057_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_bit_select_merged_b)
            3'b000 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1000000;
            3'b001 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1100000;
            3'b010 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1110000;
            3'b011 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1111000;
            3'b100 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1111100;
            3'b101 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1111110;
            3'b110 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b1111111;
            3'b111 : maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1075_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1074)@117
    assign fracYPTopPostMask_uid1075_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(fracYPTop_uid1058_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b & maskAFP_uid1074_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // fracAFull_uid1077_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1076)@117
    assign fracAFull_uid1077_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {fracYPTopPostMask_uid1075_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1078)@117
    assign a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {signYP_uid1056_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, newExpA_uid1078_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, fracAFull_uid1077_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};

    // ySign_uid1080_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1079)@117
    assign ySign_uid1080_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[31:31];

    // invYSign_uid1083_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1082)@117
    assign invYSign_uid1083_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (ySign_uid1080_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));

    // exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1081)@117
    assign exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[30:0];
    assign exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[30:23]);

    // fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1080)@117
    assign fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = a_uid1079_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[22:0];
    assign fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[22:0]);

    // minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1083)@117
    assign minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {invYSign_uid1083_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, exp_uid1082_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, fraction_uid1081_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // redist189_minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_1(DELAY,4001)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_1_q <= minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
        end
    end

    // b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3283)@118 + 3
    assign b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0 = $unsigned(redist189_minusY_uid1084_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_1_q);
    assign b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = redist62_yP_uid1053_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    assign b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_adder_a(b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0),
        .fp32_adder_b(b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_result(b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist60_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1(DELAY,3872)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q <= b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
        end
    end

    // redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr(COUNTER,4102)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_i <= $unsigned(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_q = $signed(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_i[1:0]);

    // redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem(DUALMEM,4101)
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ia = $unsigned(redist60_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q);
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_aa = redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_wraddr_q;
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ab = redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_aa),
        .data_a(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_ab),
        .q_b(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_q = $signed(redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3285)@122 + 4
    assign oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0 = redist60_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    assign oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0),
        .fp32_mult_a(oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_mult_b(oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0),
        .fp32_result(oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist59_oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1(DELAY,3871)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q <= oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
        end
    end

    // eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3288)@127 + 4
    assign eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = redist59_oPBo2_uid1088_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    assign eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0 = redist61_b_uid1085_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_6_mem_q;
    assign eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_adder_a(eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ax0),
        .fp32_mult_a(eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_mult_b(eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0),
        .fp32_result(eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist58_eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1(DELAY,3870)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q <= eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0;
        end
    end

    // eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl(FPCOLUMN,3291)@132 + 3
    assign eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0 = redist58_eB_uid1089_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0_1_q;
    assign eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0 = eAPostUdfA_uid1073_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    assign eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 = 1'b0;
    assign eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ena0 }),
        .clr({ eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0, eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_reset0 }),
        .fp32_mult_a(eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_ay0),
        .fp32_mult_b(eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_az0),
        .fp32_result(eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1116)@135
    assign signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[31:31];

    // redist187_signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1(DELAY,3999)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q <= signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
        end
    end

    // expEY_uid1091_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1090)@135
    assign expEY_uid1091_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[30:23]);

    // lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1091)@135
    assign lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = expEY_uid1091_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b[1:0];
    assign lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[1:0]);

    // expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1095)@135
    assign expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = lowerBitOfeY_uid1092_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
            2'b00 : expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = 8'b0;
        endcase
    end

    // redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt(ADD,4258)
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_a = {1'b0, redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_q};
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_o <= $unsigned(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_a) + $unsigned(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_b);
        end
    end
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_q = redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_o[5:0];

    // redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr(COUNTER,4256)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_i <= $unsigned(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_q = $signed(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_i[4:0]);

    // redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem(DUALMEM,4255)
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ia = $unsigned(redist193_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_4_q);
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_aa = redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_wraddr_q;
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ab = redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_aa),
        .data_a(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_ab),
        .q_b(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_q = $signed(redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_iq[7:0]);

    // redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_outputreg0(DELAY,4254)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_outputreg0_q <= redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_mem_q;
        end
    end

    // updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(ADD,1096)@135
    assign updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a = $unsigned({{3{redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_outputreg0_q[7]}}, redist194_expTmp_uid1023_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_27_outputreg0_q});
    assign updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $unsigned({3'b000, expUpdateVal_uid1096_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q});
    assign updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o = $unsigned($signed(updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_a) + $signed(updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));
    assign updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_o[9:0]);

    // expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1097)@135
    assign expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in = updatedExponent_uid1097_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[7:0];
    assign expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_in[7:0]);

    // redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt(ADD,4248)
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_a = {1'b0, redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_q};
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_o <= $unsigned(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_a) + $unsigned(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_b);
        end
    end
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_q = redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid989_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,988)@106
    assign fracXIsZero_uid989_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid990_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,989)@106
    assign fracXIsNotZero_uid990_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (fracXIsZero_uid989_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q));

    // expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,987)@106
    assign expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,991)@106 + 1
    assign excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi = expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & fracXIsNotZero_uid990_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_delay ( .xin(excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi), .xout(excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expFracX_uid996_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,995)@106
    assign expFracX_uid996_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b, fracX_uid973_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b};

    // expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_bit_select_top_X_trz_3690(BITSELECT,3689)@106
    assign expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_bit_select_top_X_trz_3690_b = $signed(expFracX_uid996_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[30:3]);

    // expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691(COMPARE,3690)@106
    assign expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_a = {2'b00, expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_bit_select_top_X_trz_3690_b};
    assign expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_o = $unsigned(expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_a) - $unsigned(expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_b);
    assign expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_n[0] = ~ (expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_o[29]);

    // invSignX_uid999_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,998)@106
    assign invSignX_uid999_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b));

    // inputOverflow_uid1000_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,999)@106
    assign inputOverflow_uid1000_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(invSignX_uid999_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & expMaxInput_uid998_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3232_new_compare_trz_3691_n);

    // invExpXIsMax_uid993_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,992)@106
    assign invExpXIsMax_uid993_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q));

    // excZ_x_uid987_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,986)@106
    assign excZ_x_uid987_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = expX_uid971_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid994_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,993)@106
    assign InvExpXIsZero_uid994_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(~ (excZ_x_uid987_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q));

    // excR_x_uid995_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,994)@106
    assign excR_x_uid995_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(InvExpXIsZero_uid994_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & invExpXIsMax_uid993_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // regXAndExpOverflowAndPos_uid1102_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1101)@106
    assign regXAndExpOverflowAndPos_uid1102_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(excR_x_uid995_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & inputOverflow_uid1000_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // excI_x_uid991_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,990)@106
    assign excI_x_uid991_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(expXIsMax_uid988_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & fracXIsZero_uid989_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // posInf_uid1104_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1103)@106
    assign posInf_uid1104_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(excI_x_uid991_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & invSignX_uid999_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1104)@106 + 1
    assign excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi = posInf_uid1104_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q | regXAndExpOverflowAndPos_uid1102_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_delay ( .xin(excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi), .xout(excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // negInf_uid1099_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1098)@106
    assign negInf_uid1099_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(excI_x_uid991_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b);

    // expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_bit_select_top_X_trz_3693(BITSELECT,3692)@106
    assign expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_bit_select_top_X_trz_3693_b = $signed(expFracX_uid996_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q[30:4]);

    // expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694(COMPARE,3693)@106
    assign expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_a = {2'b00, expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_bit_select_top_X_trz_3693_b};
    assign expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_o = $unsigned(expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_a) - $unsigned(expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_b);
    assign expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_n[0] = ~ (expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_o[28]);

    // inputUnderflow_uid1003_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1002)@106
    assign inputUnderflow_uid1003_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(signX_uid972_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b & expMinInput_uid1002_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_new_compare_tro_3234_new_compare_trz_3694_n);

    // regXAndExpOverflowAndNeg_uid1100_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1099)@106
    assign regXAndExpOverflowAndNeg_uid1100_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = $signed(excR_x_uid995_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q & inputUnderflow_uid1003_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);

    // excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOGICAL,1100)@106 + 1
    assign excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi = regXAndExpOverflowAndNeg_uid1100_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q | negInf_uid1099_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_delay ( .xin(excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_qi), .xout(excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1106_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1105)@107
    assign concExc_uid1106_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {excN_x_uid992_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, excRInf_uid1105_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, excRZero_uid1101_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};

    // excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(LOOKUP,1106)@107 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1106_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q)
                3'b000 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b01;
                3'b001 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b00;
                3'b010 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b10;
                3'b011 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b00;
                3'b100 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b11;
                3'b101 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b00;
                3'b110 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b00;
                3'b111 : excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr(COUNTER,4246)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_i <= $unsigned(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_q = $signed(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_i[4:0]);

    // redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem(DUALMEM,4245)
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ia = $unsigned(excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q);
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_aa = redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_wraddr_q;
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ab = redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_aa),
        .data_a(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_ab),
        .q_b(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_q = $signed(redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_iq[1:0]);

    // expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1115)@135 + 1
    assign expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
                2'b00 : expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= expR_uid1098_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
                2'b10 : expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid1110_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITSELECT,1109)@135
    assign fracEY_uid1110_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b = $signed(eY_uid1090_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_impl_q0[22:0]);

    // fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(MUX,1111)@135 + 1
    assign fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s = redist188_excREnc_uid1107_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_s)
                2'b00 : fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= fracEY_uid1110_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b;
                2'b10 : fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1118_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151(BITJOIN,1117)@136
    assign finalResult_uid1118_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q = {redist187_signEY_uid1117_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_b_1_q, expRPostExc_uid1116_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q, fracRPostExc_uid1112_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q};

    // c_float_0x3FF5BF0A80000000_4497_300_q_const(CONSTANT,2888)
    assign c_float_0x3FF5BF0A80000000_4497_300_q_const_q = 32'b00111111101011011111100001010100;

    // i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl(FPCOLUMN,3037)@136 + 3
    assign i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ay0 = c_float_0x3FF5BF0A80000000_4497_300_q_const_q;
    assign i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_az0 = finalResult_uid1118_i_acl_expf_call1318_i_i_i_i324_i_const_lambda_2_4497_151_q;
    assign i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_reset0 = 1'b0;
    assign i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ena0 }),
        .clr({ i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_reset0, i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_reset0 }),
        .fp32_mult_a(i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_ay0),
        .fp32_mult_b(i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_az0),
        .fp32_result(i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_BitSelect_for_a(BITSELECT,3009)@135
    assign i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_BitSelect_for_a_b = $signed(redist146_finalResult_uid1714_i_acl_expf_call6722_i_i_i_i337_i_const_lambda_2_4497_165_q_1_q[30:0]);

    // i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_join(BITJOIN,3010)@135
    assign i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_join_q = {GND_q, i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_BitSelect_for_a_b};

    // i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_select_30(BITSELECT,132)@135
    assign i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_select_30_b = i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_join_q[30:0];

    // i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_join(BITJOIN,131)@135
    assign i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_join_q = {GND_q, i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_select_30_b};

    // i_cmp_i41_i_i_i_i345_i_const_lambda_2_4497_172(LOGICAL,219)@135
    assign i_cmp_i41_i_i_i_i345_i_const_lambda_2_4497_172_q = $unsigned(i_and_i40_i_i_i_i344_i_const_lambda_2_4497_171_vt_join_q == c_i32_2139095040_4497_287_q ? 1'b1 : 1'b0);

    // i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_BitSelect_for_a(BITSELECT,3005)@135
    assign i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_BitSelect_for_a_b = $signed(redist167_finalResult_uid1416_i_acl_expf_call4520_i_i_i_i331_i_const_lambda_2_4497_159_q_1_q[30:0]);

    // i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_join(BITJOIN,3006)@135
    assign i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_join_q = {GND_q, i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_BitSelect_for_a_b};

    // i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_select_30(BITSELECT,124)@135
    assign i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_select_30_b = i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_join_q[30:0];

    // i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_join(BITJOIN,123)@135
    assign i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_join_q = {GND_q, i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_select_30_b};

    // i_cmp_i38_i_i_i_i340_i_const_lambda_2_4497_168(LOGICAL,217)@135
    assign i_cmp_i38_i_i_i_i340_i_const_lambda_2_4497_168_q = $unsigned(i_and_i37_i_i_i_i339_i_const_lambda_2_4497_167_vt_join_q == c_i32_2139095040_4497_287_q ? 1'b1 : 1'b0);

    // i_acl_5_const_lambda_2_4497_240(MUX,32)@135 + 1
    assign i_acl_5_const_lambda_2_4497_240_s = i_cmp_i38_i_i_i_i340_i_const_lambda_2_4497_168_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_acl_5_const_lambda_2_4497_240_s)
                1'b0 : i_acl_5_const_lambda_2_4497_240_q <= i_cmp_i41_i_i_i_i345_i_const_lambda_2_4497_172_q;
                1'b1 : i_acl_5_const_lambda_2_4497_240_q <= VCC_q;
                default : i_acl_5_const_lambda_2_4497_240_q <= 1'b0;
            endcase
        end
    end

    // redist248_i_acl_5_const_lambda_2_4497_240_q_4(DELAY,4060)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_0 <= $unsigned(i_acl_5_const_lambda_2_4497_240_q);
            redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_1 <= redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_0;
            redist248_i_acl_5_const_lambda_2_4497_240_q_4_q <= $signed(redist248_i_acl_5_const_lambda_2_4497_240_q_4_delay_1);
        end
    end

    // mergedMUXes1(SELECTOR,3795)@139
    always_comb 
    begin
        mergedMUXes1_q = 32'b0;
        if (i_spec_store_select_i46_i_i_i_i356_i_const_lambda_2_4497_238invSel_q == 1'b1)
        begin
            mergedMUXes1_q = i_add_i_i_i_i352_i_const_lambda_2_4497_233_impl_q0;
        end
        if (i_cmp_i45_i_i_i_i355_i_const_lambda_2_4497_236_q == 1'b1)
        begin
            mergedMUXes1_q = $signed(c_i32_0_4497_288_q);
        end
        if (redist248_i_acl_5_const_lambda_2_4497_240_q_4_q == 1'b1)
        begin
            mergedMUXes1_q = i_mul_i_i_i_i348_i_const_lambda_2_4497_174_impl_q0;
        end
    end

    // frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1875)@139
    assign frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(mergedMUXes1_q[22:0]);

    // branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1894)@139
    assign branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b[22:22]);

    // redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8(DELAY,3942)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8 ( .xin(branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b), .xout(redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1905)@147
    assign expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q;
    always_comb 
    begin
        unique case (expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            1'b0 : expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            1'b1 : expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 8'b0;
        endcase
    end

    // redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset(CONSTANT,4160)
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q = 3'b100;

    // redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt(ADD,4189)
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a = {1'b0, redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q};
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b = {1'b0, redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o <= $unsigned(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a) + $unsigned(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b);
        end
    end
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q = redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o[3:0];

    // redist131_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1(DELAY,3943)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q <= frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr(COUNTER,4187)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i <= $unsigned(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q = $signed(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i[2:0]);

    // redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem(DUALMEM,4186)
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia = $unsigned(redist131_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q);
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa = redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q;
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab = redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(23),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa),
        .data_a(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab),
        .q_b(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q = $signed(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq[22:0]);

    // y_uid1907_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1906)@147
    assign y_uid1907_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {GND_q, expY_uid1906_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q};

    // zeroOneM_uid1902_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1901)@139
    assign zeroOneM_uid1902_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {GND_q, VCC_q, frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b};

    // oneMZero_uid1903_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1902)@139
    assign oneMZero_uid1903_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {VCC_q, frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b, GND_q};

    // yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1903)@139
    assign yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    always_comb 
    begin
        unique case (yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            1'b0 : yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = oneMZero_uid1903_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
            1'b1 : yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = zeroOneM_uid1902_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
            default : yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 25'b0;
        endcase
    end

    // yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1904)@139
    assign yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[24:16]);

    // rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem(DUALMEM,3616)@139 + 2
    assign rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa = yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(36),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_242_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa),
        .q_a(rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r = $signed(rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir[35:0]);

    // yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged(BITSELECT,3779)@141
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_b = $signed(rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r[26:0]);
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_c = $signed(rpfxp_uid1923_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r[35:27]);

    // redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2(DELAY,3940)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_delay_0 <= $unsigned(yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
            redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_q <= $signed(redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_delay_0);
        end
    end

    // yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma(CHAINMULTADD,3743)@141 + 5
    // out q@147
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_reset = ~ (resetn);
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena0 = 1'b1;
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena1 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena0;
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena2 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ah[0] <= redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_q;
            yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ch[0] <= {1'b0, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_c[8:0]};
        end
    end

    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_a0 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ah[0];
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_c0 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(35)
    ) yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_DSP0 (
        .clk(clock),
        .ena({ yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena2, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena1, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_a0),
        .ax(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_c0),
        .resulta(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(35), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_delay0 ( .xin(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_s0), .xout(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_q = $unsigned(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_qq0[33:0]);

    // yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1(BITSHIFT,3624)@147
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_qint = { yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im3_cma_q, 27'b000000000000000000000000000 };
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_q = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_qint[60:0];

    // yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma(CHAINMULTADD,3742)@141 + 5
    // out q@147
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_reset = ~ (resetn);
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena0 = 1'b1;
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena1 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena0;
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena2 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ah[0] <= yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bs2_bit_select_merged_b;
            yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ch[0] <= redist128_yFxp_uid1904_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_2_q;
        end
    end

    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_a0 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ah[0];
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_c0 = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(25),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(52)
    ) yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_DSP0 (
        .clk(clock),
        .ena({ yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena2, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena1, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_a0),
        .ax(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_c0),
        .resulta(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(52), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_delay0 ( .xin(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_s0), .xout(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_q = $unsigned(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_qq0[51:0]);

    // yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0(ADD,3626)@147
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_a = {10'b0000000000, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_im0_cma_q};
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_b = {1'b0, yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_align_1_q};
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_o = $unsigned(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_a) + $unsigned(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_b);
    assign yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_q = $signed(yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_o[61:0]);

    // yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged(BITSELECT,3781)@147
    assign yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_in = yFxpTrpFXP_uid1927_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_sums_result_add_0_0_q[58:0];
    assign yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b = $signed(yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_in[58:58]);
    assign yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_c = $signed(yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_in[57:35]);
    assign yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d = $signed(yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_in[34:12]);

    // pHighFP_uid1934_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1933)@147
    assign pHighFP_uid1934_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {GND_q, cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_c};

    // invBranchCondition_uid1913_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1912)@147
    assign invBranchCondition_uid1913_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q));

    // trm9_uid1908_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1907)@147
    assign trm9_uid1908_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(redist132_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q[22:14]);

    // msb9BitsOfFracMZeroInv_uid1909_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1908)@147
    assign msb9BitsOfFracMZeroInv_uid1909_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = trm9_uid1908_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b != 9'b000000000 ? 1'b1 : 1'b0;

    // msb9BitsOfFracMZero_uid1910_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1909)@147
    assign msb9BitsOfFracMZero_uid1910_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (msb9BitsOfFracMZeroInv_uid1909_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q));

    // mIsOneA_uid1914_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1913)@147
    assign mIsOneA_uid1914_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(msb9BitsOfFracMZero_uid1910_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & invBranchCondition_uid1913_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // msb9BitsOfFracMOne_uid1912_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1911)@147
    assign msb9BitsOfFracMOne_uid1912_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = trm9_uid1908_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b == 9'b111111111 ? 1'b1 : 1'b0;

    // mIsOneB_uid1915_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1914)@147
    assign mIsOneB_uid1915_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(msb9BitsOfFracMOne_uid1912_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q);

    // inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1915)@147
    assign inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(mIsOneB_uid1915_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q | mIsOneA_uid1914_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1934)@147 + 1
    assign subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
                1'b0 : subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= pHighFP_uid1934_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
                1'b1 : subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= y_uid1907_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
                default : subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 32'b0;
            endcase
        end
    end

    // fpOnePulp_uid1937_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const(CONSTANT,2945)
    assign fpOnePulp_uid1937_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q = 32'b00111111100000000000000000000001;

    // redist125_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1(DELAY,3937)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q <= inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
        end
    end

    // subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1937)@148
    assign subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = redist125_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q;
    always_comb 
    begin
        unique case (subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            1'b0 : subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = fpOnePulp_uid1937_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
            1'b1 : subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 32'b0;
        endcase
    end

    // ySign_uid1939_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1938)@148
    assign ySign_uid1939_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[31:31];

    // invYSign_uid1942_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1941)@148
    assign invYSign_uid1942_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (ySign_uid1939_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b));

    // exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1940)@148
    assign exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in = subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[30:0];
    assign exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in[30:23]);

    // fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1939)@148
    assign fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in = subSecondOperand_uid1938_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[22:0];
    assign fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in[22:0]);

    // minusY_uid1943_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1942)@148
    assign minusY_uid1943_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {invYSign_uid1942_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, exp_uid1941_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b, fraction_uid1940_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b};

    // zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3627)@148 + 3
    assign zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(minusY_uid1943_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
    assign zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = subFirstOperand_uid1935_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    assign zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_adder_b(zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_result(zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist23_zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1(DELAY,3835)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q <= zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
        end
    end

    // expPLowFP_uid1932_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(CONSTANT,1931)
    assign expPLowFP_uid1932_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 8'b01101000;

    // redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_inputreg0(DELAY,4064)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_inputreg0_q <= yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d;
        end
    end

    // redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5(DELAY,3815)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_0 <= $unsigned(redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_inputreg0_q);
            redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_1 <= redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_0;
            redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_2 <= redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_1;
            redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_q <= $signed(redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_delay_2);
        end
    end

    // pLowFP_uid1933_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1932)@152
    assign pLowFP_uid1933_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {GND_q, expPLowFP_uid1932_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, redist3_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_d_5_q};

    // redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5(DELAY,3938)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_0 <= $unsigned(redist125_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q);
            redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_1 <= redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_0;
            redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_2 <= redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_1;
            redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_q <= $signed(redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_delay_2);
        end
    end

    // faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1944)@152
    assign faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_q;
    always_comb 
    begin
        unique case (faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            1'b0 : faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = pLowFP_uid1933_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
            1'b1 : faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = c_i32_0_4497_288_q;
            default : faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 32'b0;
        endcase
    end

    // z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3629)@152 + 3
    assign z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(faddArg2_uid1945_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
    assign z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = redist23_zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    assign z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_adder_b(z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_result(z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1950)@155
    assign signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[31:31];

    // redist122_signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1(DELAY,3934)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q <= signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // expZComp_uid1948_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1947)@155
    assign expZComp_uid1948_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[30:23]);

    // redist2_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b_8(DELAY,3814)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist2_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b_8 ( .xin(yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b), .xout(redist2_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // yIsZero_uid1929_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1928)@155
    assign yIsZero_uid1929_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (redist2_yIsZeroInv_uid1928_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_bit_select_merged_b_8_q));

    // zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1948)@155 + 1
    assign zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = yIsZero_uid1929_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
                1'b0 : zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= expZComp_uid1948_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
                1'b1 : zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 8'b0;
            endcase
        end
    end

    // fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1949)@155
    assign fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(z_uid1946_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[22:0]);

    // redist123_fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1(DELAY,3935)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q <= fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1951)@156
    assign zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {redist122_signZComp_uid1951_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q, zPostZeroExp_uid1949_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, redist123_fracZComp_uid1950_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q};

    // redist120_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1(DELAY,3932)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q <= zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
        end
    end

    // redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr(COUNTER,4173)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_i <= $unsigned(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_q = $signed(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_i[1:0]);

    // redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem(DUALMEM,4172)
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ia = $unsigned(redist120_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q);
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_aa = redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_wraddr_q;
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ab = redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_aa),
        .data_a(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_ab),
        .q_b(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_q = $signed(redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_iq[31:0]);

    // cstOneThirdFP_uid1889_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const(CONSTANT,2942)
    assign cstOneThirdFP_uid1889_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q = 32'b00111110101010101010101010101011;

    // cstMHalfFP_uid1891_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const(CONSTANT,2943)
    assign cstMHalfFP_uid1891_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q = 32'b10111111000000000000000000000001;

    // s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3631)@152 + 4
    assign s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(cstMHalfFP_uid1891_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q);
    assign s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = cstOneThirdFP_uid1889_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
    assign s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0 = redist23_zCoarse_uid1944_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    assign s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_mult_a(s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_mult_b(s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0),
        .fp32_result(s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist22_s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1(DELAY,3834)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q <= s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
        end
    end

    // s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3634)@157 + 4
    assign s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = redist22_s0_uid1953_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    assign s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0 = redist120_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_1_q;
    assign s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_mult_a(s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_mult_b(s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0),
        .fp32_result(s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist21_s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1(DELAY,3833)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q <= s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
        end
    end

    // redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_offset(CONSTANT,4156)
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_offset_q = 3'b011;

    // redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt(ADD,4185)
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_a = {1'b0, redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_q};
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_b = {1'b0, redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_o <= $unsigned(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_a) + $unsigned(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_b);
        end
    end
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_q = redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_o[3:0];

    // redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset(CONSTANT,4165)
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q = 3'b101;

    // redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt(ADD,4194)
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a = {1'b0, redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q};
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b = {1'b0, redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o <= $unsigned(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_a) + $unsigned(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_b);
        end
    end
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q = redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_o[3:0];

    // expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1864)@139
    assign expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(mergedMUXes1_q[30:23]);

    // redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1(DELAY,3946)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q <= expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr(COUNTER,4192)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i <= $unsigned(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q = $signed(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_i[2:0]);

    // redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem(DUALMEM,4191)
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia = $unsigned(redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q);
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa = redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_wraddr_q;
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab = redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(8),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_aa),
        .data_a(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_ab),
        .q_b(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q = $signed(redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_iq[7:0]);

    // redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_outputreg0(DELAY,4190)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_outputreg0_q <= redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_mem_q;
        end
    end

    // eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(ADD,1895)@147
    assign eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_a = {1'b0, redist135_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_outputreg0_q};
    assign eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = {8'b00000000, redist130_branchCondition_uid1895_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_8_q};
    assign eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_o = $unsigned(eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_a) + $unsigned(eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b);
    assign eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_o[8:0]);

    // e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1896)@147
    assign e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in = eExt_uid1896_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[7:0];
    assign e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_in[7:0]);

    // redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_inputreg0(DELAY,4181)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_inputreg0_q <= e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr(COUNTER,4183)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_i <= $unsigned(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_q = $signed(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_i[2:0]);

    // redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem(DUALMEM,4182)
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ia = $unsigned(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_inputreg0_q);
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_aa = redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_wraddr_q;
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ab = redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(8),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_aa),
        .data_a(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_ab),
        .q_b(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_q = $signed(redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_iq[7:0]);

    // floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem(DUALMEM,3614)@156 + 2
    assign floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa = redist129_e_uid1897_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_9_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_242_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa),
        .q_a(floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r = $signed(floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir[31:0]);

    // invInputMIntoTaylor_uid1917_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1916)@152
    assign invInputMIntoTaylor_uid1917_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (redist126_inputMIntoTaylor_uid1916_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_5_q));

    // redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_offset(CONSTANT,4151)
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_offset_q = 4'b0111;

    // redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt(ADD,4180)
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_a = {1'b0, redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_q};
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_b = {1'b0, redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_o <= $unsigned(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_a) + $unsigned(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_b);
        end
    end
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_q = redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_o[4:0];

    // redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_inputreg0(DELAY,4176)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_inputreg0_q <= yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr(COUNTER,4178)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_i <= $unsigned(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_q = $signed(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_i[3:0]);

    // redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem(DUALMEM,4177)
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ia = $unsigned(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_inputreg0_q);
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_aa = redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_wraddr_q;
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ab = redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_aa),
        .data_a(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_ab),
        .q_b(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_q = $signed(redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_iq[8:0]);

    // logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1917)@152 + 1
    assign logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $unsigned({{8{invInputMIntoTaylor_uid1917_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q[0]}}, invInputMIntoTaylor_uid1917_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q});
    assign logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi = redist127_yPFxp_uid1905_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_13_mem_q & logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
    dspba_delay_ver #( .width(9), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_delay ( .xin(logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi), .xout(logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4(DELAY,3936)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_0 <= $unsigned(logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
            redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_1 <= redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_0;
            redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_q <= $signed(redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_delay_1);
        end
    end

    // floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem(DUALMEM,3615)@156 + 2
    assign floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa = redist124_logrpAddr_uid1918_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_242_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_aa),
        .q_a(floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r = $signed(floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_ir[31:0]);

    // ySign_uid1955_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1954)@158
    assign ySign_uid1955_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r[31:31];

    // invYSign_uid1958_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1957)@158
    assign invYSign_uid1958_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (ySign_uid1955_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b));

    // exp_uid1957_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1956)@158
    assign exp_uid1957_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r[30:23]);

    // fraction_uid1956_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1955)@158
    assign fraction_uid1956_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(floatTable_logrp_uid1919_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r[22:0]);

    // minusY_uid1959_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1958)@158
    assign minusY_uid1959_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {invYSign_uid1958_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, exp_uid1957_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b, fraction_uid1956_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b};

    // s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3637)@158 + 3
    assign s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(minusY_uid1959_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
    assign s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = floatTable_elog2FP_uid1898_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_lutmem_r;
    assign s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_adder_b(s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_result(s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist20_s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1(DELAY,3832)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q <= s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0;
        end
    end

    // s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl(FPCOLUMN,3639)@162 + 4
    assign s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0 = $unsigned(redist20_s2_uid1960_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q);
    assign s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0 = redist21_s1_uid1954_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0_1_q;
    assign s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0 = redist121_zPostZero_uid1952_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_6_mem_q;
    assign s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 = 1'b0;
    assign s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ena0 }),
        .clr({ s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0, s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_reset0 }),
        .fp32_adder_a(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ax0),
        .fp32_mult_a(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_ay0),
        .fp32_mult_b(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_az0),
        .fp32_result(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signFinalResult_uid1984_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1983)@166
    assign signFinalResult_uid1984_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[31:31];

    // expFinalResult_uid1981_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1980)@166
    assign expFinalResult_uid1981_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[30:23]);

    // redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_offset(CONSTANT,4142)
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_offset_q = 5'b01011;

    // redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt(ADD,4171)
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_a = {1'b0, redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_q};
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_b = {1'b0, redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_o <= $unsigned(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_a) + $unsigned(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_b);
        end
    end
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_q = redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_o[5:0];

    // fracXIsZero_uid1879_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1878)@140
    assign fracXIsZero_uid1879_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == redist131_frac_x_uid1876_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1880_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1879)@140
    assign fracXIsNotZero_uid1880_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (fracXIsZero_uid1879_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q));

    // expXIsMax_uid1878_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1877)@140
    assign expXIsMax_uid1878_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1882_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1881)@140
    assign excN_x_uid1882_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(expXIsMax_uid1878_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & fracXIsNotZero_uid1880_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1865)@139
    assign signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = mergedMUXes1_q[31:31];

    // redist133_signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1(DELAY,3945)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q <= signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
        end
    end

    // excZ_x_uid1877_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1876)@140
    assign excZ_x_uid1877_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = redist134_expX_uid1865_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // invExcXZ_uid1968_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1967)@140
    assign invExcXZ_uid1968_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (excZ_x_uid1877_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q));

    // negNonZero_uid1969_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1968)@140
    assign negNonZero_uid1969_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(invExcXZ_uid1968_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & redist133_signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q);

    // excRNaN_uid1970_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1969)@140
    assign excRNaN_uid1970_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(negNonZero_uid1969_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q | excN_x_uid1882_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // invSignX_uid1965_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1964)@140
    assign invSignX_uid1965_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(~ (redist133_signX_uid1866_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_1_q));

    // excI_x_uid1881_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1880)@140
    assign excI_x_uid1881_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(expXIsMax_uid1878_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & fracXIsZero_uid1879_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // excRInfC1_uid1966_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1965)@140
    assign excRInfC1_uid1966_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(excI_x_uid1881_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q & invSignX_uid1965_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // excRInf_uid1967_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1966)@140
    assign excRInf_uid1967_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = $signed(excRInfC1_uid1966_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q | excZ_x_uid1877_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);

    // excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOGICAL,1963)@139 + 1
    assign excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi = $unsigned(mergedMUXes1_q == oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_delay ( .xin(excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_qi), .xout(excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1971_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1970)@140
    assign concExc_uid1971_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {excRNaN_uid1970_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, excRInf_uid1967_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, excRZero_uid1964_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q};

    // excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(LOOKUP,1971)@140 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1971_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q)
                3'b000 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b01;
                3'b001 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b00;
                3'b010 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b10;
                3'b011 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b00;
                3'b100 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b11;
                3'b101 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b00;
                3'b110 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b00;
                3'b111 : excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr(COUNTER,4169)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_i <= $unsigned(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_q = $signed(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_i[4:0]);

    // redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem(DUALMEM,4168)
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ia = $unsigned(excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q);
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_aa = redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_wraddr_q;
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ab = redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_aa),
        .data_a(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_ab),
        .q_b(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_q = $signed(redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_iq[1:0]);

    // redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_outputreg0(DELAY,4167)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_outputreg0_q <= redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_mem_q;
        end
    end

    // expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1982)@166
    assign expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_outputreg0_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            2'b00 : expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = expFinalResult_uid1981_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
            2'b10 : expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 8'b0;
        endcase
    end

    // fracFinalResult_uid1975_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITSELECT,1974)@166
    assign fracFinalResult_uid1975_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b = $signed(s3_uid1961_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_impl_q0[22:0]);

    // fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(MUX,1977)@166
    assign fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s = redist119_excREnc_uid1972_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q_26_outputreg0_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_s)
            2'b00 : fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
            2'b01 : fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = fracFinalResult_uid1975_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b;
            2'b10 : fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
            2'b11 : fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = 23'b0;
        endcase
    end

    // RLn_uid1985_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242(BITJOIN,1984)@166
    assign RLn_uid1985_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q = {signFinalResult_uid1984_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b, expRPostExc_uid1983_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, fracRPostExc_uid1978_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q};

    // redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_offset(CONSTANT,4296)
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_offset_q = 7'b0111001;

    // redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt(ADD,4302)
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_a = {1'b0, redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_q};
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_b = {1'b0, redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_o <= $unsigned(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_a) + $unsigned(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_b);
        end
    end
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_q = redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_o[7:0];

    // redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_inputreg0(DELAY,4298)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_inputreg0_q <= in_c2_eni14_12_tpl;
        end
    end

    // redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr(COUNTER,4300)
    // low=0, high=127, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_i <= $unsigned(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_q = $signed(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_i[6:0]);

    // redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem(DUALMEM,4299)
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ia = $unsigned(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_inputreg0_q);
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_aa = redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_wraddr_q;
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ab = redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_aa),
        .data_a(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_ab),
        .q_b(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_q = $signed(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_iq[31:0]);

    // i_add_i362_i_const_lambda_2_4497_243_impl(FPCOLUMN,2969)@166 + 3
    assign i_add_i362_i_const_lambda_2_4497_243_impl_ax0 = $unsigned(redist219_sync_together_4497_304_aunroll_x_in_c2_eni14_12_tpl_75_mem_q);
    assign i_add_i362_i_const_lambda_2_4497_243_impl_ay0 = RLn_uid1985_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q;
    assign i_add_i362_i_const_lambda_2_4497_243_impl_reset0 = 1'b0;
    assign i_add_i362_i_const_lambda_2_4497_243_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_add_i362_i_const_lambda_2_4497_243_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_add_i362_i_const_lambda_2_4497_243_impl_ena0 }),
        .clr({ i_add_i362_i_const_lambda_2_4497_243_impl_reset0, i_add_i362_i_const_lambda_2_4497_243_impl_reset0 }),
        .fp32_adder_a(i_add_i362_i_const_lambda_2_4497_243_impl_ax0),
        .fp32_adder_b(i_add_i362_i_const_lambda_2_4497_243_impl_ay0),
        .fp32_result(i_add_i362_i_const_lambda_2_4497_243_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78(DELAY,4033)
    dspba_delay_ver #( .width(1), .depth(78), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78 ( .xin(in_c2_eni14_14_tpl), .xout(redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278(MUX,421)@169
    assign i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_s = redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78_q;
    always_comb 
    begin
        unique case (i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_s)
            1'b0 : i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_q = i_add_i362_i_const_lambda_2_4497_243_impl_q0;
            1'b1 : i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_q = c_i32_0_4497_288_q;
            default : i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_q = 32'b0;
        endcase
    end

    // redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_offset(CONSTANT,4124)
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_offset_q = 5'b01001;

    // redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt(ADD,4125)
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_a = {1'b0, redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_q};
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_b = {1'b0, redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_o <= $unsigned(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_a) + $unsigned(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_b);
        end
    end
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_q = redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_o[5:0];

    // redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt(ADD,4281)
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_a = {1'b0, redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_q};
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_o <= $unsigned(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_a) + $unsigned(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_b);
        end
    end
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_q = redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_o[4:0];

    // redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt(ADD,4138)
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_a = {1'b0, redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_q};
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_o <= $unsigned(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_a) + $unsigned(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_b);
        end
    end
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_q = redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_o[2:0];

    // i_unnamed_const_lambda_2_4497_244_impl(FPCOLUMN,3065)@103 + 3
    assign i_unnamed_const_lambda_2_4497_244_impl_ay0 = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata;
    assign i_unnamed_const_lambda_2_4497_244_impl_az0 = i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata;
    assign i_unnamed_const_lambda_2_4497_244_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_4497_244_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_4497_244_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_4497_244_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_4497_244_impl_reset0, i_unnamed_const_lambda_2_4497_244_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_4497_244_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_4497_244_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_4497_244_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs(BITSHIFT,3099)@106
    assign i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_qint = i_unnamed_const_lambda_2_4497_244_impl_q0;
    assign i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_q = i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_qint[31:23];

    // i_shr_i176_const_lambda_2_4497_246_vt_select_8(BITSELECT,398)@106
    assign i_shr_i176_const_lambda_2_4497_246_vt_select_8_in = {23'b00000000000000000000000, i_shr_i176_const_lambda_2_5002_0gr_shift_x_fs_q};
    assign i_shr_i176_const_lambda_2_4497_246_vt_select_8_b = i_shr_i176_const_lambda_2_4497_246_vt_select_8_in[8:0];

    // i_shr_i176_const_lambda_2_4497_246_vt_join(BITJOIN,397)@106
    assign i_shr_i176_const_lambda_2_4497_246_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i176_const_lambda_2_4497_246_vt_select_8_b};

    // i_and_i177_const_lambda_2_4497_247_BitSelect_for_a(BITSELECT,2995)@106
    assign i_and_i177_const_lambda_2_4497_247_BitSelect_for_a_b = $signed(i_shr_i176_const_lambda_2_4497_246_vt_join_q[7:0]);

    // i_and_i177_const_lambda_2_4497_247_join(BITJOIN,2996)@106
    assign i_and_i177_const_lambda_2_4497_247_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i177_const_lambda_2_4497_247_BitSelect_for_a_b};

    // i_and_i177_const_lambda_2_4497_247_vt_select_7(BITSELECT,100)@106
    assign i_and_i177_const_lambda_2_4497_247_vt_select_7_b = i_and_i177_const_lambda_2_4497_247_join_q[7:0];

    // i_and_i177_const_lambda_2_4497_247_vt_join(BITJOIN,99)@106
    assign i_and_i177_const_lambda_2_4497_247_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i177_const_lambda_2_4497_247_vt_select_7_b};

    // i_cmp9_i182_const_lambda_2_4497_254(LOGICAL,208)@106
    assign i_cmp9_i182_const_lambda_2_4497_254_q = $unsigned(i_and_i177_const_lambda_2_4497_247_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_256(MUX,439)@106
    assign i_unnamed_const_lambda_2_4497_256_s = i_cmp9_i182_const_lambda_2_4497_254_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_256_s)
            1'b0 : i_unnamed_const_lambda_2_4497_256_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_256_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_256_q = 32'b0;
        endcase
    end

    // i_add_i183_const_lambda_2_4497_257(ADD,48)@106
    assign i_add_i183_const_lambda_2_4497_257_a = {1'b0, i_unnamed_const_lambda_2_4497_256_q};
    assign i_add_i183_const_lambda_2_4497_257_b = {1'b0, i_and_i177_const_lambda_2_4497_247_vt_join_q};
    assign i_add_i183_const_lambda_2_4497_257_o = $unsigned(i_add_i183_const_lambda_2_4497_257_a) + $unsigned(i_add_i183_const_lambda_2_4497_257_b);
    assign i_add_i183_const_lambda_2_4497_257_q = i_add_i183_const_lambda_2_4497_257_o[32:0];

    // bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x(BITSELECT,494)@106
    assign bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b = i_add_i183_const_lambda_2_4497_257_q[31:0];

    // redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1(DELAY,4038)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q <= bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b;
        end
    end

    // redist80_i_unnamed_const_lambda_2_4497_244_impl_q0_1(DELAY,3892)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_i_unnamed_const_lambda_2_4497_244_impl_q0_1_q <= i_unnamed_const_lambda_2_4497_244_impl_q0;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_dsdk_ip_adapt_bitjoin_5031_1_x(BITJOIN,638)@107
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_dsdk_ip_adapt_bitjoin_5031_1_x_q = {c_i8_2_4497_52_q, redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q, redist80_i_unnamed_const_lambda_2_4497_244_impl_q0_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x(CHOOSEBITS,637)@107
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_dsdk_ip_adapt_bitjoin_5031_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_a[0:0]};

    // i_cmp19_i184_const_lambda_2_4497_258(COMPARE,196)@107
    assign i_cmp19_i184_const_lambda_2_4497_258_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i184_const_lambda_2_4497_258_b = $unsigned({{2{redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q[31]}}, redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q});
    assign i_cmp19_i184_const_lambda_2_4497_258_o = $unsigned($signed(i_cmp19_i184_const_lambda_2_4497_258_a) - $signed(i_cmp19_i184_const_lambda_2_4497_258_b));
    assign i_cmp19_i184_const_lambda_2_4497_258_c[0] = i_cmp19_i184_const_lambda_2_4497_258_o[33];

    // i_cmp_i179_const_lambda_2_4497_249(LOGICAL,214)@106 + 1
    assign i_cmp_i179_const_lambda_2_4497_249_qi = $unsigned(i_and_i177_const_lambda_2_4497_247_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i179_const_lambda_2_4497_249_delay ( .xin(i_cmp_i179_const_lambda_2_4497_249_qi), .xout(i_cmp_i179_const_lambda_2_4497_249_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i185_const_lambda_2_4497_260(LOGICAL,334)@107
    assign i_or25_i185_const_lambda_2_4497_260_q = i_cmp_i179_const_lambda_2_4497_249_q | i_cmp19_i184_const_lambda_2_4497_258_c;

    // i_cmp24_i186_const_lambda_2_4497_261(COMPARE,202)@107
    assign i_cmp24_i186_const_lambda_2_4497_261_a = $unsigned({{2{redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q[31]}}, redist226_bgTrunc_i_add_i183_const_lambda_2_4497_257_sel_x_b_1_q});
    assign i_cmp24_i186_const_lambda_2_4497_261_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i186_const_lambda_2_4497_261_o = $unsigned($signed(i_cmp24_i186_const_lambda_2_4497_261_a) - $signed(i_cmp24_i186_const_lambda_2_4497_261_b));
    assign i_cmp24_i186_const_lambda_2_4497_261_c[0] = i_cmp24_i186_const_lambda_2_4497_261_o[33];

    // redist243_i_cmp9_i182_const_lambda_2_4497_254_q_1(DELAY,4055)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_i_cmp9_i182_const_lambda_2_4497_254_q_1_q <= i_cmp9_i182_const_lambda_2_4497_254_q;
        end
    end

    // i_or2826_i187_const_lambda_2_4497_263(LOGICAL,340)@107
    assign i_or2826_i187_const_lambda_2_4497_263_q = redist243_i_cmp9_i182_const_lambda_2_4497_254_q_1_q | i_cmp24_i186_const_lambda_2_4497_261_c;

    // i_or3827_i192_const_lambda_2_4497_266(LOGICAL,347)@107
    assign i_or3827_i192_const_lambda_2_4497_266_q = i_or2826_i187_const_lambda_2_4497_263_q | i_or25_i185_const_lambda_2_4497_260_q;

    // i_cond_i193_const_lambda_2_4497_267(MUX,303)@107
    assign i_cond_i193_const_lambda_2_4497_267_s = i_or3827_i192_const_lambda_2_4497_266_q;
    always_comb 
    begin
        unique case (i_cond_i193_const_lambda_2_4497_267_s)
            1'b0 : i_cond_i193_const_lambda_2_4497_267_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i193_const_lambda_2_4497_267_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i193_const_lambda_2_4497_267_q = 32'b0;
        endcase
    end

    // i_cond_i193_const_lambda_2_4497_267_vt_select_30(BITSELECT,306)@107
    assign i_cond_i193_const_lambda_2_4497_267_vt_select_30_b = i_cond_i193_const_lambda_2_4497_267_q[30:0];

    // i_cond_i193_const_lambda_2_4497_267_vt_join(BITJOIN,305)@107
    assign i_cond_i193_const_lambda_2_4497_267_vt_join_q = {VCC_q, i_cond_i193_const_lambda_2_4497_267_vt_select_30_b};

    // i_and49_i196_const_lambda_2_4497_270(LOGICAL,83)@107
    assign i_and49_i196_const_lambda_2_4497_270_q = i_cond_i193_const_lambda_2_4497_267_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i191_const_lambda_2_5031_0gr_NO_NAME_x_q;

    // i_cond46_i194_const_lambda_2_4497_268(MUX,247)@107
    assign i_cond46_i194_const_lambda_2_4497_268_s = i_or25_i185_const_lambda_2_4497_260_q;
    always_comb 
    begin
        unique case (i_cond46_i194_const_lambda_2_4497_268_s)
            1'b0 : i_cond46_i194_const_lambda_2_4497_268_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i194_const_lambda_2_4497_268_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i194_const_lambda_2_4497_268_q = 32'b0;
        endcase
    end

    // i_cond46_i194_const_lambda_2_4497_268_vt_select_30(BITSELECT,251)@107
    assign i_cond46_i194_const_lambda_2_4497_268_vt_select_30_b = i_cond46_i194_const_lambda_2_4497_268_q[30:23];

    // i_cond46_i194_const_lambda_2_4497_268_vt_join(BITJOIN,250)@107
    assign i_cond46_i194_const_lambda_2_4497_268_vt_join_q = {GND_q, i_cond46_i194_const_lambda_2_4497_268_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i197_const_lambda_2_4497_271_BitSelect_for_a(BITSELECT,3055)@107
    assign i_or50_i197_const_lambda_2_4497_271_BitSelect_for_a_b = $signed(i_cond46_i194_const_lambda_2_4497_268_vt_join_q[30:23]);

    // i_and1_i178_const_lambda_2_4497_248_BitSelect_for_a(BITSELECT,2983)@107
    assign i_and1_i178_const_lambda_2_4497_248_BitSelect_for_a_b = $signed(redist80_i_unnamed_const_lambda_2_4497_244_impl_q0_1_q[22:0]);

    // i_and1_i178_const_lambda_2_4497_248_join(BITJOIN,2984)@107
    assign i_and1_i178_const_lambda_2_4497_248_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i178_const_lambda_2_4497_248_BitSelect_for_a_b};

    // i_and1_i178_const_lambda_2_4497_248_vt_select_22(BITSELECT,70)@107
    assign i_and1_i178_const_lambda_2_4497_248_vt_select_22_b = i_and1_i178_const_lambda_2_4497_248_join_q[22:0];

    // i_and1_i178_const_lambda_2_4497_248_vt_join(BITJOIN,69)@107
    assign i_and1_i178_const_lambda_2_4497_248_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i178_const_lambda_2_4497_248_vt_select_22_b};

    // i_tobool_i180_const_lambda_2_4497_251(LOGICAL,426)@107
    assign i_tobool_i180_const_lambda_2_4497_251_q = $unsigned(i_and1_i178_const_lambda_2_4497_248_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i181_const_lambda_2_4497_253(LOGICAL,408)@107
    assign i_spec_select_i181_const_lambda_2_4497_253_q = i_cmp_i179_const_lambda_2_4497_249_q & i_tobool_i180_const_lambda_2_4497_251_q;

    // i_cond48_i195_const_lambda_2_4497_269(MUX,277)@107
    assign i_cond48_i195_const_lambda_2_4497_269_s = i_spec_select_i181_const_lambda_2_4497_253_q;
    always_comb 
    begin
        unique case (i_cond48_i195_const_lambda_2_4497_269_s)
            1'b0 : i_cond48_i195_const_lambda_2_4497_269_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i195_const_lambda_2_4497_269_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i195_const_lambda_2_4497_269_q = 32'b0;
        endcase
    end

    // i_cond48_i195_const_lambda_2_4497_269_vt_select_22(BITSELECT,281)@107
    assign i_cond48_i195_const_lambda_2_4497_269_vt_select_22_b = i_cond48_i195_const_lambda_2_4497_269_q[22:22];

    // i_cond48_i195_const_lambda_2_4497_269_vt_join(BITJOIN,280)@107
    assign i_cond48_i195_const_lambda_2_4497_269_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i195_const_lambda_2_4497_269_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i197_const_lambda_2_4497_271_BitSelect_for_b(BITSELECT,3056)@107
    assign i_or50_i197_const_lambda_2_4497_271_BitSelect_for_b_b = $signed(i_cond48_i195_const_lambda_2_4497_269_vt_join_q[22:22]);

    // i_or50_i197_const_lambda_2_4497_271_join(BITJOIN,3057)@107
    assign i_or50_i197_const_lambda_2_4497_271_join_q = {GND_q, i_or50_i197_const_lambda_2_4497_271_BitSelect_for_a_b, i_or50_i197_const_lambda_2_4497_271_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i197_const_lambda_2_4497_271_vt_select_30(BITSELECT,373)@107
    assign i_or50_i197_const_lambda_2_4497_271_vt_select_30_b = i_or50_i197_const_lambda_2_4497_271_join_q[30:22];

    // i_or50_i197_const_lambda_2_4497_271_vt_join(BITJOIN,372)@107
    assign i_or50_i197_const_lambda_2_4497_271_vt_join_q = {GND_q, i_or50_i197_const_lambda_2_4497_271_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i198_const_lambda_2_4497_272(LOGICAL,383)@107
    assign i_or51_i198_const_lambda_2_4497_272_q = i_or50_i197_const_lambda_2_4497_271_vt_join_q | i_and49_i196_const_lambda_2_4497_270_q;

    // sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274(BITSELECT,2126)@107
    assign sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b = i_or51_i198_const_lambda_2_4497_272_q[31:31];

    // redist101_sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b_1(DELAY,3913)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b_1_q <= sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b;
        end
    end

    // invSX_uid2133_i_replaced2_neg_const_lambda_2_4497_274(LOGICAL,2132)@108
    assign invSX_uid2133_i_replaced2_neg_const_lambda_2_4497_274_q = $signed(~ (redist101_sx_uid2127_i_replaced2_neg_const_lambda_2_4497_274_b_1_q));

    // expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274(BITSELECT,2128)@107
    assign expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b = $signed(i_or51_i198_const_lambda_2_4497_272_q[30:23]);

    // redist99_expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b_1(DELAY,3911)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b_1_q <= expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b;
        end
    end

    // fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274(BITSELECT,2127)@107
    assign fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b = $signed(i_or51_i198_const_lambda_2_4497_272_q[22:0]);

    // redist100_fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b_1(DELAY,3912)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b_1_q <= fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b;
        end
    end

    // expFracX_uid2130_i_replaced2_neg_const_lambda_2_4497_274(BITJOIN,2129)@108
    assign expFracX_uid2130_i_replaced2_neg_const_lambda_2_4497_274_q = {redist99_expX_uid2129_i_replaced2_neg_const_lambda_2_4497_274_b_1_q, redist100_fracX_uid2128_i_replaced2_neg_const_lambda_2_4497_274_b_1_q};

    // negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274(BITJOIN,2133)@108
    assign negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q = {invSX_uid2133_i_replaced2_neg_const_lambda_2_4497_274_q, expFracX_uid2130_i_replaced2_neg_const_lambda_2_4497_274_q};

    // redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr(COUNTER,4136)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_i <= $unsigned(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_q = $signed(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_i[1:0]);

    // redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem(DUALMEM,4135)
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ia = $unsigned(negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q);
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_aa = redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_wraddr_q;
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ab = redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_aa),
        .data_a(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_ab),
        .q_b(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_q = $signed(redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_iq[31:0]);

    // signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,673)@108
    assign signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q[31:31];

    // redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2(DELAY,4025)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_delay_0 <= $unsigned(signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b);
            redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_q <= $signed(redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_delay_0);
        end
    end

    // Rnd2C_uid721_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,720)@110
    assign Rnd2C_uid721_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {VCC_q, redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_q};

    // rightShiftStage0Idx3Rng3_uid3115_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3114)@108
    assign rightShiftStage0Idx3Rng3_uid3115_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:3]);

    // rightShiftStage0Idx3_uid3117_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3116)@108
    assign rightShiftStage0Idx3_uid3117_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3115_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0Idx2Rng2_uid3112_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3111)@108
    assign rightShiftStage0Idx2Rng2_uid3112_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:2]);

    // rightShiftStage0Idx2_uid3114_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3113)@108
    assign rightShiftStage0Idx2_uid3114_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3112_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0Idx1Rng1_uid3109_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3108)@108
    assign rightShiftStage0Idx1Rng1_uid3109_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:1]);

    // rightShiftStage0Idx1_uid3111_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3110)@108
    assign rightShiftStage0Idx1_uid3111_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {GND_q, rightShiftStage0Idx1Rng1_uid3109_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,674)@108
    assign fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q[22:0]);

    // xFxpLow_uid706_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,705)@108
    assign xFxpLow_uid706_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[22:16]);

    // oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,707)@108
    assign oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {VCC_q, xFxpLow_uid706_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,3118)@108
    assign rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            2'b00 : rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = oXLow_uid708_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx1_uid3111_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx2_uid3114_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx3_uid3117_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3124_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275invSel(LOGICAL,3796)@108
    assign rightShiftStage1_uid3124_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275invSel_q = ~ (rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3120_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3119)@108
    assign rightShiftStage1Idx1Rng4_uid3120_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:4]);

    // rightShiftStage1Idx1_uid3122_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3121)@108
    assign rightShiftStage1Idx1_uid3122_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3120_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,672)@108
    assign expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q[30:23]);

    // shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(SUB,709)@108
    assign shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $unsigned({1'b0, expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b});
    assign shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o = $unsigned($signed(shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a) - $signed(shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));
    assign shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o[8:0]);

    // shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged(BITSELECT,3747)@108
    assign shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_in = shiftVal_uid710_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:0];
    assign shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b = $signed(shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_in[2:0]);
    assign shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c = $signed(shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged(BITSELECT,3783)@108
    assign rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b = $signed(shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c = $signed(shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b[2:2]);

    // shiftUdf_uid713_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,712)@108
    assign shiftUdf_uid713_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = shiftValPos_uid711_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes2(SELECTOR,3797)@108 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes2_q <= 8'b0;
            if (rightShiftStage1_uid3124_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275invSel_q == 1'b1)
            begin
                mergedMUXes2_q <= $signed(rightShiftStage0_uid3119_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
            if (rightShiftStageSel0Dto0_uid3118_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes2_q <= $signed(rightShiftStage1Idx1_uid3122_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
            if (shiftUdf_uid713_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q == 1'b1)
            begin
                mergedMUXes2_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged(BITSELECT,3748)@109
    assign xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b = $signed(mergedMUXes2_q[4:0]);
    assign xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c = $signed(mergedMUXes2_q[7:5]);

    // p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOOKUP,2253)@109
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b)
            5'b00000 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000000000;
            5'b00001 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000001011;
            5'b00010 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000010111;
            5'b00011 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000100010;
            5'b00100 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000101110;
            5'b00101 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b000111001;
            5'b00110 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001000101;
            5'b00111 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001010000;
            5'b01000 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001011100;
            5'b01001 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001100111;
            5'b01010 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001110011;
            5'b01011 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b001111110;
            5'b01100 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b010001010;
            5'b01101 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b010010110;
            5'b01110 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b010100001;
            5'b01111 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b010101101;
            5'b10000 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b010111000;
            5'b10001 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011000100;
            5'b10010 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011001111;
            5'b10011 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011011011;
            5'b10100 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011100110;
            5'b10101 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011110010;
            5'b10110 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b011111101;
            5'b10111 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b100001001;
            5'b11000 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b100010100;
            5'b11001 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b100100000;
            5'b11010 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b100101100;
            5'b11011 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b100110111;
            5'b11100 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b101000011;
            5'b11101 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b101001110;
            5'b11110 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b101011010;
            5'b11111 : p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOOKUP,2252)@109
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2251_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c)
            3'b000 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0000000000010;
            3'b001 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0000101110011;
            3'b010 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0001011100100;
            3'b011 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0010001010101;
            3'b100 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0010111000111;
            3'b101 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0011100111000;
            3'b110 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0100010101001;
            3'b111 : p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(ADD,2254)@109
    assign lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a = {1'b0, p1_uid2253_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};
    assign lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = {5'b00000, p0_uid2254_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};
    assign lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o = $unsigned(lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a) + $unsigned(lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b);
    assign lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o[13:0]);

    // sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,2255)@109
    assign sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = lev1_a0_uid2255_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[11:0];
    assign sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[11:2]);

    // redist92_sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1(DELAY,3904)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q <= sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
        end
    end

    // zEp_uid718_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,717)@110
    assign zEp_uid718_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {GND_q, redist92_sOuputFormat_uid2256_eP_uid717_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q};

    // ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,718)@110
    assign ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $unsigned({{10{redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_q[0]}}, redist213_signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_2_q});
    assign ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(zEp_uid718_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ^ ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b);

    // eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(ADD,723)@110
    assign eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a = $unsigned({{2{ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[10]}}, ePOC_uid719_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $unsigned({11'b00000000000, Rnd2C_uid721_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o = $unsigned($signed(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a) + $signed(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));
    assign eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o[11:0]);

    // expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,724)@110
    assign expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = $unsigned(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[9:0]);
    assign expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[9:2];

    // floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem(DUALMEM,3125)@110 + 2
    assign floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa = expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_275_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r = $signed(floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir[31:0]);

    // bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,725)@110
    assign bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = $unsigned(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[10:0]);
    assign bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[10:10];

    // invBit7_uid727_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,726)@110
    assign invBit7_uid727_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (bit7_uid726_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));

    // bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,727)@110
    assign bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = $unsigned(eP2CWRnd_uid724_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[9:0]);
    assign bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[9:9];

    // maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,728)@110 + 1
    assign maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_qi = bit8_uid728_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b & invBit7_uid727_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_delay ( .xin(maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_qi), .xout(maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist209_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_2(DELAY,4021)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_2_q <= maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
        end
    end

    // kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,739)@112
    assign kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = redist209_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            1'b0 : kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = floatTable_kPPreZHigh_uid730_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
            1'b1 : kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 32'b0;
        endcase
    end

    // ySign_uid744_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,743)@112
    assign ySign_uid744_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[31:31];

    // invYSign_uid747_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,746)@112
    assign invYSign_uid747_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (ySign_uid744_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));

    // exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,745)@112
    assign exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[30:0];
    assign exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[30:23]);

    // fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,744)@112
    assign fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = kPZHigh_uid740_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[22:0];
    assign fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[22:0]);

    // minusY_uid748_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,747)@112
    assign minusY_uid748_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {invYSign_uid747_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, exp_uid746_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, fraction_uid745_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3127)@112 + 3
    assign yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0 = $unsigned(minusY_uid748_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
    assign yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = redist98_negResult_uid2134_i_replaced2_neg_const_lambda_2_4497_274_q_4_mem_q;
    assign yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_adder_a(yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0),
        .fp32_adder_b(yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_result(yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist75_yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1(DELAY,3887)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q <= yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
        end
    end

    // redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4(DELAY,4023)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_0 <= $unsigned(expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b);
            redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_1 <= redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_0;
            redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_2 <= redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_1;
            redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_q <= $signed(redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem(DUALMEM,3126)@114 + 2
    assign floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa = redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_275_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r = $signed(floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir[31:0]);

    // redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6(DELAY,4022)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_0 <= $unsigned(redist209_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_2_q);
            redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_1 <= redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_0;
            redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_2 <= redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_1;
            redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_q <= $signed(redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_delay_2);
        end
    end

    // kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,742)@116
    assign kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = redist210_maxExpCond_uid729_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            1'b0 : kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = floatTable_kPPreZLow_uid734_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
            1'b1 : kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 32'b0;
        endcase
    end

    // ySign_uid750_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,749)@116
    assign ySign_uid750_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[31:31];

    // invYSign_uid753_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,752)@116
    assign invYSign_uid753_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (ySign_uid750_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));

    // exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,751)@116
    assign exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[30:0];
    assign exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[30:23]);

    // fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,750)@116
    assign fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = kPZLow_uid743_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[22:0];
    assign fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[22:0]);

    // minusY_uid754_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,753)@116
    assign minusY_uid754_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {invYSign_uid753_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, exp_uid752_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, fraction_uid751_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3129)@116 + 3
    assign yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0 = $unsigned(minusY_uid754_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
    assign yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = redist75_yP0_uid749_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    assign yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_adder_a(yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0),
        .fp32_adder_b(yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_result(yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid758_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,757)@119
    assign signYP_uid758_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[31:31];

    // rightShiftStage1Idx1Rng4_uid3145_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3144)@119
    assign rightShiftStage1Idx1Rng4_uid3145_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:4]);

    // rightShiftStage1Idx1_uid3147_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3146)@119
    assign rightShiftStage1Idx1_uid3147_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3145_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0Idx3Rng3_uid3140_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3139)@119
    assign rightShiftStage0Idx3Rng3_uid3140_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:3]);

    // rightShiftStage0Idx3_uid3142_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3141)@119
    assign rightShiftStage0Idx3_uid3142_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3140_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0Idx2Rng2_uid3137_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3136)@119
    assign rightShiftStage0Idx2Rng2_uid3137_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:2]);

    // rightShiftStage0Idx2_uid3139_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3138)@119
    assign rightShiftStage0Idx2_uid3139_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3137_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0Idx1Rng1_uid3134_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,3133)@119
    assign rightShiftStage0Idx1Rng1_uid3134_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:1]);

    // rightShiftStage0Idx1_uid3136_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,3135)@119
    assign rightShiftStage0Idx1_uid3136_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {GND_q, rightShiftStage0Idx1Rng1_uid3134_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // fracYP_uid756_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,755)@119
    assign fracYP_uid756_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[22:0]);

    // fracYPTop_uid760_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,759)@119
    assign fracYPTop_uid760_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fracYP_uid756_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[22:16]);

    // fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,761)@119
    assign fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {VCC_q, fracYPTop_uid760_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,3143)@119
    assign rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            2'b00 : rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = fxpAPreAlign_uid762_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx1_uid3136_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx2_uid3139_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0Idx3_uid3142_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b0;
        endcase
    end

    // expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,756)@119
    assign expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[30:23]);

    // shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(SUB,762)@119
    assign shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $unsigned({1'b0, expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b});
    assign shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o = $unsigned($signed(shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a) - $signed(shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));
    assign shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o[8:0]);

    // shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,763)@119
    assign shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = shiftValFxpA_uid763_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[3:0];
    assign shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[3:0]);

    // rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged(BITSELECT,3750)@119
    assign rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b = $signed(shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c = $signed(shiftValFxpAR_uid764_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[3:2]);

    // rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,3150)@119
    assign rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = rightShiftStageSel0Dto0_uid3143_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            2'b00 : rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage0_uid3144_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = rightShiftStage1Idx1_uid3147_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b0;
        endcase
    end

    // addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,765)@119
    assign addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {signYP_uid758_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, rightShiftStage1_uid3151_fxpA_uid765_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_inputreg0(DELAY,4277)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_inputreg0_q <= addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
        end
    end

    // redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr(COUNTER,4279)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_i <= $unsigned(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_q = $signed(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_i[3:0]);

    // redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem(DUALMEM,4278)
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ia = $unsigned(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_inputreg0_q);
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_aa = redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_wraddr_q;
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ab = redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_aa),
        .data_a(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_ab),
        .q_b(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_q = $signed(redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_iq[8:0]);

    // floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem(DUALMEM,3152)@131 + 2
    assign floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa = redist208_addrEATable_uid766_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_12_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_275_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_aa),
        .q_a(floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r = $signed(floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_ir[31:0]);

    // expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged(BITSELECT,3749)@119
    assign expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b = $signed(expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[2:0]);
    assign expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c = $signed(expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[7:3]);

    // udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679(COMPARE,3678)@119
    assign udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_a = $unsigned({3'b000, expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_c});
    assign udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_o = $unsigned($signed(udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_a) - $signed(udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_b));
    assign udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c[0] = udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_o[7];

    // redist15_udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c_14(DELAY,3827)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist15_udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c_14 ( .xin(udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c), .xout(redist15_udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,774)@133 + 1
    assign eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = redist15_udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
                1'b0 : eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= floatTable_eA_uid767_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_lutmem_r;
                1'b1 : eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 32'b0;
            endcase
        end
    end

    // redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt(ADD,4112)
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_a = {1'b0, redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_q};
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_o <= $unsigned(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_a) + $unsigned(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_b);
        end
    end
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_q = redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_o[2:0];

    // redist74_yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1(DELAY,3886)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q <= yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
        end
    end

    // newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,779)@119
    assign newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_compare_trz_3679_c;
    always_comb 
    begin
        unique case (newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            1'b0 : newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = expYP_uid757_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
            1'b1 : newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b0;
        endcase
    end

    // maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOOKUP,775)@119
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid759_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_bit_select_merged_b)
            3'b000 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1000000;
            3'b001 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1100000;
            3'b010 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1110000;
            3'b011 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1111000;
            3'b100 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1111100;
            3'b101 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1111110;
            3'b110 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b1111111;
            3'b111 : maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid777_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,776)@119
    assign fracYPTopPostMask_uid777_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(fracYPTop_uid760_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b & maskAFP_uid776_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // fracAFull_uid779_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,778)@119
    assign fracAFull_uid779_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {fracYPTopPostMask_uid777_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,780)@119
    assign a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {signYP_uid758_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, newExpA_uid780_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, fracAFull_uid779_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // ySign_uid782_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,781)@119
    assign ySign_uid782_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[31:31];

    // invYSign_uid785_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,784)@119
    assign invYSign_uid785_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (ySign_uid782_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));

    // exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,783)@119
    assign exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[30:0];
    assign exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[30:23]);

    // fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,782)@119
    assign fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = a_uid781_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[22:0];
    assign fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[22:0]);

    // minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,785)@119
    assign minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {invYSign_uid785_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, exp_uid784_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, fraction_uid783_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // redist207_minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_1(DELAY,4019)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_1_q <= minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
        end
    end

    // b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3155)@120 + 3
    assign b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0 = $unsigned(redist207_minusY_uid786_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_1_q);
    assign b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = redist74_yP_uid755_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    assign b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_adder_a(b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0),
        .fp32_adder_b(b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_result(b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist72_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1(DELAY,3884)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q <= b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
        end
    end

    // redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr(COUNTER,4110)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_i <= $unsigned(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_q = $signed(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_i[1:0]);

    // redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem(DUALMEM,4109)
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ia = $unsigned(redist72_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q);
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_aa = redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_wraddr_q;
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ab = redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_aa),
        .data_a(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_ab),
        .q_b(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_q = $signed(redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3157)@124 + 4
    assign oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0 = redist72_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    assign oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0),
        .fp32_mult_a(oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_mult_b(oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0),
        .fp32_result(oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist71_oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1(DELAY,3883)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q <= oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
        end
    end

    // eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3160)@129 + 4
    assign eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = redist71_oPBo2_uid790_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    assign eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0 = redist73_b_uid787_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_6_mem_q;
    assign eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_adder_a(eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ax0),
        .fp32_mult_a(eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_mult_b(eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0),
        .fp32_result(eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist70_eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1(DELAY,3882)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q <= eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0;
        end
    end

    // eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl(FPCOLUMN,3163)@134 + 3
    assign eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0 = redist70_eB_uid791_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0_1_q;
    assign eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0 = eAPostUdfA_uid775_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    assign eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 = 1'b0;
    assign eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ena0 }),
        .clr({ eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0, eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_reset0 }),
        .fp32_mult_a(eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_ay0),
        .fp32_mult_b(eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_az0),
        .fp32_result(eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,818)@137
    assign signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[31:31];

    // redist205_signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1(DELAY,4017)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q <= signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
        end
    end

    // expEY_uid793_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,792)@137
    assign expEY_uid793_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[30:23]);

    // lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,793)@137
    assign lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = expEY_uid793_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b[1:0];
    assign lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[1:0]);

    // expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,797)@137
    assign expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = lowerBitOfeY_uid794_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
            2'b00 : expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = 8'b0;
        endcase
    end

    // redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt(ADD,4286)
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_a = {1'b0, redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_q};
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_o <= $unsigned(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_a) + $unsigned(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_b);
        end
    end
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_q = redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_o[5:0];

    // redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr(COUNTER,4284)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_i <= $unsigned(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_q = $signed(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_i[4:0]);

    // redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem(DUALMEM,4283)
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ia = $unsigned(redist211_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_4_q);
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_aa = redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_wraddr_q;
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ab = redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_aa),
        .data_a(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_ab),
        .q_b(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_q = $signed(redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_iq[7:0]);

    // redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_outputreg0(DELAY,4282)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_outputreg0_q <= redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_mem_q;
        end
    end

    // updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(ADD,798)@137
    assign updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a = $unsigned({{3{redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_outputreg0_q[7]}}, redist212_expTmp_uid725_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_27_outputreg0_q});
    assign updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $unsigned({3'b000, expUpdateVal_uid798_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o = $unsigned($signed(updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_a) + $signed(updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));
    assign updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_o[9:0]);

    // expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,799)@137
    assign expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in = updatedExponent_uid799_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[7:0];
    assign expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_in[7:0]);

    // redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_offset(CONSTANT,4261)
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_offset_q = 5'b00111;

    // redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt(ADD,4276)
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_a = {1'b0, redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_q};
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_b = {1'b0, redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_o <= $unsigned(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_a) + $unsigned(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_b);
        end
    end
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_q = redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_o[5:0];

    // fracXIsZero_uid691_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,690)@108
    assign fracXIsZero_uid691_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid692_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,691)@108
    assign fracXIsNotZero_uid692_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (fracXIsZero_uid691_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q));

    // expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,689)@108
    assign expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid694_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,693)@108
    assign excN_x_uid694_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & fracXIsNotZero_uid692_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // expFracX_uid698_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,697)@108
    assign expFracX_uid698_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b, fracX_uid675_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b};

    // expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_bit_select_top_X_trz_3672(BITSELECT,3671)@108
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_bit_select_top_X_trz_3672_b = $signed(expFracX_uid698_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[30:3]);

    // expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673(COMPARE,3672)@108
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_a = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_bit_select_top_X_trz_3672_b};
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_o = $unsigned(expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_a) - $unsigned(expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_b);
    assign expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_n[0] = ~ (expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_o[29]);

    // invSignX_uid701_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,700)@108
    assign invSignX_uid701_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b));

    // inputOverflow_uid702_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,701)@108
    assign inputOverflow_uid702_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(invSignX_uid701_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_compare_trz_3673_n);

    // invExpXIsMax_uid695_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,694)@108
    assign invExpXIsMax_uid695_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q));

    // excZ_x_uid689_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,688)@108
    assign excZ_x_uid689_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = expX_uid673_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid696_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,695)@108
    assign InvExpXIsZero_uid696_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(~ (excZ_x_uid689_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q));

    // excR_x_uid697_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,696)@108
    assign excR_x_uid697_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(InvExpXIsZero_uid696_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & invExpXIsMax_uid695_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // regXAndExpOverflowAndPos_uid804_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,803)@108
    assign regXAndExpOverflowAndPos_uid804_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(excR_x_uid697_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & inputOverflow_uid702_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // excI_x_uid693_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,692)@108
    assign excI_x_uid693_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(expXIsMax_uid690_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & fracXIsZero_uid691_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // posInf_uid806_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,805)@108
    assign posInf_uid806_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(excI_x_uid693_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & invSignX_uid701_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // excRInf_uid807_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,806)@108
    assign excRInf_uid807_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(posInf_uid806_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q | regXAndExpOverflowAndPos_uid804_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // negInf_uid801_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,800)@108
    assign negInf_uid801_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(excI_x_uid693_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b);

    // expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_bit_select_top_X_trz_3675(BITSELECT,3674)@108
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_bit_select_top_X_trz_3675_b = $signed(expFracX_uid698_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q[30:4]);

    // expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676(COMPARE,3675)@108
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_a = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_bit_select_top_X_trz_3675_b};
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_o = $unsigned(expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_a) - $unsigned(expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_b);
    assign expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_n[0] = ~ (expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_o[28]);

    // inputUnderflow_uid705_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,704)@108
    assign inputUnderflow_uid705_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(signX_uid674_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b & expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_compare_trz_3676_n);

    // regXAndExpOverflowAndNeg_uid802_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,801)@108
    assign regXAndExpOverflowAndNeg_uid802_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(excR_x_uid697_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q & inputUnderflow_uid705_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // excRZero_uid803_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOGICAL,802)@108
    assign excRZero_uid803_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = $signed(regXAndExpOverflowAndNeg_uid802_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q | negInf_uid801_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);

    // concExc_uid808_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,807)@108
    assign concExc_uid808_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {excN_x_uid694_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, excRInf_uid807_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, excRZero_uid803_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(LOOKUP,808)@108 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid808_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q)
                3'b000 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b01;
                3'b001 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b00;
                3'b010 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b10;
                3'b011 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b00;
                3'b100 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b11;
                3'b101 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b00;
                3'b110 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b00;
                3'b111 : excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr(COUNTER,4274)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_i <= $unsigned(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_q = $signed(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_i[4:0]);

    // redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem(DUALMEM,4273)
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ia = $unsigned(excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_aa = redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_wraddr_q;
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ab = redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_aa),
        .data_a(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_ab),
        .q_b(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_q = $signed(redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_iq[1:0]);

    // expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,817)@137 + 1
    assign expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
                2'b00 : expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= expR_uid800_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
                2'b10 : expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid812_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITSELECT,811)@137
    assign fracEY_uid812_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b = $signed(eY_uid792_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_impl_q0[22:0]);

    // fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(MUX,813)@137 + 1
    assign fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s = redist206_excREnc_uid809_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q_29_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_s)
                2'b00 : fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= fracEY_uid812_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b;
                2'b10 : fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid820_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275(BITJOIN,819)@138
    assign finalResult_uid820_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q = {redist205_signEY_uid819_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_1_q, expRPostExc_uid818_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, fracRPostExc_uid814_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_offset(CONSTANT,4318)
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_offset_q = 5'b00010;

    // redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt(ADD,4319)
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_a = {1'b0, redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_q};
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_b = {1'b0, redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_o <= $unsigned(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_a) + $unsigned(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_b);
        end
    end
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_q = redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_o[5:0];

    // redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr(COUNTER,4317)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_i <= $unsigned(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_q = $signed(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_i[4:0]);

    // redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem(DUALMEM,4316)
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ia = $unsigned(redist236_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_1_q);
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_aa = redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_wraddr_q;
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ab = redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_aa),
        .data_a(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_ab),
        .q_b(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_q = $signed(redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_iq[31:0]);

    // redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35(DELAY,4049)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_q <= redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_mem_q;
        end
    end

    // redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_offset(CONSTANT,4291)
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_offset_q = 6'b010101;

    // redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt(ADD,4307)
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_a = {1'b0, redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_q};
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_b = {1'b0, redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_o <= $unsigned(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_a) + $unsigned(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_b);
        end
    end
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_q = redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_o[6:0];

    // redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_inputreg0(DELAY,4303)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_inputreg0_q <= in_c2_eni14_13_tpl;
        end
    end

    // redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr(COUNTER,4305)
    // low=0, high=63, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_i <= $unsigned(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_q = $signed(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_i[5:0]);

    // redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem(DUALMEM,4304)
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ia = $unsigned(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_inputreg0_q);
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_aa = redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_wraddr_q;
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ab = redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_aa),
        .data_a(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_ab),
        .q_b(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_q = $signed(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_iq[31:0]);

    // i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl(FPCOLUMN,3031)@138 + 4
    assign i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ax0 = $unsigned(redist220_sync_together_4497_304_aunroll_x_in_c2_eni14_13_tpl_47_mem_q);
    assign i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ay0 = redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_q;
    assign i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_az0 = finalResult_uid820_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
    assign i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_reset0 = 1'b0;
    assign i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ena0 }),
        .clr({ i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_reset0, i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_reset0 }),
        .fp32_adder_a(i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ax0),
        .fp32_mult_a(i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_ay0),
        .fp32_mult_b(i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_az0),
        .fp32_result(i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr(COUNTER,4123)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_i <= $unsigned(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_q = $signed(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_i[4:0]);

    // redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem(DUALMEM,4122)
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ia = $unsigned(i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0);
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_aa = redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_wraddr_q;
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ab = redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_aa),
        .data_a(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_ab),
        .q_b(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_q = $signed(redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_iq[31:0]);

    // redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_outputreg0(DELAY,4121)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_outputreg0_q <= redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_mem_q;
        end
    end

    // i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277(MUX,422)@169
    assign i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_s = redist221_sync_together_4497_304_aunroll_x_in_c2_eni14_14_tpl_78_q;
    always_comb 
    begin
        unique case (i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_s)
            1'b0 : i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_q = redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_outputreg0_q;
            1'b1 : i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_q = c_i32_0_4497_288_q;
            default : i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_q = 32'b0;
        endcase
    end

    // redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt(ADD,4147)
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_a = {1'b0, redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_q};
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_o <= $unsigned(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_a) + $unsigned(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_b);
        end
    end
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_q = redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_o[2:0];

    // redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt(ADD,4311)
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_a = {1'b0, redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_q};
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_o <= $unsigned(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_a) + $unsigned(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_b);
        end
    end
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_q = redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_o[2:0];

    // redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1(DELAY,4050)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q <= i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata;
        end
    end

    // i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_BitSelect_for_a(BITSELECT,3003)@103
    assign i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_BitSelect_for_a_b = $signed(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata[30:23]);

    // i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_join(BITJOIN,3004)@103
    assign i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_join_q = {GND_q, i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_select_30(BITSELECT,120)@103
    assign i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_select_30_b = i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_join_q[30:23];

    // i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_join(BITJOIN,119)@103
    assign i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_join_q = {GND_q, i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27(LOGICAL,216)@103 + 1
    assign i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_qi = $unsigned(i_and_i32_i_i_i_i_i_const_lambda_2_4497_26_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_delay ( .xin(i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_qi), .xout(i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29(MUX,412)@104
    assign i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_s = i_cmp_i33_i_i_i_i_i_const_lambda_2_4497_27_q;
    always_comb 
    begin
        unique case (i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_s)
            1'b0 : i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q = redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q;
            1'b1 : i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q = c_i32_0_4497_288_q;
            default : i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q = 32'b0;
        endcase
    end

    // redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr(COUNTER,4309)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_i <= $unsigned(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_q = $signed(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_i[1:0]);

    // redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem(DUALMEM,4308)
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ia = $unsigned(i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q);
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_aa = redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_wraddr_q;
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ab = redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_aa),
        .data_a(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_ab),
        .q_b(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_q = $signed(redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_iq[31:0]);

    // signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1716)@104
    assign signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q[31:31];

    // redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2(DELAY,3957)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_delay_0 <= $unsigned(signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b);
            redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_q <= $signed(redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_delay_0);
        end
    end

    // Rnd2C_uid1764_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1763)@106
    assign Rnd2C_uid1764_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {VCC_q, redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_q};

    // rightShiftStage0Idx3Rng3_uid3563_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3562)@104
    assign rightShiftStage0Idx3Rng3_uid3563_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:3]);

    // rightShiftStage0Idx3_uid3565_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3564)@104
    assign rightShiftStage0Idx3_uid3565_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3563_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0Idx2Rng2_uid3560_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3559)@104
    assign rightShiftStage0Idx2Rng2_uid3560_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:2]);

    // rightShiftStage0Idx2_uid3562_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3561)@104
    assign rightShiftStage0Idx2_uid3562_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3560_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0Idx1Rng1_uid3557_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3556)@104
    assign rightShiftStage0Idx1Rng1_uid3557_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:1]);

    // rightShiftStage0Idx1_uid3559_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3558)@104
    assign rightShiftStage0Idx1_uid3559_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {GND_q, rightShiftStage0Idx1Rng1_uid3557_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1717)@104
    assign fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q[22:0]);

    // xFxpLow_uid1749_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1748)@104
    assign xFxpLow_uid1749_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[22:16]);

    // oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1750)@104
    assign oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {VCC_q, xFxpLow_uid1749_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,3566)@104
    assign rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            2'b00 : rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = oXLow_uid1751_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b01 : rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx1_uid3559_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b10 : rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx2_uid3562_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b11 : rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx3_uid3565_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            default : rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3572_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31invSel(LOGICAL,3810)@104
    assign rightShiftStage1_uid3572_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31invSel_q = ~ (rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3568_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3567)@104
    assign rightShiftStage1Idx1Rng4_uid3568_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:4]);

    // rightShiftStage1Idx1_uid3570_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3569)@104
    assign rightShiftStage1Idx1_uid3570_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3568_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1715)@104
    assign expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q[30:23]);

    // shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(SUB,1752)@104
    assign shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $unsigned({1'b0, expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b});
    assign shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o = $unsigned($signed(shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a) - $signed(shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));
    assign shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o[8:0]);

    // shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged(BITSELECT,3775)@104
    assign shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_in = shiftVal_uid1753_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:0];
    assign shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b = $signed(shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c = $signed(shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged(BITSELECT,3790)@104
    assign rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b = $signed(shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c = $signed(shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b[2:2]);

    // shiftUdf_uid1756_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1755)@104
    assign shiftUdf_uid1756_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = shiftValPos_uid1754_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes9(SELECTOR,3811)@104 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes9_q <= 8'b0;
            if (rightShiftStage1_uid3572_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31invSel_q == 1'b1)
            begin
                mergedMUXes9_q <= $signed(rightShiftStage0_uid3567_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
            end
            if (rightShiftStageSel0Dto0_uid3566_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes9_q <= $signed(rightShiftStage1Idx1_uid3570_fxpXRed_uid1757_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
            end
            if (shiftUdf_uid1756_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q == 1'b1)
            begin
                mergedMUXes9_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged(BITSELECT,3776)@105
    assign xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b = $signed(mergedMUXes9_q[4:0]);
    assign xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c = $signed(mergedMUXes9_q[7:5]);

    // p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOOKUP,2883)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b)
            5'b00000 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000000000;
            5'b00001 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000001011;
            5'b00010 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000010111;
            5'b00011 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000100010;
            5'b00100 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000101110;
            5'b00101 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b000111001;
            5'b00110 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001000101;
            5'b00111 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001010000;
            5'b01000 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001011100;
            5'b01001 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001100111;
            5'b01010 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001110011;
            5'b01011 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b001111110;
            5'b01100 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b010001010;
            5'b01101 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b010010110;
            5'b01110 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b010100001;
            5'b01111 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b010101101;
            5'b10000 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b010111000;
            5'b10001 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011000100;
            5'b10010 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011001111;
            5'b10011 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011011011;
            5'b10100 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011100110;
            5'b10101 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011110010;
            5'b10110 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b011111101;
            5'b10111 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b100001001;
            5'b11000 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b100010100;
            5'b11001 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b100100000;
            5'b11010 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b100101100;
            5'b11011 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b100110111;
            5'b11100 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b101000011;
            5'b11101 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b101001110;
            5'b11110 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b101011010;
            5'b11111 : p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOOKUP,2882)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2881_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c)
            3'b000 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0000000000010;
            3'b001 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0000101110011;
            3'b010 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0001011100100;
            3'b011 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0010001010101;
            3'b100 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0010111000111;
            3'b101 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0011100111000;
            3'b110 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0100010101001;
            3'b111 : p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(ADD,2884)@105
    assign lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a = {1'b0, p1_uid2883_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q};
    assign lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = {5'b00000, p0_uid2884_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q};
    assign lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o = $unsigned(lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a) + $unsigned(lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b);
    assign lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o[13:0]);

    // sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,2885)@105
    assign sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = lev1_a0_uid2885_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[11:0];
    assign sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[11:2]);

    // redist85_sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1(DELAY,3897)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q <= sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
        end
    end

    // zEp_uid1761_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1760)@106
    assign zEp_uid1761_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {GND_q, redist85_sOuputFormat_uid2886_eP_uid1760_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q};

    // ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1761)@106
    assign ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $unsigned({{10{redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_q[0]}}, redist145_signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_2_q});
    assign ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(zEp_uid1761_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q ^ ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b);

    // eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(ADD,1766)@106
    assign eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a = $unsigned({{2{ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[10]}}, ePOC_uid1762_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q});
    assign eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $unsigned({11'b00000000000, Rnd2C_uid1764_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q});
    assign eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o = $unsigned($signed(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a) + $signed(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));
    assign eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o[11:0]);

    // expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1767)@106
    assign expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = $unsigned(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[9:0]);
    assign expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[9:2];

    // floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem(DUALMEM,3573)@106 + 2
    assign floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa = expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000bda_2_4497_31_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r = $signed(floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir[31:0]);

    // bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1768)@106
    assign bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = $unsigned(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[10:0]);
    assign bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[10:10];

    // invBit7_uid1770_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1769)@106
    assign invBit7_uid1770_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (bit7_uid1769_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));

    // bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1770)@106
    assign bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = $unsigned(eP2CWRnd_uid1767_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[9:0]);
    assign bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[9:9];

    // maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1771)@106 + 1
    assign maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi = bit8_uid1771_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b & invBit7_uid1770_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_delay ( .xin(maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi), .xout(maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist141_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_2(DELAY,3953)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_2_q <= maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
        end
    end

    // kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1782)@108
    assign kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = redist141_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            1'b0 : kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = floatTable_kPPreZHigh_uid1773_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
            1'b1 : kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 32'b0;
        endcase
    end

    // ySign_uid1787_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1786)@108
    assign ySign_uid1787_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[31:31];

    // invYSign_uid1790_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1789)@108
    assign invYSign_uid1790_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (ySign_uid1787_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));

    // exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1788)@108
    assign exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[30:0];
    assign exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[30:23]);

    // fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1787)@108
    assign fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = kPZHigh_uid1783_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[22:0];
    assign fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[22:0]);

    // minusY_uid1791_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1790)@108
    assign minusY_uid1791_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {invYSign_uid1790_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, exp_uid1789_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b, fraction_uid1788_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3575)@108 + 3
    assign yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0 = $unsigned(minusY_uid1791_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
    assign yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = redist234_i_spec_store_select_i34_i_i_i_i_i_const_lambda_2_4497_29_q_4_mem_q;
    assign yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_adder_a(yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0),
        .fp32_adder_b(yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_result(yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist30_yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1(DELAY,3842)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q <= yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
        end
    end

    // redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4(DELAY,3955)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_0 <= $unsigned(expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b);
            redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_1 <= redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_0;
            redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_2 <= redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_1;
            redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_q <= $signed(redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem(DUALMEM,3574)@110 + 2
    assign floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa = redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001bda_2_4497_31_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r = $signed(floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir[31:0]);

    // redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6(DELAY,3954)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_0 <= $unsigned(redist141_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_2_q);
            redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_1 <= redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_0;
            redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_2 <= redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_1;
            redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_q <= $signed(redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_delay_2);
        end
    end

    // kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1785)@112
    assign kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = redist142_maxExpCond_uid1772_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            1'b0 : kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = floatTable_kPPreZLow_uid1777_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
            1'b1 : kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 32'b0;
        endcase
    end

    // ySign_uid1793_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1792)@112
    assign ySign_uid1793_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[31:31];

    // invYSign_uid1796_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1795)@112
    assign invYSign_uid1796_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (ySign_uid1793_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));

    // exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1794)@112
    assign exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[30:0];
    assign exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[30:23]);

    // fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1793)@112
    assign fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = kPZLow_uid1786_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[22:0];
    assign fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[22:0]);

    // minusY_uid1797_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1796)@112
    assign minusY_uid1797_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {invYSign_uid1796_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, exp_uid1795_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b, fraction_uid1794_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3577)@112 + 3
    assign yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0 = $unsigned(minusY_uid1797_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
    assign yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = redist30_yP0_uid1792_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    assign yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_adder_a(yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0),
        .fp32_adder_b(yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_result(yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1800)@115
    assign signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[31:31];

    // redist140_signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_12(DELAY,3952)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist140_signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_12 ( .xin(signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b), .xout(redist140_signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt(ADD,4072)
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_a = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_q};
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_o <= $unsigned(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_a) + $unsigned(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_b);
        end
    end
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_q = redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_o[4:0];

    // rightShiftStage1Idx1Rng4_uid3593_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3592)@115
    assign rightShiftStage1Idx1Rng4_uid3593_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:4]);

    // rightShiftStage1Idx1_uid3595_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3594)@115
    assign rightShiftStage1Idx1_uid3595_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3593_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0Idx3Rng3_uid3588_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3587)@115
    assign rightShiftStage0Idx3Rng3_uid3588_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:3]);

    // rightShiftStage0Idx3_uid3590_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3589)@115
    assign rightShiftStage0Idx3_uid3590_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3588_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0Idx2Rng2_uid3585_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3584)@115
    assign rightShiftStage0Idx2Rng2_uid3585_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:2]);

    // rightShiftStage0Idx2_uid3587_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3586)@115
    assign rightShiftStage0Idx2_uid3587_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3585_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0Idx1Rng1_uid3582_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,3581)@115
    assign rightShiftStage0Idx1Rng1_uid3582_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:1]);

    // rightShiftStage0Idx1_uid3584_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,3583)@115
    assign rightShiftStage0Idx1_uid3584_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {GND_q, rightShiftStage0Idx1Rng1_uid3582_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // fracYP_uid1799_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1798)@115
    assign fracYP_uid1799_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[22:0]);

    // fracYPTop_uid1803_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1802)@115
    assign fracYPTop_uid1803_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fracYP_uid1799_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[22:16]);

    // fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1804)@115
    assign fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {VCC_q, fracYPTop_uid1803_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,3591)@115
    assign rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            2'b00 : rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = fxpAPreAlign_uid1805_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b01 : rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx1_uid3584_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b10 : rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx2_uid3587_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            2'b11 : rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = rightShiftStage0Idx3_uid3590_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
            default : rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 8'b0;
        endcase
    end

    // expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1799)@115
    assign expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[30:23]);

    // shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(SUB,1805)@115
    assign shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $unsigned({1'b0, expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b});
    assign shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o = $unsigned($signed(shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a) - $signed(shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));
    assign shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o[8:0]);

    // shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1806)@115
    assign shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = shiftValFxpA_uid1806_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[3:0];
    assign shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[3:0]);

    // rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged(BITSELECT,3778)@115
    assign rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b = $signed(shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c = $signed(shiftValFxpAR_uid1807_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[3:2]);

    // rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,3598)@115 + 1
    assign rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = rightShiftStageSel0Dto0_uid3591_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
                2'b00 : rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= rightShiftStage0_uid3592_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
                2'b01 : rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= rightShiftStage1Idx1_uid3595_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
                2'b10 : rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 8'b0;
            endcase
        end
    end

    // redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr(COUNTER,4070)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_i <= $unsigned(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_q = $signed(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_i[3:0]);

    // redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem(DUALMEM,4069)
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ia = $unsigned(rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_aa = redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_wraddr_q;
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ab = redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_aa),
        .data_a(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_ab),
        .q_b(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_q = $signed(redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_iq[7:0]);

    // addrEATable_uid1809_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1808)@127
    assign addrEATable_uid1809_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {redist140_signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_12_q, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_mem_q};

    // floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem(DUALMEM,3600)@127 + 2
    assign floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa = addrEATable_uid1809_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002bda_2_4497_31_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_aa),
        .q_a(floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r = $signed(floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_ir[31:0]);

    // expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged(BITSELECT,3777)@115
    assign expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b = $signed(expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[2:0]);
    assign expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c = $signed(expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[7:3]);

    // udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742(COMPARE,3741)@115
    assign udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_a = $unsigned({3'b000, expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_c});
    assign udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_o = $unsigned($signed(udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_a) - $signed(udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_b));
    assign udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c[0] = udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_o[7];

    // redist8_udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c_14(DELAY,3820)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist8_udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c_14 ( .xin(udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c), .xout(redist8_udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1817)@129 + 1
    assign eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = redist8_udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
                1'b0 : eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= floatTable_eA_uid1810_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_lutmem_r;
                1'b1 : eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 32'b0;
            endcase
        end
    end

    // redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt(ADD,4068)
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_a = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_q};
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_o <= $unsigned(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_a) + $unsigned(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_b);
        end
    end
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_q = redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_o[2:0];

    // redist29_yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1(DELAY,3841)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q <= yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
        end
    end

    // newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1822)@115
    assign newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = udfA_uid1815_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3603_new_compare_trz_3742_c;
    always_comb 
    begin
        unique case (newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            1'b0 : newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = expYP_uid1800_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
            1'b1 : newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 8'b0;
        endcase
    end

    // maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOOKUP,1818)@115
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1802_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_bit_select_merged_b)
            3'b000 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1000000;
            3'b001 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1100000;
            3'b010 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1110000;
            3'b011 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1111000;
            3'b100 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1111100;
            3'b101 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1111110;
            3'b110 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b1111111;
            3'b111 : maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1820_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1819)@115
    assign fracYPTopPostMask_uid1820_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(fracYPTop_uid1803_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b & maskAFP_uid1819_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // fracAFull_uid1822_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1821)@115
    assign fracAFull_uid1822_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {fracYPTopPostMask_uid1820_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1823)@115
    assign a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {signYP_uid1801_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b, newExpA_uid1823_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, fracAFull_uid1822_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q};

    // ySign_uid1825_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1824)@115
    assign ySign_uid1825_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[31:31];

    // invYSign_uid1828_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1827)@115
    assign invYSign_uid1828_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (ySign_uid1825_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));

    // exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1826)@115
    assign exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[30:0];
    assign exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[30:23]);

    // fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1825)@115
    assign fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = a_uid1824_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[22:0];
    assign fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[22:0]);

    // minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1828)@115
    assign minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {invYSign_uid1828_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, exp_uid1827_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b, fraction_uid1826_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // redist139_minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1(DELAY,3951)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q <= minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
        end
    end

    // b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3603)@116 + 3
    assign b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0 = $unsigned(redist139_minusY_uid1829_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q);
    assign b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = redist29_yP_uid1798_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    assign b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_adder_a(b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0),
        .fp32_adder_b(b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_result(b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist26_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1(DELAY,3838)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q <= b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
        end
    end

    // redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr(COUNTER,4066)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_i <= $unsigned(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_q = $signed(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_i[1:0]);

    // redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem(DUALMEM,4065)
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ia = $unsigned(redist26_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q);
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_aa = redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_wraddr_q;
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ab = redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_aa),
        .data_a(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_ab),
        .q_b(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_q = $signed(redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3605)@120 + 4
    assign oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0 = redist26_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    assign oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0),
        .fp32_mult_a(oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_mult_b(oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0),
        .fp32_result(oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist25_oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1(DELAY,3837)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q <= oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
        end
    end

    // eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3608)@125 + 4
    assign eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = redist25_oPBo2_uid1833_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    assign eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0 = redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_mem_q;
    assign eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_adder_a(eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ax0),
        .fp32_mult_a(eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_mult_b(eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0),
        .fp32_result(eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist24_eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1(DELAY,3836)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q <= eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0;
        end
    end

    // eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl(FPCOLUMN,3611)@130 + 3
    assign eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0 = redist24_eB_uid1834_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_1_q;
    assign eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0 = eAPostUdfA_uid1818_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    assign eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 = 1'b0;
    assign eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ena0 }),
        .clr({ eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0, eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_reset0 }),
        .fp32_mult_a(eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_ay0),
        .fp32_mult_b(eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_az0),
        .fp32_result(eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1861)@133
    assign signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[31:31];

    // redist137_signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1(DELAY,3949)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q <= signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
        end
    end

    // expEY_uid1836_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1835)@133
    assign expEY_uid1836_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[30:23]);

    // lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1836)@133
    assign lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = expEY_uid1836_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b[1:0];
    assign lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[1:0]);

    // expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1840)@133
    assign expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = lowerBitOfeY_uid1837_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
            2'b00 : expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = 8'b0;
        endcase
    end

    // redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt(ADD,4203)
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_a = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_q};
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_o <= $unsigned(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_a) + $unsigned(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_b);
        end
    end
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_q = redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_o[5:0];

    // redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr(COUNTER,4201)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_i <= $unsigned(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_q = $signed(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_i[4:0]);

    // redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem(DUALMEM,4200)
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ia = $unsigned(redist143_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_4_q);
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_aa = redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_wraddr_q;
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ab = redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_aa),
        .data_a(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_ab),
        .q_b(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_q = $signed(redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_iq[7:0]);

    // redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_outputreg0(DELAY,4199)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_outputreg0_q <= redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_mem_q;
        end
    end

    // updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(ADD,1841)@133
    assign updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a = $unsigned({{3{redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_outputreg0_q[7]}}, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_outputreg0_q});
    assign updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $unsigned({3'b000, expUpdateVal_uid1841_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q});
    assign updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o = $unsigned($signed(updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_a) + $signed(updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));
    assign updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_o[9:0]);

    // expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1842)@133
    assign expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in = updatedExponent_uid1842_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[7:0];
    assign expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_in[7:0]);

    // redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt(ADD,4198)
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_a = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_q};
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_o <= $unsigned(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_a) + $unsigned(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_b);
        end
    end
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_q = redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid1734_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1733)@104
    assign fracXIsZero_uid1734_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1735_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1734)@104
    assign fracXIsNotZero_uid1735_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (fracXIsZero_uid1734_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q));

    // expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1732)@104
    assign expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1736)@104 + 1
    assign excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi = expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & fracXIsNotZero_uid1735_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_delay ( .xin(excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi), .xout(excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expFracX_uid1741_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1740)@104
    assign expFracX_uid1741_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b, fracX_uid1718_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b};

    // expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_bit_select_top_X_trz_3735(BITSELECT,3734)@104
    assign expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_bit_select_top_X_trz_3735_b = $signed(expFracX_uid1741_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[30:3]);

    // expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736(COMPARE,3735)@104
    assign expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_a = {2'b00, expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_bit_select_top_X_trz_3735_b};
    assign expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_o = $unsigned(expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_a) - $unsigned(expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_b);
    assign expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_n[0] = ~ (expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_o[29]);

    // invSignX_uid1744_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1743)@104
    assign invSignX_uid1744_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b));

    // inputOverflow_uid1745_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1744)@104
    assign inputOverflow_uid1745_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(invSignX_uid1744_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & expMaxInput_uid1743_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3552_new_compare_trz_3736_n);

    // invExpXIsMax_uid1738_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1737)@104
    assign invExpXIsMax_uid1738_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q));

    // excZ_x_uid1732_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1731)@104
    assign excZ_x_uid1732_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = expX_uid1716_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid1739_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1738)@104
    assign InvExpXIsZero_uid1739_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(~ (excZ_x_uid1732_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q));

    // excR_x_uid1740_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1739)@104
    assign excR_x_uid1740_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(InvExpXIsZero_uid1739_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & invExpXIsMax_uid1738_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // regXAndExpOverflowAndPos_uid1847_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1846)@104
    assign regXAndExpOverflowAndPos_uid1847_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(excR_x_uid1740_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & inputOverflow_uid1745_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // excI_x_uid1736_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1735)@104
    assign excI_x_uid1736_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(expXIsMax_uid1733_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & fracXIsZero_uid1734_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // posInf_uid1849_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1848)@104
    assign posInf_uid1849_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(excI_x_uid1736_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & invSignX_uid1744_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1849)@104 + 1
    assign excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi = posInf_uid1849_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q | regXAndExpOverflowAndPos_uid1847_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_delay ( .xin(excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi), .xout(excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // negInf_uid1844_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1843)@104
    assign negInf_uid1844_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(excI_x_uid1736_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b);

    // expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_bit_select_top_X_trz_3738(BITSELECT,3737)@104
    assign expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_bit_select_top_X_trz_3738_b = $signed(expFracX_uid1741_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q[30:4]);

    // expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739(COMPARE,3738)@104
    assign expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_a = {2'b00, expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_bit_select_top_X_trz_3738_b};
    assign expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_o = $unsigned(expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_a) - $unsigned(expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_b);
    assign expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_n[0] = ~ (expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_o[28]);

    // inputUnderflow_uid1748_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1747)@104
    assign inputUnderflow_uid1748_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(signX_uid1717_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b & expMinInput_uid1747_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_new_compare_tro_3554_new_compare_trz_3739_n);

    // regXAndExpOverflowAndNeg_uid1845_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1844)@104
    assign regXAndExpOverflowAndNeg_uid1845_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = $signed(excR_x_uid1740_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q & inputUnderflow_uid1748_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);

    // excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOGICAL,1845)@104 + 1
    assign excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi = regXAndExpOverflowAndNeg_uid1845_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q | negInf_uid1844_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_delay ( .xin(excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_qi), .xout(excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1851_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1850)@105
    assign concExc_uid1851_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {excN_x_uid1737_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, excRInf_uid1850_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, excRZero_uid1846_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q};

    // excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(LOOKUP,1851)@105 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1851_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q)
                3'b000 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b01;
                3'b001 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b00;
                3'b010 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b10;
                3'b011 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b00;
                3'b100 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b11;
                3'b101 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b00;
                3'b110 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b00;
                3'b111 : excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr(COUNTER,4196)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_i <= $unsigned(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_q = $signed(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_i[4:0]);

    // redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem(DUALMEM,4195)
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ia = $unsigned(excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q);
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_aa = redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_wraddr_q;
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ab = redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_aa),
        .data_a(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_ab),
        .q_b(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_q = $signed(redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_iq[1:0]);

    // expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1860)@133 + 1
    assign expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
                2'b00 : expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= expR_uid1843_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
                2'b10 : expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid1855_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITSELECT,1854)@133
    assign fracEY_uid1855_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b = $signed(eY_uid1835_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0[22:0]);

    // fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(MUX,1856)@133 + 1
    assign fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s = redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_s)
                2'b00 : fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= fracEY_uid1855_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b;
                2'b10 : fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31(BITJOIN,1862)@134
    assign finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q = {redist137_signEY_uid1862_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_1_q, expRPostExc_uid1861_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q, fracRPostExc_uid1857_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q};

    // i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs(BITSHIFT,3100)@134
    assign i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_qint = finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
    assign i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_q = i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_qint[31:23];

    // i_shr_i76_const_lambda_2_4497_33_vt_select_8(BITSELECT,401)@134
    assign i_shr_i76_const_lambda_2_4497_33_vt_select_8_in = {23'b00000000000000000000000, i_shr_i76_const_lambda_2_4639_0gr_shift_x_fs_q};
    assign i_shr_i76_const_lambda_2_4497_33_vt_select_8_b = i_shr_i76_const_lambda_2_4497_33_vt_select_8_in[8:0];

    // i_shr_i76_const_lambda_2_4497_33_vt_join(BITJOIN,400)@134
    assign i_shr_i76_const_lambda_2_4497_33_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i76_const_lambda_2_4497_33_vt_select_8_b};

    // i_and_i77_const_lambda_2_4497_34_BitSelect_for_a(BITSELECT,3017)@134
    assign i_and_i77_const_lambda_2_4497_34_BitSelect_for_a_b = $signed(i_shr_i76_const_lambda_2_4497_33_vt_join_q[7:0]);

    // i_and_i77_const_lambda_2_4497_34_join(BITJOIN,3018)@134
    assign i_and_i77_const_lambda_2_4497_34_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i77_const_lambda_2_4497_34_BitSelect_for_a_b};

    // i_and_i77_const_lambda_2_4497_34_vt_select_7(BITSELECT,150)@134
    assign i_and_i77_const_lambda_2_4497_34_vt_select_7_b = i_and_i77_const_lambda_2_4497_34_join_q[7:0];

    // i_and_i77_const_lambda_2_4497_34_vt_join(BITJOIN,149)@134
    assign i_and_i77_const_lambda_2_4497_34_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i77_const_lambda_2_4497_34_vt_select_7_b};

    // i_cmp9_i81_const_lambda_2_4497_41(LOGICAL,209)@134
    assign i_cmp9_i81_const_lambda_2_4497_41_q = $unsigned(i_and_i77_const_lambda_2_4497_34_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_43(MUX,442)@134
    assign i_unnamed_const_lambda_2_4497_43_s = i_cmp9_i81_const_lambda_2_4497_41_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_43_s)
            1'b0 : i_unnamed_const_lambda_2_4497_43_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_43_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_43_q = 32'b0;
        endcase
    end

    // i_add_i82_const_lambda_2_4497_44(ADD,50)@134
    assign i_add_i82_const_lambda_2_4497_44_a = {1'b0, i_unnamed_const_lambda_2_4497_43_q};
    assign i_add_i82_const_lambda_2_4497_44_b = {1'b0, i_and_i77_const_lambda_2_4497_34_vt_join_q};
    assign i_add_i82_const_lambda_2_4497_44_o = $unsigned(i_add_i82_const_lambda_2_4497_44_a) + $unsigned(i_add_i82_const_lambda_2_4497_44_b);
    assign i_add_i82_const_lambda_2_4497_44_q = i_add_i82_const_lambda_2_4497_44_o[32:0];

    // bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x(BITSELECT,495)@134
    assign bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b = i_add_i82_const_lambda_2_4497_44_q[31:0];

    // redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1(DELAY,4037)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q <= bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b;
        end
    end

    // redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1(DELAY,3948)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q <= finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_dsdk_ip_adapt_bitjoin_4669_1_x(BITJOIN,644)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_dsdk_ip_adapt_bitjoin_4669_1_x_q = {c_i8_2_4497_52_q, redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q, redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x(CHOOSEBITS,643)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_dsdk_ip_adapt_bitjoin_4669_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_a[0:0]};

    // i_cmp19_i_const_lambda_2_4497_45(COMPARE,198)@135
    assign i_cmp19_i_const_lambda_2_4497_45_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i_const_lambda_2_4497_45_b = $unsigned({{2{redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q[31]}}, redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q});
    assign i_cmp19_i_const_lambda_2_4497_45_o = $unsigned($signed(i_cmp19_i_const_lambda_2_4497_45_a) - $signed(i_cmp19_i_const_lambda_2_4497_45_b));
    assign i_cmp19_i_const_lambda_2_4497_45_c[0] = i_cmp19_i_const_lambda_2_4497_45_o[33];

    // i_cmp_i79_const_lambda_2_4497_36(LOGICAL,223)@134 + 1
    assign i_cmp_i79_const_lambda_2_4497_36_qi = $unsigned(i_and_i77_const_lambda_2_4497_34_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i79_const_lambda_2_4497_36_delay ( .xin(i_cmp_i79_const_lambda_2_4497_36_qi), .xout(i_cmp_i79_const_lambda_2_4497_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i_const_lambda_2_4497_47(LOGICAL,336)@135
    assign i_or25_i_const_lambda_2_4497_47_q = i_cmp_i79_const_lambda_2_4497_36_q | i_cmp19_i_const_lambda_2_4497_45_c;

    // i_cmp24_i_const_lambda_2_4497_48(COMPARE,204)@135
    assign i_cmp24_i_const_lambda_2_4497_48_a = $unsigned({{2{redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q[31]}}, redist225_bgTrunc_i_add_i82_const_lambda_2_4497_44_sel_x_b_1_q});
    assign i_cmp24_i_const_lambda_2_4497_48_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i_const_lambda_2_4497_48_o = $unsigned($signed(i_cmp24_i_const_lambda_2_4497_48_a) - $signed(i_cmp24_i_const_lambda_2_4497_48_b));
    assign i_cmp24_i_const_lambda_2_4497_48_c[0] = i_cmp24_i_const_lambda_2_4497_48_o[33];

    // redist242_i_cmp9_i81_const_lambda_2_4497_41_q_1(DELAY,4054)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_i_cmp9_i81_const_lambda_2_4497_41_q_1_q <= i_cmp9_i81_const_lambda_2_4497_41_q;
        end
    end

    // i_or2826_i_const_lambda_2_4497_50(LOGICAL,342)@135
    assign i_or2826_i_const_lambda_2_4497_50_q = redist242_i_cmp9_i81_const_lambda_2_4497_41_q_1_q | i_cmp24_i_const_lambda_2_4497_48_c;

    // i_or3827_i_const_lambda_2_4497_54(LOGICAL,348)@135
    assign i_or3827_i_const_lambda_2_4497_54_q = i_or2826_i_const_lambda_2_4497_50_q | i_or25_i_const_lambda_2_4497_47_q;

    // i_cond_i83_const_lambda_2_4497_55(MUX,307)@135
    assign i_cond_i83_const_lambda_2_4497_55_s = i_or3827_i_const_lambda_2_4497_54_q;
    always_comb 
    begin
        unique case (i_cond_i83_const_lambda_2_4497_55_s)
            1'b0 : i_cond_i83_const_lambda_2_4497_55_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i83_const_lambda_2_4497_55_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i83_const_lambda_2_4497_55_q = 32'b0;
        endcase
    end

    // i_cond_i83_const_lambda_2_4497_55_vt_select_30(BITSELECT,310)@135
    assign i_cond_i83_const_lambda_2_4497_55_vt_select_30_b = i_cond_i83_const_lambda_2_4497_55_q[30:0];

    // i_cond_i83_const_lambda_2_4497_55_vt_join(BITJOIN,309)@135
    assign i_cond_i83_const_lambda_2_4497_55_vt_join_q = {VCC_q, i_cond_i83_const_lambda_2_4497_55_vt_select_30_b};

    // i_and49_i_const_lambda_2_4497_58(LOGICAL,84)@135
    assign i_and49_i_const_lambda_2_4497_58_q = i_cond_i83_const_lambda_2_4497_55_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i_const_lambda_2_4669_0gr_NO_NAME_x_q;

    // i_cond46_i_const_lambda_2_4497_56(MUX,252)@135
    assign i_cond46_i_const_lambda_2_4497_56_s = i_or25_i_const_lambda_2_4497_47_q;
    always_comb 
    begin
        unique case (i_cond46_i_const_lambda_2_4497_56_s)
            1'b0 : i_cond46_i_const_lambda_2_4497_56_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i_const_lambda_2_4497_56_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i_const_lambda_2_4497_56_q = 32'b0;
        endcase
    end

    // i_cond46_i_const_lambda_2_4497_56_vt_select_30(BITSELECT,256)@135
    assign i_cond46_i_const_lambda_2_4497_56_vt_select_30_b = i_cond46_i_const_lambda_2_4497_56_q[30:23];

    // i_cond46_i_const_lambda_2_4497_56_vt_join(BITJOIN,255)@135
    assign i_cond46_i_const_lambda_2_4497_56_vt_join_q = {GND_q, i_cond46_i_const_lambda_2_4497_56_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i_const_lambda_2_4497_59_BitSelect_for_a(BITSELECT,3058)@135
    assign i_or50_i_const_lambda_2_4497_59_BitSelect_for_a_b = $signed(i_cond46_i_const_lambda_2_4497_56_vt_join_q[30:23]);

    // i_and1_i78_const_lambda_2_4497_35_BitSelect_for_a(BITSELECT,2985)@135
    assign i_and1_i78_const_lambda_2_4497_35_BitSelect_for_a_b = $signed(redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q[22:0]);

    // i_and1_i78_const_lambda_2_4497_35_join(BITJOIN,2986)@135
    assign i_and1_i78_const_lambda_2_4497_35_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i78_const_lambda_2_4497_35_BitSelect_for_a_b};

    // i_and1_i78_const_lambda_2_4497_35_vt_select_22(BITSELECT,74)@135
    assign i_and1_i78_const_lambda_2_4497_35_vt_select_22_b = i_and1_i78_const_lambda_2_4497_35_join_q[22:0];

    // i_and1_i78_const_lambda_2_4497_35_vt_join(BITJOIN,73)@135
    assign i_and1_i78_const_lambda_2_4497_35_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i78_const_lambda_2_4497_35_vt_select_22_b};

    // i_tobool_i80_const_lambda_2_4497_38(LOGICAL,427)@135
    assign i_tobool_i80_const_lambda_2_4497_38_q = $unsigned(i_and1_i78_const_lambda_2_4497_35_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i_const_lambda_2_4497_40(LOGICAL,410)@135
    assign i_spec_select_i_const_lambda_2_4497_40_q = i_cmp_i79_const_lambda_2_4497_36_q & i_tobool_i80_const_lambda_2_4497_38_q;

    // i_cond48_i_const_lambda_2_4497_57(MUX,282)@135
    assign i_cond48_i_const_lambda_2_4497_57_s = i_spec_select_i_const_lambda_2_4497_40_q;
    always_comb 
    begin
        unique case (i_cond48_i_const_lambda_2_4497_57_s)
            1'b0 : i_cond48_i_const_lambda_2_4497_57_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i_const_lambda_2_4497_57_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i_const_lambda_2_4497_57_q = 32'b0;
        endcase
    end

    // i_cond48_i_const_lambda_2_4497_57_vt_select_22(BITSELECT,286)@135
    assign i_cond48_i_const_lambda_2_4497_57_vt_select_22_b = i_cond48_i_const_lambda_2_4497_57_q[22:22];

    // i_cond48_i_const_lambda_2_4497_57_vt_join(BITJOIN,285)@135
    assign i_cond48_i_const_lambda_2_4497_57_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i_const_lambda_2_4497_57_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i_const_lambda_2_4497_59_BitSelect_for_b(BITSELECT,3059)@135
    assign i_or50_i_const_lambda_2_4497_59_BitSelect_for_b_b = $signed(i_cond48_i_const_lambda_2_4497_57_vt_join_q[22:22]);

    // i_or50_i_const_lambda_2_4497_59_join(BITJOIN,3060)@135
    assign i_or50_i_const_lambda_2_4497_59_join_q = {GND_q, i_or50_i_const_lambda_2_4497_59_BitSelect_for_a_b, i_or50_i_const_lambda_2_4497_59_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i_const_lambda_2_4497_59_vt_select_30(BITSELECT,378)@135
    assign i_or50_i_const_lambda_2_4497_59_vt_select_30_b = i_or50_i_const_lambda_2_4497_59_join_q[30:22];

    // i_or50_i_const_lambda_2_4497_59_vt_join(BITJOIN,377)@135
    assign i_or50_i_const_lambda_2_4497_59_vt_join_q = {GND_q, i_or50_i_const_lambda_2_4497_59_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i_const_lambda_2_4497_60(LOGICAL,384)@135 + 1
    assign i_or51_i_const_lambda_2_4497_60_qi = i_or50_i_const_lambda_2_4497_59_vt_join_q | i_and49_i_const_lambda_2_4497_58_q;
    dspba_delay_ver #( .width(32), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or51_i_const_lambda_2_4497_60_delay ( .xin(i_or51_i_const_lambda_2_4497_60_qi), .xout(i_or51_i_const_lambda_2_4497_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sx_uid2154_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(BITSELECT,2153)@104
    assign sx_uid2154_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b = redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q[31:31];

    // invSX_uid2160_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(LOGICAL,2159)@104
    assign invSX_uid2160_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q = $signed(~ (sx_uid2154_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b));

    // expX_uid2156_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(BITSELECT,2155)@104
    assign expX_uid2156_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b = $signed(redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q[30:23]);

    // fracX_uid2155_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(BITSELECT,2154)@104
    assign fracX_uid2155_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b = $signed(redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q[22:0]);

    // expFracX_uid2157_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(BITJOIN,2156)@104
    assign expFracX_uid2157_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q = {expX_uid2156_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b, fracX_uid2155_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_b};

    // negResult_uid2161_i_sub2_i_i_i_i_i_const_lambda_2_4497_18(BITJOIN,2160)@104
    assign negResult_uid2161_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q = {invSX_uid2160_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q, expFracX_uid2157_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q};

    // i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_BitSelect_for_a(BITSELECT,2999)@104
    assign i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_BitSelect_for_a_b = $signed(negResult_uid2161_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q[30:23]);

    // i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_join(BITJOIN,3000)@104
    assign i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_join_q = {GND_q, i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_select_30(BITSELECT,110)@104
    assign i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_select_30_b = i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_join_q[30:23];

    // i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_join(BITJOIN,109)@104
    assign i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_join_q = {GND_q, i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i_i_i_i_i_i_const_lambda_2_4497_21(LOGICAL,226)@104
    assign i_cmp_i_i_i_i_i_i_const_lambda_2_4497_21_q = $unsigned(i_and_i29_i_i_i_i_i_const_lambda_2_4497_20_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23(MUX,416)@104
    assign i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_s = i_cmp_i_i_i_i_i_i_const_lambda_2_4497_21_q;
    always_comb 
    begin
        unique case (i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_s)
            1'b0 : i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q = negResult_uid2161_i_sub2_i_i_i_i_i_const_lambda_2_4497_18_q;
            1'b1 : i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q = c_i32_0_4497_288_q;
            default : i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q = 32'b0;
        endcase
    end

    // redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1(DELAY,4042)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1_q <= i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q;
        end
    end

    // redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4(DELAY,4043)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_0 <= $unsigned(redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1_q);
            redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_1 <= redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_0;
            redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_q <= $signed(redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_delay_1);
        end
    end

    // signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1418)@105
    assign signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1_q[31:31];

    // redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1(DELAY,3977)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q <= signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
        end
    end

    // Rnd2C_uid1466_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1465)@106
    assign Rnd2C_uid1466_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {VCC_q, redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q};

    // rightShiftStage0Idx3Rng3_uid3435_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3434)@105
    assign rightShiftStage0Idx3Rng3_uid3435_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:3]);

    // rightShiftStage0Idx3_uid3437_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3436)@105
    assign rightShiftStage0Idx3_uid3437_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3435_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0Idx2Rng2_uid3432_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3431)@105
    assign rightShiftStage0Idx2Rng2_uid3432_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:2]);

    // rightShiftStage0Idx2_uid3434_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3433)@105
    assign rightShiftStage0Idx2_uid3434_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3432_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0Idx1Rng1_uid3429_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3428)@105
    assign rightShiftStage0Idx1Rng1_uid3429_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:1]);

    // rightShiftStage0Idx1_uid3431_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3430)@105
    assign rightShiftStage0Idx1_uid3431_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {GND_q, rightShiftStage0Idx1Rng1_uid3429_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1419)@105
    assign fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(redist230_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_1_q[22:0]);

    // xFxpLow_uid1451_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1450)@105
    assign xFxpLow_uid1451_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[22:16]);

    // oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1452)@105
    assign oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {VCC_q, xFxpLow_uid1451_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,3438)@105
    assign rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            2'b00 : rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = oXLow_uid1453_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b01 : rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx1_uid3431_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b10 : rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx2_uid3434_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b11 : rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx3_uid3437_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            default : rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3444_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25invSel(LOGICAL,3806)@105
    assign rightShiftStage1_uid3444_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25invSel_q = ~ (rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3440_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3439)@105
    assign rightShiftStage1Idx1Rng4_uid3440_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:4]);

    // rightShiftStage1Idx1_uid3442_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3441)@105
    assign rightShiftStage1Idx1_uid3442_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3440_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1417)@104
    assign expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q[30:23]);

    // shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(SUB,1454)@104
    assign shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $unsigned({1'b0, expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b});
    assign shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o = $unsigned($signed(shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a) - $signed(shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));
    assign shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o[8:0]);

    // shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged(BITSELECT,3767)@104
    assign shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_in = shiftVal_uid1455_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:0];
    assign shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b = $signed(shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c = $signed(shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_in[7:3]);

    // redist4_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b_1(DELAY,3816)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b_1_q <= shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
        end
    end

    // rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged(BITSELECT,3788)@105
    assign rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b = $signed(redist4_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b_1_q[1:0]);
    assign rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c = $signed(redist4_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b_1_q[2:2]);

    // redist5_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c_1(DELAY,3817)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c_1_q <= shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
        end
    end

    // shiftUdf_uid1458_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1457)@105
    assign shiftUdf_uid1458_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = redist5_shiftValPos_uid1456_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c_1_q != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes7(SELECTOR,3807)@105
    always_comb 
    begin
        mergedMUXes7_q = 8'b0;
        if (rightShiftStage1_uid3444_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25invSel_q == 1'b1)
        begin
            mergedMUXes7_q = $signed(rightShiftStage0_uid3439_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
        end
        if (rightShiftStageSel0Dto0_uid3438_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c == 1'b1)
        begin
            mergedMUXes7_q = $signed(rightShiftStage1Idx1_uid3442_fxpXRed_uid1459_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
        end
        if (shiftUdf_uid1458_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q == 1'b1)
        begin
            mergedMUXes7_q = $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
        end
    end

    // xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged(BITSELECT,3768)@105
    assign xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b = $signed(mergedMUXes7_q[4:0]);
    assign xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c = $signed(mergedMUXes7_q[7:5]);

    // p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOOKUP,2703)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b)
            5'b00000 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000000000;
            5'b00001 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000001011;
            5'b00010 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000010111;
            5'b00011 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000100010;
            5'b00100 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000101110;
            5'b00101 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b000111001;
            5'b00110 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001000101;
            5'b00111 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001010000;
            5'b01000 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001011100;
            5'b01001 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001100111;
            5'b01010 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001110011;
            5'b01011 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b001111110;
            5'b01100 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b010001010;
            5'b01101 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b010010110;
            5'b01110 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b010100001;
            5'b01111 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b010101101;
            5'b10000 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b010111000;
            5'b10001 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011000100;
            5'b10010 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011001111;
            5'b10011 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011011011;
            5'b10100 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011100110;
            5'b10101 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011110010;
            5'b10110 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b011111101;
            5'b10111 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b100001001;
            5'b11000 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b100010100;
            5'b11001 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b100100000;
            5'b11010 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b100101100;
            5'b11011 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b100110111;
            5'b11100 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b101000011;
            5'b11101 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b101001110;
            5'b11110 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b101011010;
            5'b11111 : p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOOKUP,2702)@105
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2701_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c)
            3'b000 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0000000000010;
            3'b001 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0000101110011;
            3'b010 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0001011100100;
            3'b011 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0010001010101;
            3'b100 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0010111000111;
            3'b101 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0011100111000;
            3'b110 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0100010101001;
            3'b111 : p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(ADD,2704)@105
    assign lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a = {1'b0, p1_uid2703_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q};
    assign lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = {5'b00000, p0_uid2704_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q};
    assign lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o = $unsigned(lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a) + $unsigned(lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b);
    assign lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o[13:0]);

    // sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,2705)@105
    assign sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = lev1_a0_uid2705_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[11:0];
    assign sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[11:2]);

    // redist87_sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1(DELAY,3899)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q <= sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
        end
    end

    // zEp_uid1463_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1462)@106
    assign zEp_uid1463_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {GND_q, redist87_sOuputFormat_uid2706_eP_uid1462_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q};

    // ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1463)@106
    assign ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $unsigned({{10{redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q[0]}}, redist165_signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q});
    assign ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(zEp_uid1463_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q ^ ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b);

    // eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(ADD,1468)@106
    assign eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a = $unsigned({{2{ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[10]}}, ePOC_uid1464_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q});
    assign eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $unsigned({11'b00000000000, Rnd2C_uid1466_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q});
    assign eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o = $unsigned($signed(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a) + $signed(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));
    assign eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o[11:0]);

    // expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1469)@106
    assign expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = $unsigned(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[9:0]);
    assign expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[9:2];

    // floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem(DUALMEM,3445)@106 + 2
    assign floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa = expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000bda_2_4497_25_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r = $signed(floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir[31:0]);

    // bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1470)@106
    assign bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = $unsigned(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[10:0]);
    assign bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[10:10];

    // invBit7_uid1472_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1471)@106
    assign invBit7_uid1472_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (bit7_uid1471_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));

    // bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1472)@106
    assign bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = $unsigned(eP2CWRnd_uid1469_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[9:0]);
    assign bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[9:9];

    // maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1473)@106 + 1
    assign maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_qi = bit8_uid1473_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b & invBit7_uid1472_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_delay ( .xin(maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_qi), .xout(maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist161_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_2(DELAY,3973)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_2_q <= maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
        end
    end

    // kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1484)@108
    assign kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = redist161_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            1'b0 : kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = floatTable_kPPreZHigh_uid1475_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
            1'b1 : kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 32'b0;
        endcase
    end

    // ySign_uid1489_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1488)@108
    assign ySign_uid1489_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[31:31];

    // invYSign_uid1492_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1491)@108
    assign invYSign_uid1492_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (ySign_uid1489_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));

    // exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1490)@108
    assign exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[30:0];
    assign exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[30:23]);

    // fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1489)@108
    assign fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = kPZHigh_uid1485_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[22:0];
    assign fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[22:0]);

    // minusY_uid1493_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1492)@108
    assign minusY_uid1493_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {invYSign_uid1492_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, exp_uid1491_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b, fraction_uid1490_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3447)@108 + 3
    assign yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0 = $unsigned(minusY_uid1493_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
    assign yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = redist231_i_spec_store_select_i_i_i_i_i_i_const_lambda_2_4497_23_q_4_q;
    assign yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_adder_a(yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0),
        .fp32_adder_b(yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_result(yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist44_yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1(DELAY,3856)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q <= yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
        end
    end

    // redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4(DELAY,3975)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_0 <= $unsigned(expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b);
            redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_1 <= redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_0;
            redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_2 <= redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_1;
            redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_q <= $signed(redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem(DUALMEM,3446)@110 + 2
    assign floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa = redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001bda_2_4497_25_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r = $signed(floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir[31:0]);

    // redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6(DELAY,3974)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_0 <= $unsigned(redist161_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_2_q);
            redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_1 <= redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_0;
            redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_2 <= redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_1;
            redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_q <= $signed(redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_delay_2);
        end
    end

    // kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1487)@112
    assign kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = redist162_maxExpCond_uid1474_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            1'b0 : kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = floatTable_kPPreZLow_uid1479_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
            1'b1 : kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 32'b0;
        endcase
    end

    // ySign_uid1495_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1494)@112
    assign ySign_uid1495_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[31:31];

    // invYSign_uid1498_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1497)@112
    assign invYSign_uid1498_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (ySign_uid1495_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));

    // exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1496)@112
    assign exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[30:0];
    assign exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[30:23]);

    // fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1495)@112
    assign fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = kPZLow_uid1488_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[22:0];
    assign fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[22:0]);

    // minusY_uid1499_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1498)@112
    assign minusY_uid1499_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {invYSign_uid1498_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, exp_uid1497_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b, fraction_uid1496_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3449)@112 + 3
    assign yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0 = $unsigned(minusY_uid1499_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
    assign yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = redist44_yP0_uid1494_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    assign yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_adder_a(yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0),
        .fp32_adder_b(yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_result(yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1502)@115
    assign signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[31:31];

    // redist160_signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_12(DELAY,3972)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist160_signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_12 ( .xin(signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b), .xout(redist160_signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt(ADD,4088)
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_a = {1'b0, redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_q};
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_o <= $unsigned(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_a) + $unsigned(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_b);
        end
    end
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_q = redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_o[4:0];

    // rightShiftStage1Idx1Rng4_uid3465_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3464)@115
    assign rightShiftStage1Idx1Rng4_uid3465_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:4]);

    // rightShiftStage1Idx1_uid3467_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3466)@115
    assign rightShiftStage1Idx1_uid3467_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3465_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0Idx3Rng3_uid3460_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3459)@115
    assign rightShiftStage0Idx3Rng3_uid3460_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:3]);

    // rightShiftStage0Idx3_uid3462_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3461)@115
    assign rightShiftStage0Idx3_uid3462_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3460_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0Idx2Rng2_uid3457_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3456)@115
    assign rightShiftStage0Idx2Rng2_uid3457_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:2]);

    // rightShiftStage0Idx2_uid3459_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3458)@115
    assign rightShiftStage0Idx2_uid3459_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3457_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0Idx1Rng1_uid3454_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,3453)@115
    assign rightShiftStage0Idx1Rng1_uid3454_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:1]);

    // rightShiftStage0Idx1_uid3456_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,3455)@115
    assign rightShiftStage0Idx1_uid3456_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {GND_q, rightShiftStage0Idx1Rng1_uid3454_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // fracYP_uid1501_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1500)@115
    assign fracYP_uid1501_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[22:0]);

    // fracYPTop_uid1505_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1504)@115
    assign fracYPTop_uid1505_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fracYP_uid1501_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[22:16]);

    // fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1506)@115
    assign fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {VCC_q, fracYPTop_uid1505_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,3463)@115
    assign rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            2'b00 : rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = fxpAPreAlign_uid1507_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b01 : rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx1_uid3456_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b10 : rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx2_uid3459_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            2'b11 : rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = rightShiftStage0Idx3_uid3462_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
            default : rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 8'b0;
        endcase
    end

    // expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1501)@115
    assign expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[30:23]);

    // shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(SUB,1507)@115
    assign shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $unsigned({1'b0, expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b});
    assign shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o = $unsigned($signed(shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a) - $signed(shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));
    assign shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o[8:0]);

    // shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1508)@115
    assign shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = shiftValFxpA_uid1508_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[3:0];
    assign shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[3:0]);

    // rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged(BITSELECT,3770)@115
    assign rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b = $signed(shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c = $signed(shiftValFxpAR_uid1509_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[3:2]);

    // rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,3470)@115 + 1
    assign rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = rightShiftStageSel0Dto0_uid3463_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
                2'b00 : rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= rightShiftStage0_uid3464_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
                2'b01 : rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= rightShiftStage1Idx1_uid3467_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
                2'b10 : rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 8'b0;
            endcase
        end
    end

    // redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr(COUNTER,4086)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_i <= $unsigned(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_q = $signed(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_i[3:0]);

    // redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem(DUALMEM,4085)
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ia = $unsigned(rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_aa = redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_wraddr_q;
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ab = redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(8),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_aa),
        .data_a(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_ab),
        .q_b(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_q = $signed(redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_iq[7:0]);

    // addrEATable_uid1511_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1510)@127
    assign addrEATable_uid1511_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {redist160_signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_12_q, redist42_rightShiftStage1_uid3471_fxpA_uid1510_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_12_mem_q};

    // floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem(DUALMEM,3472)@127 + 2
    assign floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa = addrEATable_uid1511_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002bda_2_4497_25_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_aa),
        .q_a(floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r = $signed(floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_ir[31:0]);

    // expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged(BITSELECT,3769)@115
    assign expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b = $signed(expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[2:0]);
    assign expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c = $signed(expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[7:3]);

    // udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724(COMPARE,3723)@115
    assign udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_a = $unsigned({3'b000, expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_c});
    assign udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_o = $unsigned($signed(udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_a) - $signed(udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_b));
    assign udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c[0] = udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_o[7];

    // redist10_udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c_14(DELAY,3822)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist10_udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c_14 ( .xin(udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c), .xout(redist10_udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1519)@129 + 1
    assign eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = redist10_udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
                1'b0 : eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= floatTable_eA_uid1512_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_lutmem_r;
                1'b1 : eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 32'b0;
            endcase
        end
    end

    // redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt(ADD,4084)
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_a = {1'b0, redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_q};
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_o <= $unsigned(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_a) + $unsigned(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_b);
        end
    end
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_q = redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_o[2:0];

    // redist43_yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1(DELAY,3855)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q <= yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
        end
    end

    // newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1524)@115
    assign newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = udfA_uid1517_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3475_new_compare_trz_3724_c;
    always_comb 
    begin
        unique case (newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            1'b0 : newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = expYP_uid1502_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
            1'b1 : newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 8'b0;
        endcase
    end

    // maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOOKUP,1520)@115
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1504_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_bit_select_merged_b)
            3'b000 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1000000;
            3'b001 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1100000;
            3'b010 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1110000;
            3'b011 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1111000;
            3'b100 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1111100;
            3'b101 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1111110;
            3'b110 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b1111111;
            3'b111 : maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1522_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1521)@115
    assign fracYPTopPostMask_uid1522_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(fracYPTop_uid1505_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b & maskAFP_uid1521_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // fracAFull_uid1524_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1523)@115
    assign fracAFull_uid1524_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {fracYPTopPostMask_uid1522_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1525)@115
    assign a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {signYP_uid1503_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b, newExpA_uid1525_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, fracAFull_uid1524_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q};

    // ySign_uid1527_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1526)@115
    assign ySign_uid1527_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[31:31];

    // invYSign_uid1530_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1529)@115
    assign invYSign_uid1530_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (ySign_uid1527_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));

    // exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1528)@115
    assign exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[30:0];
    assign exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[30:23]);

    // fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1527)@115
    assign fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = a_uid1526_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[22:0];
    assign fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[22:0]);

    // minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1530)@115
    assign minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {invYSign_uid1530_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, exp_uid1529_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b, fraction_uid1528_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // redist159_minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1(DELAY,3971)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q <= minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
        end
    end

    // b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3475)@116 + 3
    assign b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0 = $unsigned(redist159_minusY_uid1531_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q);
    assign b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = redist43_yP_uid1500_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    assign b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_adder_a(b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0),
        .fp32_adder_b(b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_result(b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist40_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1(DELAY,3852)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q <= b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
        end
    end

    // redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr(COUNTER,4082)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_i <= $unsigned(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_q = $signed(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_i[1:0]);

    // redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem(DUALMEM,4081)
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ia = $unsigned(redist40_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q);
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_aa = redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_wraddr_q;
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ab = redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_aa),
        .data_a(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_ab),
        .q_b(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_q = $signed(redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3477)@120 + 4
    assign oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0 = redist40_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    assign oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0),
        .fp32_mult_a(oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_mult_b(oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0),
        .fp32_result(oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist39_oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1(DELAY,3851)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q <= oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
        end
    end

    // eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3480)@125 + 4
    assign eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = redist39_oPBo2_uid1535_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    assign eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0 = redist41_b_uid1532_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_6_mem_q;
    assign eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_adder_a(eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ax0),
        .fp32_mult_a(eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_mult_b(eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0),
        .fp32_result(eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist38_eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1(DELAY,3850)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q <= eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0;
        end
    end

    // eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl(FPCOLUMN,3483)@130 + 3
    assign eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0 = redist38_eB_uid1536_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0_1_q;
    assign eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0 = eAPostUdfA_uid1520_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    assign eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 = 1'b0;
    assign eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ena0 }),
        .clr({ eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0, eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_reset0 }),
        .fp32_mult_a(eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_ay0),
        .fp32_mult_b(eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_az0),
        .fp32_result(eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1563)@133
    assign signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[31:31];

    // redist157_signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1(DELAY,3969)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q <= signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
        end
    end

    // expEY_uid1538_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1537)@133
    assign expEY_uid1538_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[30:23]);

    // lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1538)@133
    assign lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = expEY_uid1538_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b[1:0];
    assign lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[1:0]);

    // expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1542)@133
    assign expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = lowerBitOfeY_uid1539_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
            2'b00 : expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = 8'b0;
        endcase
    end

    // redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt(ADD,4221)
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_a = {1'b0, redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_q};
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_o <= $unsigned(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_a) + $unsigned(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_b);
        end
    end
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_q = redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_o[5:0];

    // redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr(COUNTER,4219)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_i <= $unsigned(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_q = $signed(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_i[4:0]);

    // redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem(DUALMEM,4218)
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ia = $unsigned(redist163_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_4_q);
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_aa = redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_wraddr_q;
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ab = redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_aa),
        .data_a(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_ab),
        .q_b(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_q = $signed(redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_iq[7:0]);

    // redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_outputreg0(DELAY,4217)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_outputreg0_q <= redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_mem_q;
        end
    end

    // updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(ADD,1543)@133
    assign updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a = $unsigned({{3{redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_outputreg0_q[7]}}, redist164_expTmp_uid1470_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_27_outputreg0_q});
    assign updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $unsigned({3'b000, expUpdateVal_uid1543_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q});
    assign updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o = $unsigned($signed(updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_a) + $signed(updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));
    assign updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_o[9:0]);

    // expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1544)@133
    assign expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in = updatedExponent_uid1544_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[7:0];
    assign expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_in[7:0]);

    // redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt(ADD,4216)
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_a = {1'b0, redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_q};
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_o <= $unsigned(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_a) + $unsigned(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_b);
        end
    end
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_q = redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid1436_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1435)@105
    assign fracXIsZero_uid1436_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1437_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1436)@105
    assign fracXIsNotZero_uid1437_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (fracXIsZero_uid1436_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q));

    // redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1(DELAY,3978)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q <= expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
        end
    end

    // expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1434)@105
    assign expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1439_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1438)@105
    assign excN_x_uid1439_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & fracXIsNotZero_uid1437_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // expFracX_uid1443_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1442)@105
    assign expFracX_uid1443_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q, fracX_uid1420_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b};

    // expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_bit_select_top_X_trz_3717(BITSELECT,3716)@105
    assign expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_bit_select_top_X_trz_3717_b = $signed(expFracX_uid1443_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[30:3]);

    // expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718(COMPARE,3717)@105
    assign expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_a = {2'b00, expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_bit_select_top_X_trz_3717_b};
    assign expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_o = $unsigned(expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_a) - $unsigned(expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_b);
    assign expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_n[0] = ~ (expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_o[29]);

    // invSignX_uid1446_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1445)@105
    assign invSignX_uid1446_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b));

    // inputOverflow_uid1447_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1446)@105
    assign inputOverflow_uid1447_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(invSignX_uid1446_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & expMaxInput_uid1445_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3424_new_compare_trz_3718_n);

    // invExpXIsMax_uid1440_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1439)@105
    assign invExpXIsMax_uid1440_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q));

    // excZ_x_uid1434_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1433)@105
    assign excZ_x_uid1434_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = redist166_expX_uid1418_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid1441_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1440)@105
    assign InvExpXIsZero_uid1441_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(~ (excZ_x_uid1434_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q));

    // excR_x_uid1442_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1441)@105
    assign excR_x_uid1442_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(InvExpXIsZero_uid1441_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & invExpXIsMax_uid1440_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // regXAndExpOverflowAndPos_uid1549_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1548)@105
    assign regXAndExpOverflowAndPos_uid1549_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(excR_x_uid1442_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & inputOverflow_uid1447_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // excI_x_uid1438_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1437)@105
    assign excI_x_uid1438_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(expXIsMax_uid1435_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & fracXIsZero_uid1436_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // posInf_uid1551_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1550)@105
    assign posInf_uid1551_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(excI_x_uid1438_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & invSignX_uid1446_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // excRInf_uid1552_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1551)@105
    assign excRInf_uid1552_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(posInf_uid1551_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q | regXAndExpOverflowAndPos_uid1549_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // negInf_uid1546_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1545)@105
    assign negInf_uid1546_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(excI_x_uid1438_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b);

    // expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_bit_select_top_X_trz_3720(BITSELECT,3719)@105
    assign expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_bit_select_top_X_trz_3720_b = $signed(expFracX_uid1443_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q[30:4]);

    // expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721(COMPARE,3720)@105
    assign expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_a = {2'b00, expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_bit_select_top_X_trz_3720_b};
    assign expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_o = $unsigned(expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_a) - $unsigned(expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_b);
    assign expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_n[0] = ~ (expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_o[28]);

    // inputUnderflow_uid1450_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1449)@105
    assign inputUnderflow_uid1450_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(signX_uid1419_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b & expMinInput_uid1449_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_new_compare_tro_3426_new_compare_trz_3721_n);

    // regXAndExpOverflowAndNeg_uid1547_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1546)@105
    assign regXAndExpOverflowAndNeg_uid1547_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(excR_x_uid1442_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q & inputUnderflow_uid1450_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // excRZero_uid1548_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOGICAL,1547)@105
    assign excRZero_uid1548_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = $signed(regXAndExpOverflowAndNeg_uid1547_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q | negInf_uid1546_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);

    // concExc_uid1553_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1552)@105
    assign concExc_uid1553_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {excN_x_uid1439_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, excRInf_uid1552_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, excRZero_uid1548_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q};

    // excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(LOOKUP,1553)@105 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1553_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q)
                3'b000 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b01;
                3'b001 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b00;
                3'b010 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b10;
                3'b011 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b00;
                3'b100 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b11;
                3'b101 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b00;
                3'b110 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b00;
                3'b111 : excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr(COUNTER,4214)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_i <= $unsigned(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_q = $signed(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_i[4:0]);

    // redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem(DUALMEM,4213)
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ia = $unsigned(excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q);
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_aa = redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_wraddr_q;
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ab = redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_aa),
        .data_a(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_ab),
        .q_b(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_q = $signed(redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_iq[1:0]);

    // expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1562)@133 + 1
    assign expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
                2'b00 : expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= expR_uid1545_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
                2'b10 : expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid1557_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITSELECT,1556)@133
    assign fracEY_uid1557_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b = $signed(eY_uid1537_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_impl_q0[22:0]);

    // fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(MUX,1558)@133 + 1
    assign fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s = redist158_excREnc_uid1554_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_s)
                2'b00 : fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= fracEY_uid1557_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b;
                2'b10 : fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25(BITJOIN,1564)@134
    assign finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q = {redist157_signEY_uid1564_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_b_1_q, expRPostExc_uid1563_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q, fracRPostExc_uid1559_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q};

    // i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs(BITSHIFT,3101)@134
    assign i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_qint = finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
    assign i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_q = i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_qint[31:23];

    // i_shr_i84_const_lambda_2_4497_63_vt_select_8(BITSELECT,404)@134
    assign i_shr_i84_const_lambda_2_4497_63_vt_select_8_in = {23'b00000000000000000000000, i_shr_i84_const_lambda_2_4685_0gr_shift_x_fs_q};
    assign i_shr_i84_const_lambda_2_4497_63_vt_select_8_b = i_shr_i84_const_lambda_2_4497_63_vt_select_8_in[8:0];

    // i_shr_i84_const_lambda_2_4497_63_vt_join(BITJOIN,403)@134
    assign i_shr_i84_const_lambda_2_4497_63_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i84_const_lambda_2_4497_63_vt_select_8_b};

    // i_and_i85_const_lambda_2_4497_64_BitSelect_for_a(BITSELECT,3019)@134
    assign i_and_i85_const_lambda_2_4497_64_BitSelect_for_a_b = $signed(i_shr_i84_const_lambda_2_4497_63_vt_join_q[7:0]);

    // i_and_i85_const_lambda_2_4497_64_join(BITJOIN,3020)@134
    assign i_and_i85_const_lambda_2_4497_64_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i85_const_lambda_2_4497_64_BitSelect_for_a_b};

    // i_and_i85_const_lambda_2_4497_64_vt_select_7(BITSELECT,154)@134
    assign i_and_i85_const_lambda_2_4497_64_vt_select_7_b = i_and_i85_const_lambda_2_4497_64_join_q[7:0];

    // i_and_i85_const_lambda_2_4497_64_vt_join(BITJOIN,153)@134
    assign i_and_i85_const_lambda_2_4497_64_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i85_const_lambda_2_4497_64_vt_select_7_b};

    // i_cmp9_i90_const_lambda_2_4497_71(LOGICAL,210)@134
    assign i_cmp9_i90_const_lambda_2_4497_71_q = $unsigned(i_and_i85_const_lambda_2_4497_64_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_73(MUX,445)@134
    assign i_unnamed_const_lambda_2_4497_73_s = i_cmp9_i90_const_lambda_2_4497_71_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_73_s)
            1'b0 : i_unnamed_const_lambda_2_4497_73_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_73_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_73_q = 32'b0;
        endcase
    end

    // i_add_i91_const_lambda_2_4497_74(ADD,51)@134
    assign i_add_i91_const_lambda_2_4497_74_a = {1'b0, i_unnamed_const_lambda_2_4497_73_q};
    assign i_add_i91_const_lambda_2_4497_74_b = {1'b0, i_and_i85_const_lambda_2_4497_64_vt_join_q};
    assign i_add_i91_const_lambda_2_4497_74_o = $unsigned(i_add_i91_const_lambda_2_4497_74_a) + $unsigned(i_add_i91_const_lambda_2_4497_74_b);
    assign i_add_i91_const_lambda_2_4497_74_q = i_add_i91_const_lambda_2_4497_74_o[32:0];

    // bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x(BITSELECT,496)@134
    assign bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b = i_add_i91_const_lambda_2_4497_74_q[31:0];

    // redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1(DELAY,4036)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q <= bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b;
        end
    end

    // redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1(DELAY,3968)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q <= finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_dsdk_ip_adapt_bitjoin_4714_1_x(BITJOIN,641)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_dsdk_ip_adapt_bitjoin_4714_1_x_q = {c_i8_2_4497_52_q, redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q, redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x(CHOOSEBITS,640)@135
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_dsdk_ip_adapt_bitjoin_4714_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_a[0:0]};

    // i_cmp19_i92_const_lambda_2_4497_75(COMPARE,197)@135
    assign i_cmp19_i92_const_lambda_2_4497_75_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i92_const_lambda_2_4497_75_b = $unsigned({{2{redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q[31]}}, redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q});
    assign i_cmp19_i92_const_lambda_2_4497_75_o = $unsigned($signed(i_cmp19_i92_const_lambda_2_4497_75_a) - $signed(i_cmp19_i92_const_lambda_2_4497_75_b));
    assign i_cmp19_i92_const_lambda_2_4497_75_c[0] = i_cmp19_i92_const_lambda_2_4497_75_o[33];

    // i_cmp_i87_const_lambda_2_4497_66(LOGICAL,224)@134 + 1
    assign i_cmp_i87_const_lambda_2_4497_66_qi = $unsigned(i_and_i85_const_lambda_2_4497_64_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i87_const_lambda_2_4497_66_delay ( .xin(i_cmp_i87_const_lambda_2_4497_66_qi), .xout(i_cmp_i87_const_lambda_2_4497_66_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i93_const_lambda_2_4497_77(LOGICAL,335)@135
    assign i_or25_i93_const_lambda_2_4497_77_q = i_cmp_i87_const_lambda_2_4497_66_q | i_cmp19_i92_const_lambda_2_4497_75_c;

    // i_cmp24_i94_const_lambda_2_4497_78(COMPARE,203)@135
    assign i_cmp24_i94_const_lambda_2_4497_78_a = $unsigned({{2{redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q[31]}}, redist224_bgTrunc_i_add_i91_const_lambda_2_4497_74_sel_x_b_1_q});
    assign i_cmp24_i94_const_lambda_2_4497_78_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i94_const_lambda_2_4497_78_o = $unsigned($signed(i_cmp24_i94_const_lambda_2_4497_78_a) - $signed(i_cmp24_i94_const_lambda_2_4497_78_b));
    assign i_cmp24_i94_const_lambda_2_4497_78_c[0] = i_cmp24_i94_const_lambda_2_4497_78_o[33];

    // redist241_i_cmp9_i90_const_lambda_2_4497_71_q_1(DELAY,4053)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_i_cmp9_i90_const_lambda_2_4497_71_q_1_q <= i_cmp9_i90_const_lambda_2_4497_71_q;
        end
    end

    // i_or2826_i95_const_lambda_2_4497_80(LOGICAL,341)@135
    assign i_or2826_i95_const_lambda_2_4497_80_q = redist241_i_cmp9_i90_const_lambda_2_4497_71_q_1_q | i_cmp24_i94_const_lambda_2_4497_78_c;

    // i_or3827_i100_const_lambda_2_4497_83(LOGICAL,343)@135
    assign i_or3827_i100_const_lambda_2_4497_83_q = i_or2826_i95_const_lambda_2_4497_80_q | i_or25_i93_const_lambda_2_4497_77_q;

    // i_cond_i101_const_lambda_2_4497_84(MUX,287)@135
    assign i_cond_i101_const_lambda_2_4497_84_s = i_or3827_i100_const_lambda_2_4497_83_q;
    always_comb 
    begin
        unique case (i_cond_i101_const_lambda_2_4497_84_s)
            1'b0 : i_cond_i101_const_lambda_2_4497_84_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i101_const_lambda_2_4497_84_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i101_const_lambda_2_4497_84_q = 32'b0;
        endcase
    end

    // i_cond_i101_const_lambda_2_4497_84_vt_select_30(BITSELECT,290)@135
    assign i_cond_i101_const_lambda_2_4497_84_vt_select_30_b = i_cond_i101_const_lambda_2_4497_84_q[30:0];

    // i_cond_i101_const_lambda_2_4497_84_vt_join(BITJOIN,289)@135
    assign i_cond_i101_const_lambda_2_4497_84_vt_join_q = {VCC_q, i_cond_i101_const_lambda_2_4497_84_vt_select_30_b};

    // i_and49_i104_const_lambda_2_4497_87(LOGICAL,79)@135
    assign i_and49_i104_const_lambda_2_4497_87_q = i_cond_i101_const_lambda_2_4497_84_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i99_const_lambda_2_4714_0gr_NO_NAME_x_q;

    // i_cond46_i102_const_lambda_2_4497_85(MUX,227)@135
    assign i_cond46_i102_const_lambda_2_4497_85_s = i_or25_i93_const_lambda_2_4497_77_q;
    always_comb 
    begin
        unique case (i_cond46_i102_const_lambda_2_4497_85_s)
            1'b0 : i_cond46_i102_const_lambda_2_4497_85_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i102_const_lambda_2_4497_85_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i102_const_lambda_2_4497_85_q = 32'b0;
        endcase
    end

    // i_cond46_i102_const_lambda_2_4497_85_vt_select_30(BITSELECT,231)@135
    assign i_cond46_i102_const_lambda_2_4497_85_vt_select_30_b = i_cond46_i102_const_lambda_2_4497_85_q[30:23];

    // i_cond46_i102_const_lambda_2_4497_85_vt_join(BITJOIN,230)@135
    assign i_cond46_i102_const_lambda_2_4497_85_vt_join_q = {GND_q, i_cond46_i102_const_lambda_2_4497_85_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i105_const_lambda_2_4497_88_BitSelect_for_a(BITSELECT,3043)@135
    assign i_or50_i105_const_lambda_2_4497_88_BitSelect_for_a_b = $signed(i_cond46_i102_const_lambda_2_4497_85_vt_join_q[30:23]);

    // i_and1_i86_const_lambda_2_4497_65_BitSelect_for_a(BITSELECT,2987)@135
    assign i_and1_i86_const_lambda_2_4497_65_BitSelect_for_a_b = $signed(redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q[22:0]);

    // i_and1_i86_const_lambda_2_4497_65_join(BITJOIN,2988)@135
    assign i_and1_i86_const_lambda_2_4497_65_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i86_const_lambda_2_4497_65_BitSelect_for_a_b};

    // i_and1_i86_const_lambda_2_4497_65_vt_select_22(BITSELECT,78)@135
    assign i_and1_i86_const_lambda_2_4497_65_vt_select_22_b = i_and1_i86_const_lambda_2_4497_65_join_q[22:0];

    // i_and1_i86_const_lambda_2_4497_65_vt_join(BITJOIN,77)@135
    assign i_and1_i86_const_lambda_2_4497_65_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i86_const_lambda_2_4497_65_vt_select_22_b};

    // i_tobool_i88_const_lambda_2_4497_68(LOGICAL,428)@135
    assign i_tobool_i88_const_lambda_2_4497_68_q = $unsigned(i_and1_i86_const_lambda_2_4497_65_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i89_const_lambda_2_4497_70(LOGICAL,409)@135
    assign i_spec_select_i89_const_lambda_2_4497_70_q = i_cmp_i87_const_lambda_2_4497_66_q & i_tobool_i88_const_lambda_2_4497_68_q;

    // i_cond48_i103_const_lambda_2_4497_86(MUX,257)@135
    assign i_cond48_i103_const_lambda_2_4497_86_s = i_spec_select_i89_const_lambda_2_4497_70_q;
    always_comb 
    begin
        unique case (i_cond48_i103_const_lambda_2_4497_86_s)
            1'b0 : i_cond48_i103_const_lambda_2_4497_86_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i103_const_lambda_2_4497_86_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i103_const_lambda_2_4497_86_q = 32'b0;
        endcase
    end

    // i_cond48_i103_const_lambda_2_4497_86_vt_select_22(BITSELECT,261)@135
    assign i_cond48_i103_const_lambda_2_4497_86_vt_select_22_b = i_cond48_i103_const_lambda_2_4497_86_q[22:22];

    // i_cond48_i103_const_lambda_2_4497_86_vt_join(BITJOIN,260)@135
    assign i_cond48_i103_const_lambda_2_4497_86_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i103_const_lambda_2_4497_86_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i105_const_lambda_2_4497_88_BitSelect_for_b(BITSELECT,3044)@135
    assign i_or50_i105_const_lambda_2_4497_88_BitSelect_for_b_b = $signed(i_cond48_i103_const_lambda_2_4497_86_vt_join_q[22:22]);

    // i_or50_i105_const_lambda_2_4497_88_join(BITJOIN,3045)@135
    assign i_or50_i105_const_lambda_2_4497_88_join_q = {GND_q, i_or50_i105_const_lambda_2_4497_88_BitSelect_for_a_b, i_or50_i105_const_lambda_2_4497_88_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i105_const_lambda_2_4497_88_vt_select_30(BITSELECT,353)@135
    assign i_or50_i105_const_lambda_2_4497_88_vt_select_30_b = i_or50_i105_const_lambda_2_4497_88_join_q[30:22];

    // i_or50_i105_const_lambda_2_4497_88_vt_join(BITJOIN,352)@135
    assign i_or50_i105_const_lambda_2_4497_88_vt_join_q = {GND_q, i_or50_i105_const_lambda_2_4497_88_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i106_const_lambda_2_4497_89(LOGICAL,379)@135 + 1
    assign i_or51_i106_const_lambda_2_4497_89_qi = i_or50_i105_const_lambda_2_4497_88_vt_join_q | i_and49_i104_const_lambda_2_4497_87_q;
    dspba_delay_ver #( .width(32), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or51_i106_const_lambda_2_4497_89_delay ( .xin(i_or51_i106_const_lambda_2_4497_89_qi), .xout(i_or51_i106_const_lambda_2_4497_89_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl(FPCOLUMN,2975)@136 + 3
    assign i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ax0 = $unsigned(i_or51_i106_const_lambda_2_4497_89_q);
    assign i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ay0 = i_or51_i_const_lambda_2_4497_60_q;
    assign i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_reset0 = 1'b0;
    assign i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ena0 }),
        .clr({ i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_reset0, i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_reset0 }),
        .fp32_adder_a(i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ax0),
        .fp32_adder_b(i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_ay0),
        .fp32_result(i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_spec_store_select_i46_i_i_i_i_i_const_lambda_2_4497_139invSel(LOGICAL,3792)@139
    assign i_spec_store_select_i46_i_i_i_i_i_const_lambda_2_4497_139invSel_q = ~ (i_cmp_i45_i_i_i_i_i_const_lambda_2_4497_137_q);

    // i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_BitSelect_for_a(BITSELECT,3015)@139
    assign i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_BitSelect_for_a_b = $signed(i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_q0[30:23]);

    // i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_join(BITJOIN,3016)@139
    assign i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_join_q = {GND_q, i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_select_30(BITSELECT,146)@139
    assign i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_select_30_b = i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_join_q[30:23];

    // i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_join(BITJOIN,145)@139
    assign i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_join_q = {GND_q, i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_cmp_i45_i_i_i_i_i_const_lambda_2_4497_137(LOGICAL,222)@139
    assign i_cmp_i45_i_i_i_i_i_const_lambda_2_4497_137_q = $unsigned(i_and_i44_i_i_i_i_i_const_lambda_2_4497_136_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt(ADD,4239)
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_a = {1'b0, redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_q};
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_o <= $unsigned(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_a) + $unsigned(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_b);
        end
    end
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_q = redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_o[4:0];

    // redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt(ADD,4116)
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_a = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_q};
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_o <= $unsigned(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_a) + $unsigned(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_b);
        end
    end
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_q = redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_o[2:0];

    // i_and_i_i_i_i_i_i_const_lambda_2_4497_14_BitSelect_for_a(BITSELECT,3023)@103
    assign i_and_i_i_i_i_i_i_const_lambda_2_4497_14_BitSelect_for_a_b = $signed(i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata[30:0]);

    // i_and_i_i_i_i_i_i_const_lambda_2_4497_14_join(BITJOIN,3024)@103
    assign i_and_i_i_i_i_i_i_const_lambda_2_4497_14_join_q = {GND_q, i_and_i_i_i_i_i_i_const_lambda_2_4497_14_BitSelect_for_a_b};

    // i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_select_30(BITSELECT,162)@103
    assign i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_select_30_b = i_and_i_i_i_i_i_i_const_lambda_2_4497_14_join_q[30:0];

    // i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_join(BITJOIN,161)@103
    assign i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_join_q = {GND_q, i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_select_30_b};

    // i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl(FPCOLUMN,3063)@103 + 3
    assign i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ax0 = $unsigned(c_float_1_000000e_00_4497_286_q_const_q);
    assign i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ay0 = i_and_i_i_i_i_i_i_const_lambda_2_4497_14_vt_join_q;
    assign i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_reset0 = 1'b0;
    assign i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ena0 }),
        .clr({ i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_reset0, i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_reset0 }),
        .fp32_adder_a(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ax0),
        .fp32_adder_b(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_ay0),
        .fp32_result(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr(COUNTER,4114)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_i <= $unsigned(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_q = $signed(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_i[1:0]);

    // redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem(DUALMEM,4113)
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ia = $unsigned(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0);
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_aa = redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_wraddr_q;
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ab = redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_aa),
        .data_a(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_ab),
        .q_b(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_q = $signed(redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_iq[31:0]);

    // signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1120)@106
    assign signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0[31:31];

    // redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2(DELAY,3998)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_delay_0 <= $unsigned(signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b);
            redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_q <= $signed(redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_delay_0);
        end
    end

    // Rnd2C_uid1168_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1167)@108
    assign Rnd2C_uid1168_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {VCC_q, redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_q};

    // rightShiftStage0Idx3Rng3_uid3307_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3306)@106
    assign rightShiftStage0Idx3Rng3_uid3307_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:3]);

    // rightShiftStage0Idx3_uid3309_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3308)@106
    assign rightShiftStage0Idx3_uid3309_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3307_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0Idx2Rng2_uid3304_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3303)@106
    assign rightShiftStage0Idx2Rng2_uid3304_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:2]);

    // rightShiftStage0Idx2_uid3306_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3305)@106
    assign rightShiftStage0Idx2_uid3306_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3304_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0Idx1Rng1_uid3301_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3300)@106
    assign rightShiftStage0Idx1Rng1_uid3301_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:1]);

    // rightShiftStage0Idx1_uid3303_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3302)@106
    assign rightShiftStage0Idx1_uid3303_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {GND_q, rightShiftStage0Idx1Rng1_uid3301_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1121)@106
    assign fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0[22:0]);

    // xFxpLow_uid1153_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1152)@106
    assign xFxpLow_uid1153_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[22:16]);

    // oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1154)@106
    assign oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {VCC_q, xFxpLow_uid1153_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,3310)@106
    assign rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            2'b00 : rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = oXLow_uid1155_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b01 : rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx1_uid3303_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b10 : rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx2_uid3306_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b11 : rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx3_uid3309_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            default : rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3316_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17invSel(LOGICAL,3802)@106
    assign rightShiftStage1_uid3316_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17invSel_q = ~ (rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3312_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3311)@106
    assign rightShiftStage1Idx1Rng4_uid3312_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:4]);

    // rightShiftStage1Idx1_uid3314_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3313)@106
    assign rightShiftStage1Idx1_uid3314_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3312_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1119)@106
    assign expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0[30:23]);

    // shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(SUB,1156)@106
    assign shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $unsigned({1'b0, expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b});
    assign shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o = $unsigned($signed(shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a) - $signed(shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));
    assign shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o[8:0]);

    // shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged(BITSELECT,3759)@106
    assign shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_in = shiftVal_uid1157_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:0];
    assign shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b = $signed(shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_in[2:0]);
    assign shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c = $signed(shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged(BITSELECT,3786)@106
    assign rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b = $signed(shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c = $signed(shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b[2:2]);

    // shiftUdf_uid1160_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1159)@106
    assign shiftUdf_uid1160_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = shiftValPos_uid1158_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes5(SELECTOR,3803)@106 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes5_q <= 8'b0;
            if (rightShiftStage1_uid3316_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17invSel_q == 1'b1)
            begin
                mergedMUXes5_q <= $signed(rightShiftStage0_uid3311_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);
            end
            if (rightShiftStageSel0Dto0_uid3310_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes5_q <= $signed(rightShiftStage1Idx1_uid3314_fxpXRed_uid1161_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);
            end
            if (shiftUdf_uid1160_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q == 1'b1)
            begin
                mergedMUXes5_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged(BITSELECT,3760)@107
    assign xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b = $signed(mergedMUXes5_q[4:0]);
    assign xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c = $signed(mergedMUXes5_q[7:5]);

    // p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOOKUP,2523)@107
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b)
            5'b00000 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000000000;
            5'b00001 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000001011;
            5'b00010 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000010111;
            5'b00011 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000100010;
            5'b00100 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000101110;
            5'b00101 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b000111001;
            5'b00110 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001000101;
            5'b00111 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001010000;
            5'b01000 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001011100;
            5'b01001 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001100111;
            5'b01010 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001110011;
            5'b01011 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b001111110;
            5'b01100 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b010001010;
            5'b01101 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b010010110;
            5'b01110 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b010100001;
            5'b01111 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b010101101;
            5'b10000 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b010111000;
            5'b10001 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011000100;
            5'b10010 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011001111;
            5'b10011 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011011011;
            5'b10100 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011100110;
            5'b10101 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011110010;
            5'b10110 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b011111101;
            5'b10111 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b100001001;
            5'b11000 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b100010100;
            5'b11001 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b100100000;
            5'b11010 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b100101100;
            5'b11011 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b100110111;
            5'b11100 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b101000011;
            5'b11101 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b101001110;
            5'b11110 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b101011010;
            5'b11111 : p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOOKUP,2522)@107
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2521_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c)
            3'b000 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0000000000010;
            3'b001 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0000101110011;
            3'b010 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0001011100100;
            3'b011 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0010001010101;
            3'b100 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0010111000111;
            3'b101 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0011100111000;
            3'b110 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0100010101001;
            3'b111 : p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(ADD,2524)@107
    assign lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a = {1'b0, p1_uid2523_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};
    assign lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = {5'b00000, p0_uid2524_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};
    assign lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o = $unsigned(lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a) + $unsigned(lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b);
    assign lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o[13:0]);

    // sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,2525)@107
    assign sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = lev1_a0_uid2525_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[11:0];
    assign sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[11:2]);

    // redist89_sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1(DELAY,3901)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q <= sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
        end
    end

    // zEp_uid1165_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1164)@108
    assign zEp_uid1165_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {GND_q, redist89_sOuputFormat_uid2526_eP_uid1164_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q};

    // ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1165)@108
    assign ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $unsigned({{10{redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_q[0]}}, redist186_signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_2_q});
    assign ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(zEp_uid1165_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q ^ ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b);

    // eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(ADD,1170)@108
    assign eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a = $unsigned({{2{ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[10]}}, ePOC_uid1166_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q});
    assign eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $unsigned({11'b00000000000, Rnd2C_uid1168_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q});
    assign eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o = $unsigned($signed(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a) + $signed(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));
    assign eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o[11:0]);

    // expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1171)@108
    assign expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = $unsigned(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[9:0]);
    assign expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[9:2];

    // floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem(DUALMEM,3317)@108 + 2
    assign floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa = expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000bda_2_4497_17_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r = $signed(floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir[31:0]);

    // bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1172)@108
    assign bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = $unsigned(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[10:0]);
    assign bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[10:10];

    // invBit7_uid1174_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1173)@108
    assign invBit7_uid1174_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (bit7_uid1173_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));

    // bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1174)@108
    assign bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = $unsigned(eP2CWRnd_uid1171_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[9:0]);
    assign bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[9:9];

    // maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1175)@108 + 1
    assign maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi = bit8_uid1175_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b & invBit7_uid1174_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_delay ( .xin(maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi), .xout(maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist182_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_2(DELAY,3994)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_2_q <= maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
        end
    end

    // kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1186)@110
    assign kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = redist182_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            1'b0 : kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = floatTable_kPPreZHigh_uid1177_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
            1'b1 : kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 32'b0;
        endcase
    end

    // ySign_uid1191_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1190)@110
    assign ySign_uid1191_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[31:31];

    // invYSign_uid1194_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1193)@110
    assign invYSign_uid1194_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (ySign_uid1191_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));

    // exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1192)@110
    assign exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[30:0];
    assign exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[30:23]);

    // fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1191)@110
    assign fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = kPZHigh_uid1187_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[22:0];
    assign fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[22:0]);

    // minusY_uid1195_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1194)@110
    assign minusY_uid1195_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {invYSign_uid1194_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, exp_uid1193_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, fraction_uid1192_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3319)@110 + 3
    assign yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0 = $unsigned(minusY_uid1195_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);
    assign yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_mem_q;
    assign yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_adder_a(yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0),
        .fp32_adder_b(yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_result(yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist57_yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1(DELAY,3869)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q <= yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
        end
    end

    // redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4(DELAY,3996)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_0 <= $unsigned(expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b);
            redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_1 <= redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_0;
            redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_2 <= redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_1;
            redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_q <= $signed(redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem(DUALMEM,3318)@112 + 2
    assign floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa = redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001bda_2_4497_17_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r = $signed(floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir[31:0]);

    // redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6(DELAY,3995)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_0 <= $unsigned(redist182_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_2_q);
            redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_1 <= redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_0;
            redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_2 <= redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_1;
            redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_q <= $signed(redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_delay_2);
        end
    end

    // kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1189)@114
    assign kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = redist183_maxExpCond_uid1176_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            1'b0 : kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = floatTable_kPPreZLow_uid1181_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
            1'b1 : kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 32'b0;
        endcase
    end

    // ySign_uid1197_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1196)@114
    assign ySign_uid1197_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[31:31];

    // invYSign_uid1200_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1199)@114
    assign invYSign_uid1200_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (ySign_uid1197_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));

    // exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1198)@114
    assign exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[30:0];
    assign exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[30:23]);

    // fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1197)@114
    assign fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = kPZLow_uid1190_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[22:0];
    assign fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[22:0]);

    // minusY_uid1201_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1200)@114
    assign minusY_uid1201_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {invYSign_uid1200_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, exp_uid1199_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, fraction_uid1198_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3321)@114 + 3
    assign yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0 = $unsigned(minusY_uid1201_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);
    assign yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = redist57_yP0_uid1196_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    assign yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_adder_a(yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0),
        .fp32_adder_b(yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_result(yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid1205_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1204)@117
    assign signYP_uid1205_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[31:31];

    // rightShiftStage1Idx1Rng4_uid3337_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3336)@117
    assign rightShiftStage1Idx1Rng4_uid3337_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:4]);

    // rightShiftStage1Idx1_uid3339_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3338)@117
    assign rightShiftStage1Idx1_uid3339_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3337_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0Idx3Rng3_uid3332_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3331)@117
    assign rightShiftStage0Idx3Rng3_uid3332_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:3]);

    // rightShiftStage0Idx3_uid3334_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3333)@117
    assign rightShiftStage0Idx3_uid3334_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3332_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0Idx2Rng2_uid3329_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3328)@117
    assign rightShiftStage0Idx2Rng2_uid3329_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:2]);

    // rightShiftStage0Idx2_uid3331_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3330)@117
    assign rightShiftStage0Idx2_uid3331_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3329_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0Idx1Rng1_uid3326_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,3325)@117
    assign rightShiftStage0Idx1Rng1_uid3326_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:1]);

    // rightShiftStage0Idx1_uid3328_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,3327)@117
    assign rightShiftStage0Idx1_uid3328_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {GND_q, rightShiftStage0Idx1Rng1_uid3326_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // fracYP_uid1203_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1202)@117
    assign fracYP_uid1203_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[22:0]);

    // fracYPTop_uid1207_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1206)@117
    assign fracYPTop_uid1207_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fracYP_uid1203_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[22:16]);

    // fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1208)@117
    assign fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {VCC_q, fracYPTop_uid1207_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,3335)@117
    assign rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            2'b00 : rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = fxpAPreAlign_uid1209_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b01 : rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx1_uid3328_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b10 : rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx2_uid3331_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b11 : rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0Idx3_uid3334_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            default : rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 8'b0;
        endcase
    end

    // expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1203)@117
    assign expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[30:23]);

    // shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(SUB,1209)@117
    assign shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $unsigned({1'b0, expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b});
    assign shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o = $unsigned($signed(shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a) - $signed(shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));
    assign shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o[8:0]);

    // shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1210)@117
    assign shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = shiftValFxpA_uid1210_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[3:0];
    assign shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[3:0]);

    // rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged(BITSELECT,3762)@117
    assign rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b = $signed(shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c = $signed(shiftValFxpAR_uid1211_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[3:2]);

    // rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,3342)@117
    assign rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = rightShiftStageSel0Dto0_uid3335_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            2'b00 : rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage0_uid3336_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b01 : rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = rightShiftStage1Idx1_uid3339_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
            2'b10 : rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 8'b0;
        endcase
    end

    // addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1212)@117
    assign addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {signYP_uid1205_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, rightShiftStage1_uid3343_fxpA_uid1212_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};

    // redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_inputreg0(DELAY,4235)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_inputreg0_q <= addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
        end
    end

    // redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr(COUNTER,4237)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_i <= $unsigned(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_q = $signed(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_i[3:0]);

    // redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem(DUALMEM,4236)
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ia = $unsigned(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_inputreg0_q);
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_aa = redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_wraddr_q;
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ab = redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_aa),
        .data_a(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_ab),
        .q_b(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_q = $signed(redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_iq[8:0]);

    // floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem(DUALMEM,3344)@129 + 2
    assign floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa = redist181_addrEATable_uid1213_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_12_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002bda_2_4497_17_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_aa),
        .q_a(floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r = $signed(floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_ir[31:0]);

    // expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged(BITSELECT,3761)@117
    assign expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b = $signed(expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[2:0]);
    assign expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c = $signed(expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[7:3]);

    // udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706(COMPARE,3705)@117
    assign udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_a = $unsigned({3'b000, expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_c});
    assign udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_o = $unsigned($signed(udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_a) - $signed(udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_b));
    assign udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c[0] = udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_o[7];

    // redist12_udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c_14(DELAY,3824)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist12_udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c_14 ( .xin(udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c), .xout(redist12_udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1221)@131 + 1
    assign eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = redist12_udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
                1'b0 : eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= floatTable_eA_uid1214_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_lutmem_r;
                1'b1 : eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 32'b0;
            endcase
        end
    end

    // redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt(ADD,4100)
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_a = {1'b0, redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_q};
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_o <= $unsigned(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_a) + $unsigned(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_b);
        end
    end
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_q = redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_o[2:0];

    // redist56_yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1(DELAY,3868)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q <= yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
        end
    end

    // newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1226)@117
    assign newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = udfA_uid1219_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3347_new_compare_trz_3706_c;
    always_comb 
    begin
        unique case (newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            1'b0 : newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = expYP_uid1204_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
            1'b1 : newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 8'b0;
        endcase
    end

    // maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOOKUP,1222)@117
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid1206_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_bit_select_merged_b)
            3'b000 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1000000;
            3'b001 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1100000;
            3'b010 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1110000;
            3'b011 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1111000;
            3'b100 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1111100;
            3'b101 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1111110;
            3'b110 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b1111111;
            3'b111 : maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid1224_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1223)@117
    assign fracYPTopPostMask_uid1224_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(fracYPTop_uid1207_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b & maskAFP_uid1223_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // fracAFull_uid1226_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1225)@117
    assign fracAFull_uid1226_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {fracYPTopPostMask_uid1224_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1227)@117
    assign a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {signYP_uid1205_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, newExpA_uid1227_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, fracAFull_uid1226_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};

    // ySign_uid1229_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1228)@117
    assign ySign_uid1229_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[31:31];

    // invYSign_uid1232_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1231)@117
    assign invYSign_uid1232_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (ySign_uid1229_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));

    // exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1230)@117
    assign exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[30:0];
    assign exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[30:23]);

    // fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1229)@117
    assign fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = a_uid1228_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[22:0];
    assign fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[22:0]);

    // minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1232)@117
    assign minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {invYSign_uid1232_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, exp_uid1231_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, fraction_uid1230_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // redist180_minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_1(DELAY,3992)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_1_q <= minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
        end
    end

    // b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3347)@118 + 3
    assign b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0 = $unsigned(redist180_minusY_uid1233_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_1_q);
    assign b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = redist56_yP_uid1202_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    assign b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_adder_a(b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0),
        .fp32_adder_b(b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_result(b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist54_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1(DELAY,3866)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q <= b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
        end
    end

    // redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr(COUNTER,4098)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_i <= $unsigned(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_q = $signed(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_i[1:0]);

    // redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem(DUALMEM,4097)
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ia = $unsigned(redist54_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q);
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_aa = redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_wraddr_q;
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ab = redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_aa),
        .data_a(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_ab),
        .q_b(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_q = $signed(redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3349)@122 + 4
    assign oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0 = redist54_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    assign oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0),
        .fp32_mult_a(oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_mult_b(oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0),
        .fp32_result(oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist53_oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1(DELAY,3865)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q <= oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
        end
    end

    // eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3352)@127 + 4
    assign eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = redist53_oPBo2_uid1237_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    assign eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0 = redist55_b_uid1234_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_6_mem_q;
    assign eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_adder_a(eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ax0),
        .fp32_mult_a(eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_mult_b(eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0),
        .fp32_result(eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist52_eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1(DELAY,3864)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q <= eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0;
        end
    end

    // eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl(FPCOLUMN,3355)@132 + 3
    assign eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0 = redist52_eB_uid1238_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0_1_q;
    assign eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0 = eAPostUdfA_uid1222_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    assign eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 = 1'b0;
    assign eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ena0 }),
        .clr({ eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0, eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_reset0 }),
        .fp32_mult_a(eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_ay0),
        .fp32_mult_b(eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_az0),
        .fp32_result(eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1265)@135
    assign signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[31:31];

    // redist178_signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1(DELAY,3990)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q <= signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
        end
    end

    // expEY_uid1240_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1239)@135
    assign expEY_uid1240_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[30:23]);

    // lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1240)@135
    assign lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = expEY_uid1240_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b[1:0];
    assign lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[1:0]);

    // expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1244)@135
    assign expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = lowerBitOfeY_uid1241_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
            2'b00 : expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = 8'b0;
        endcase
    end

    // redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt(ADD,4244)
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_a = {1'b0, redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_q};
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_o <= $unsigned(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_a) + $unsigned(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_b);
        end
    end
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_q = redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_o[5:0];

    // redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr(COUNTER,4242)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_i <= $unsigned(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_q = $signed(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_i[4:0]);

    // redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem(DUALMEM,4241)
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ia = $unsigned(redist184_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_4_q);
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_aa = redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_wraddr_q;
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ab = redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_aa),
        .data_a(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_ab),
        .q_b(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_q = $signed(redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_iq[7:0]);

    // redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_outputreg0(DELAY,4240)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_outputreg0_q <= redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_mem_q;
        end
    end

    // updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(ADD,1245)@135
    assign updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a = $unsigned({{3{redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_outputreg0_q[7]}}, redist185_expTmp_uid1172_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_27_outputreg0_q});
    assign updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $unsigned({3'b000, expUpdateVal_uid1245_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q});
    assign updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o = $unsigned($signed(updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_a) + $signed(updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));
    assign updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_o[9:0]);

    // expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1246)@135
    assign expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in = updatedExponent_uid1246_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[7:0];
    assign expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_in[7:0]);

    // redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt(ADD,4234)
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_a = {1'b0, redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_q};
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_b = {1'b0, redist138_excREnc_uid1852_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_28_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_o <= $unsigned(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_a) + $unsigned(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_b);
        end
    end
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_q = redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_o[5:0];

    // fracXIsZero_uid1138_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1137)@106
    assign fracXIsZero_uid1138_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1139_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1138)@106
    assign fracXIsNotZero_uid1139_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (fracXIsZero_uid1138_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q));

    // expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1136)@106
    assign expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1140)@106 + 1
    assign excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi = expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & fracXIsNotZero_uid1139_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_delay ( .xin(excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi), .xout(excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expFracX_uid1145_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1144)@106
    assign expFracX_uid1145_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b, fracX_uid1122_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b};

    // expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_bit_select_top_X_trz_3699(BITSELECT,3698)@106
    assign expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_bit_select_top_X_trz_3699_b = $signed(expFracX_uid1145_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[30:3]);

    // expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700(COMPARE,3699)@106
    assign expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_a = {2'b00, expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_bit_select_top_X_trz_3699_b};
    assign expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_o = $unsigned(expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_a) - $unsigned(expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_b);
    assign expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_n[0] = ~ (expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_o[29]);

    // invSignX_uid1148_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1147)@106
    assign invSignX_uid1148_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b));

    // inputOverflow_uid1149_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1148)@106
    assign inputOverflow_uid1149_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(invSignX_uid1148_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & expMaxInput_uid1147_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3296_new_compare_trz_3700_n);

    // invExpXIsMax_uid1142_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1141)@106
    assign invExpXIsMax_uid1142_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q));

    // excZ_x_uid1136_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1135)@106
    assign excZ_x_uid1136_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = expX_uid1120_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid1143_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1142)@106
    assign InvExpXIsZero_uid1143_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(~ (excZ_x_uid1136_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q));

    // excR_x_uid1144_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1143)@106
    assign excR_x_uid1144_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(InvExpXIsZero_uid1143_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & invExpXIsMax_uid1142_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // regXAndExpOverflowAndPos_uid1251_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1250)@106
    assign regXAndExpOverflowAndPos_uid1251_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(excR_x_uid1144_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & inputOverflow_uid1149_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // excI_x_uid1140_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1139)@106
    assign excI_x_uid1140_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(expXIsMax_uid1137_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & fracXIsZero_uid1138_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // posInf_uid1253_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1252)@106
    assign posInf_uid1253_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(excI_x_uid1140_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & invSignX_uid1148_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1253)@106 + 1
    assign excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi = posInf_uid1253_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q | regXAndExpOverflowAndPos_uid1251_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_delay ( .xin(excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi), .xout(excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // negInf_uid1248_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1247)@106
    assign negInf_uid1248_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(excI_x_uid1140_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b);

    // expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_bit_select_top_X_trz_3702(BITSELECT,3701)@106
    assign expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_bit_select_top_X_trz_3702_b = $signed(expFracX_uid1145_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q[30:4]);

    // expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703(COMPARE,3702)@106
    assign expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_a = {2'b00, expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_bit_select_top_X_trz_3702_b};
    assign expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_o = $unsigned(expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_a) - $unsigned(expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_b);
    assign expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_n[0] = ~ (expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_o[28]);

    // inputUnderflow_uid1152_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1151)@106
    assign inputUnderflow_uid1152_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(signX_uid1121_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b & expMinInput_uid1151_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_new_compare_tro_3298_new_compare_trz_3703_n);

    // regXAndExpOverflowAndNeg_uid1249_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1248)@106
    assign regXAndExpOverflowAndNeg_uid1249_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = $signed(excR_x_uid1144_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q & inputUnderflow_uid1152_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);

    // excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOGICAL,1249)@106 + 1
    assign excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi = regXAndExpOverflowAndNeg_uid1249_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q | negInf_uid1248_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_delay ( .xin(excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_qi), .xout(excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1255_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1254)@107
    assign concExc_uid1255_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {excN_x_uid1141_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, excRInf_uid1254_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, excRZero_uid1250_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};

    // excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(LOOKUP,1255)@107 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1255_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q)
                3'b000 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b01;
                3'b001 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b00;
                3'b010 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b10;
                3'b011 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b00;
                3'b100 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b11;
                3'b101 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b00;
                3'b110 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b00;
                3'b111 : excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr(COUNTER,4232)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_i <= $unsigned(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_q = $signed(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_i[4:0]);

    // redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem(DUALMEM,4231)
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ia = $unsigned(excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q);
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_aa = redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_wraddr_q;
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ab = redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_aa),
        .data_a(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_ab),
        .q_b(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_q = $signed(redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_iq[1:0]);

    // expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1264)@135 + 1
    assign expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
                2'b00 : expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= expR_uid1247_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
                2'b10 : expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid1259_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITSELECT,1258)@135
    assign fracEY_uid1259_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b = $signed(eY_uid1239_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_impl_q0[22:0]);

    // fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(MUX,1260)@135 + 1
    assign fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s = redist179_excREnc_uid1256_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q_28_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_s)
                2'b00 : fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= fracEY_uid1259_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b;
                2'b10 : fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid1267_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17(BITJOIN,1266)@136
    assign finalResult_uid1267_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q = {redist178_signEY_uid1266_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_b_1_q, expRPostExc_uid1265_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q, fracRPostExc_uid1261_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q};

    // i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl(FPCOLUMN,3040)@136 + 3
    assign i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ay0 = c_float_0x3FF5BF0A80000000_4497_300_q_const_q;
    assign i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_az0 = finalResult_uid1267_i_acl_expf_call1318_i_i_i_i_i_const_lambda_2_4497_17_q;
    assign i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_reset0 = 1'b0;
    assign i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ena0 }),
        .clr({ i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_reset0, i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_reset0 }),
        .fp32_mult_a(i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_ay0),
        .fp32_mult_b(i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_az0),
        .fp32_result(i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_BitSelect_for_a(BITSELECT,3011)@135
    assign i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_BitSelect_for_a_b = $signed(redist136_finalResult_uid1863_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_1_q[30:0]);

    // i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_join(BITJOIN,3012)@135
    assign i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_join_q = {GND_q, i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_BitSelect_for_a_b};

    // i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_select_30(BITSELECT,136)@135
    assign i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_select_30_b = i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_join_q[30:0];

    // i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_join(BITJOIN,135)@135
    assign i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_join_q = {GND_q, i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_select_30_b};

    // i_cmp_i41_i_i_i_i_i_const_lambda_2_4497_130(LOGICAL,220)@135
    assign i_cmp_i41_i_i_i_i_i_const_lambda_2_4497_130_q = $unsigned(i_and_i40_i_i_i_i_i_const_lambda_2_4497_129_vt_join_q == c_i32_2139095040_4497_287_q ? 1'b1 : 1'b0);

    // i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_BitSelect_for_a(BITSELECT,3007)@135
    assign i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_BitSelect_for_a_b = $signed(redist156_finalResult_uid1565_i_acl_expf_call4520_i_i_i_i_i_const_lambda_2_4497_25_q_1_q[30:0]);

    // i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_join(BITJOIN,3008)@135
    assign i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_join_q = {GND_q, i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_BitSelect_for_a_b};

    // i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_select_30(BITSELECT,128)@135
    assign i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_select_30_b = i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_join_q[30:0];

    // i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_join(BITJOIN,127)@135
    assign i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_join_q = {GND_q, i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_select_30_b};

    // i_cmp_i38_i_i_i_i_i_const_lambda_2_4497_126(LOGICAL,218)@135
    assign i_cmp_i38_i_i_i_i_i_const_lambda_2_4497_126_q = $unsigned(i_and_i37_i_i_i_i_i_const_lambda_2_4497_125_vt_join_q == c_i32_2139095040_4497_287_q ? 1'b1 : 1'b0);

    // i_acl_const_lambda_2_4497_132(MUX,34)@135 + 1
    assign i_acl_const_lambda_2_4497_132_s = i_cmp_i38_i_i_i_i_i_const_lambda_2_4497_126_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_acl_const_lambda_2_4497_132_s)
                1'b0 : i_acl_const_lambda_2_4497_132_q <= i_cmp_i41_i_i_i_i_i_const_lambda_2_4497_130_q;
                1'b1 : i_acl_const_lambda_2_4497_132_q <= VCC_q;
                default : i_acl_const_lambda_2_4497_132_q <= 1'b0;
            endcase
        end
    end

    // redist247_i_acl_const_lambda_2_4497_132_q_4(DELAY,4059)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_i_acl_const_lambda_2_4497_132_q_4_delay_0 <= $unsigned(i_acl_const_lambda_2_4497_132_q);
            redist247_i_acl_const_lambda_2_4497_132_q_4_delay_1 <= redist247_i_acl_const_lambda_2_4497_132_q_4_delay_0;
            redist247_i_acl_const_lambda_2_4497_132_q_4_q <= $signed(redist247_i_acl_const_lambda_2_4497_132_q_4_delay_1);
        end
    end

    // mergedMUXes0(SELECTOR,3793)@139
    always_comb 
    begin
        mergedMUXes0_q = 32'b0;
        if (i_spec_store_select_i46_i_i_i_i_i_const_lambda_2_4497_139invSel_q == 1'b1)
        begin
            mergedMUXes0_q = i_add_i_i_i_i_i343_const_lambda_2_4497_134_impl_q0;
        end
        if (i_cmp_i45_i_i_i_i_i_const_lambda_2_4497_137_q == 1'b1)
        begin
            mergedMUXes0_q = $signed(c_i32_0_4497_288_q);
        end
        if (redist247_i_acl_const_lambda_2_4497_132_q_4_q == 1'b1)
        begin
            mergedMUXes0_q = i_mul_i_i_i_i_i342_const_lambda_2_4497_133_impl_q0;
        end
    end

    // frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,1997)@139
    assign frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(mergedMUXes0_q[22:0]);

    // branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2016)@139
    assign branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b[22:22]);

    // redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8(DELAY,3925)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8 ( .xin(branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b), .xout(redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2027)@147
    assign expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q;
    always_comb 
    begin
        unique case (expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            1'b0 : expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            1'b1 : expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 8'b0;
        endcase
    end

    // redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt(ADD,4161)
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a = {1'b0, redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q};
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b = {1'b0, redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o <= $unsigned(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a) + $unsigned(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b);
        end
    end
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q = redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o[3:0];

    // redist114_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1(DELAY,3926)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q <= frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr(COUNTER,4159)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i <= $unsigned(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q = $signed(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i[2:0]);

    // redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem(DUALMEM,4158)
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia = $unsigned(redist114_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q);
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa = redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q;
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab = redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(23),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa),
        .data_a(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab),
        .q_b(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q = $signed(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq[22:0]);

    // y_uid2029_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2028)@147
    assign y_uid2029_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {GND_q, expY_uid2028_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q};

    // zeroOneM_uid2024_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2023)@139
    assign zeroOneM_uid2024_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {GND_q, VCC_q, frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b};

    // oneMZero_uid2025_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2024)@139
    assign oneMZero_uid2025_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {VCC_q, frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b, GND_q};

    // yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2025)@139
    assign yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    always_comb 
    begin
        unique case (yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            1'b0 : yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = oneMZero_uid2025_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
            1'b1 : yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = zeroOneM_uid2024_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
            default : yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 25'b0;
        endcase
    end

    // yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2026)@139
    assign yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[24:16]);

    // rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem(DUALMEM,3644)@139 + 2
    assign rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa = yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(36),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_142_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa),
        .q_a(rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r = $signed(rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir[35:0]);

    // yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged(BITSELECT,3780)@141
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_b = $signed(rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r[26:0]);
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_c = $signed(rpfxp_uid2045_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r[35:27]);

    // redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2(DELAY,3923)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_delay_0 <= $unsigned(yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
            redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_q <= $signed(redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_delay_0);
        end
    end

    // yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma(CHAINMULTADD,3745)@141 + 5
    // out q@147
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_reset = ~ (resetn);
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena0 = 1'b1;
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena1 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena0;
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena2 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ah[0] <= redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_q;
            yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ch[0] <= {1'b0, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_c[8:0]};
        end
    end

    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_a0 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ah[0];
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_c0 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(25),
        .ax_clken("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(35)
    ) yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_DSP0 (
        .clk(clock),
        .ena({ yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena2, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena1, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_a0),
        .ax(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_c0),
        .resulta(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(35), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_delay0 ( .xin(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_s0), .xout(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_q = $unsigned(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_qq0[33:0]);

    // yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1(BITSHIFT,3652)@147
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_qint = { yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im3_cma_q, 27'b000000000000000000000000000 };
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_q = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_qint[60:0];

    // yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma(CHAINMULTADD,3744)@141 + 5
    // out q@147
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_reset = ~ (resetn);
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena0 = 1'b1;
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena1 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena0;
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena2 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ah[0] <= yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bs2_bit_select_merged_b;
            yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ch[0] <= redist111_yFxp_uid2026_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_2_q;
        end
    end

    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_a0 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ah[0];
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_c0 = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(25),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(52)
    ) yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_DSP0 (
        .clk(clock),
        .ena({ yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena2, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena1, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_a0),
        .ax(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_c0),
        .resulta(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(52), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_delay0 ( .xin(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_s0), .xout(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_q = $unsigned(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_qq0[51:0]);

    // yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0(ADD,3654)@147
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_a = {10'b0000000000, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_im0_cma_q};
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_b = {1'b0, yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_align_1_q};
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_o = $unsigned(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_a) + $unsigned(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_b);
    assign yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_q = $signed(yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_o[61:0]);

    // yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged(BITSELECT,3782)@147
    assign yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_in = yFxpTrpFXP_uid2049_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_sums_result_add_0_0_q[58:0];
    assign yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b = $signed(yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_in[58:58]);
    assign yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_c = $signed(yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_in[57:35]);
    assign yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d = $signed(yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_in[34:12]);

    // pHighFP_uid2056_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2055)@147
    assign pHighFP_uid2056_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {GND_q, cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_c};

    // invBranchCondition_uid2035_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2034)@147
    assign invBranchCondition_uid2035_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q));

    // trm9_uid2030_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2029)@147
    assign trm9_uid2030_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(redist115_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q[22:14]);

    // msb9BitsOfFracMZeroInv_uid2031_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2030)@147
    assign msb9BitsOfFracMZeroInv_uid2031_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = trm9_uid2030_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b != 9'b000000000 ? 1'b1 : 1'b0;

    // msb9BitsOfFracMZero_uid2032_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2031)@147
    assign msb9BitsOfFracMZero_uid2032_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (msb9BitsOfFracMZeroInv_uid2031_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q));

    // mIsOneA_uid2036_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2035)@147
    assign mIsOneA_uid2036_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(msb9BitsOfFracMZero_uid2032_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & invBranchCondition_uid2035_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // msb9BitsOfFracMOne_uid2034_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2033)@147
    assign msb9BitsOfFracMOne_uid2034_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = trm9_uid2030_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b == 9'b111111111 ? 1'b1 : 1'b0;

    // mIsOneB_uid2037_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2036)@147
    assign mIsOneB_uid2037_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(msb9BitsOfFracMOne_uid2034_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q);

    // inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2037)@147
    assign inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(mIsOneB_uid2037_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q | mIsOneA_uid2036_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2056)@147 + 1
    assign subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
                1'b0 : subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= pHighFP_uid2056_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
                1'b1 : subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= y_uid2029_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
                default : subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 32'b0;
            endcase
        end
    end

    // redist108_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1(DELAY,3920)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q <= inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
        end
    end

    // subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2059)@148
    assign subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = redist108_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q;
    always_comb 
    begin
        unique case (subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            1'b0 : subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = fpOnePulp_uid1937_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
            1'b1 : subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 32'b0;
        endcase
    end

    // ySign_uid2061_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2060)@148
    assign ySign_uid2061_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[31:31];

    // invYSign_uid2064_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2063)@148
    assign invYSign_uid2064_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (ySign_uid2061_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b));

    // exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2062)@148
    assign exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in = subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[30:0];
    assign exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in[30:23]);

    // fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2061)@148
    assign fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in = subSecondOperand_uid2060_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[22:0];
    assign fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in[22:0]);

    // minusY_uid2065_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2064)@148
    assign minusY_uid2065_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {invYSign_uid2064_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, exp_uid2063_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b, fraction_uid2062_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b};

    // zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3655)@148 + 3
    assign zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(minusY_uid2065_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
    assign zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = subFirstOperand_uid2057_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    assign zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_adder_b(zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_result(zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist19_zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1(DELAY,3831)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q <= zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
        end
    end

    // redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_inputreg0(DELAY,4063)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_inputreg0_q <= yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d;
        end
    end

    // redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5(DELAY,3813)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_0 <= $unsigned(redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_inputreg0_q);
            redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_1 <= redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_0;
            redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_2 <= redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_1;
            redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_q <= $signed(redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_delay_2);
        end
    end

    // pLowFP_uid2055_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2054)@152
    assign pLowFP_uid2055_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {GND_q, expPLowFP_uid1932_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_q, redist1_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_d_5_q};

    // redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5(DELAY,3921)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_0 <= $unsigned(redist108_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q);
            redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_1 <= redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_0;
            redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_2 <= redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_1;
            redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_q <= $signed(redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_delay_2);
        end
    end

    // faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2066)@152
    assign faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_q;
    always_comb 
    begin
        unique case (faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            1'b0 : faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = pLowFP_uid2055_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
            1'b1 : faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = c_i32_0_4497_288_q;
            default : faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 32'b0;
        endcase
    end

    // z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3657)@152 + 3
    assign z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(faddArg2_uid2067_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
    assign z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = redist19_zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    assign z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_adder_b(z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_result(z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2072)@155
    assign signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[31:31];

    // redist105_signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1(DELAY,3917)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q <= signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // expZComp_uid2070_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2069)@155
    assign expZComp_uid2070_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[30:23]);

    // redist0_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b_8(DELAY,3812)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist0_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b_8 ( .xin(yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b), .xout(redist0_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // yIsZero_uid2051_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2050)@155
    assign yIsZero_uid2051_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (redist0_yIsZeroInv_uid2050_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_bit_select_merged_b_8_q));

    // zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2070)@155 + 1
    assign zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = yIsZero_uid2051_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
                1'b0 : zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= expZComp_uid2070_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
                1'b1 : zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 8'b0;
            endcase
        end
    end

    // fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2071)@155
    assign fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(z_uid2068_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[22:0]);

    // redist106_fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1(DELAY,3918)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q <= fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2073)@156
    assign zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {redist105_signZComp_uid2073_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q, zPostZeroExp_uid2071_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, redist106_fracZComp_uid2072_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q};

    // redist103_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1(DELAY,3915)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q <= zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
        end
    end

    // redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr(COUNTER,4145)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_i <= $unsigned(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_q = $signed(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_i[1:0]);

    // redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem(DUALMEM,4144)
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ia = $unsigned(redist103_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q);
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_aa = redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_wraddr_q;
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ab = redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_aa),
        .data_a(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_ab),
        .q_b(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_q = $signed(redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_iq[31:0]);

    // s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3659)@152 + 4
    assign s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(cstMHalfFP_uid1891_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q);
    assign s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = cstOneThirdFP_uid1889_i_acl_logf_call12_i_i_i_i361_i_const_lambda_2_4497_242_b_const_q;
    assign s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0 = redist19_zCoarse_uid2066_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    assign s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_mult_a(s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_mult_b(s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0),
        .fp32_result(s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist18_s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1(DELAY,3830)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q <= s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
        end
    end

    // s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3662)@157 + 4
    assign s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = redist18_s0_uid2075_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    assign s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0 = redist103_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_1_q;
    assign s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_mult_a(s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_mult_b(s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0),
        .fp32_result(s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist17_s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1(DELAY,3829)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q <= s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
        end
    end

    // redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt(ADD,4157)
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_a = {1'b0, redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_q};
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_b = {1'b0, redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_o <= $unsigned(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_a) + $unsigned(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_b);
        end
    end
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_q = redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_o[3:0];

    // redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt(ADD,4166)
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a = {1'b0, redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q};
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b = {1'b0, redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o <= $unsigned(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_a) + $unsigned(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_b);
        end
    end
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q = redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_o[3:0];

    // expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,1986)@139
    assign expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(mergedMUXes0_q[30:23]);

    // redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1(DELAY,3929)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q <= expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr(COUNTER,4164)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i <= $unsigned(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q = $signed(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_i[2:0]);

    // redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem(DUALMEM,4163)
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia = $unsigned(redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q);
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa = redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_wraddr_q;
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab = redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(8),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_aa),
        .data_a(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_ab),
        .q_b(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q = $signed(redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_iq[7:0]);

    // redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_outputreg0(DELAY,4162)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_outputreg0_q <= redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_mem_q;
        end
    end

    // eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(ADD,2017)@147
    assign eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_a = {1'b0, redist118_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_outputreg0_q};
    assign eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = {8'b00000000, redist113_branchCondition_uid2017_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_8_q};
    assign eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_o = $unsigned(eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_a) + $unsigned(eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b);
    assign eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_o[8:0]);

    // e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2018)@147
    assign e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in = eExt_uid2018_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[7:0];
    assign e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_in[7:0]);

    // redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_inputreg0(DELAY,4153)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_inputreg0_q <= e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr(COUNTER,4155)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_i <= $unsigned(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_q = $signed(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_i[2:0]);

    // redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem(DUALMEM,4154)
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ia = $unsigned(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_inputreg0_q);
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_aa = redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_wraddr_q;
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ab = redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(8),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_aa),
        .data_a(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_ab),
        .q_b(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_q = $signed(redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_iq[7:0]);

    // floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem(DUALMEM,3642)@156 + 2
    assign floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa = redist112_e_uid2019_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_9_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_142_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa),
        .q_a(floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r = $signed(floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir[31:0]);

    // invInputMIntoTaylor_uid2039_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2038)@152
    assign invInputMIntoTaylor_uid2039_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (redist109_inputMIntoTaylor_uid2038_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_5_q));

    // redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt(ADD,4152)
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_a = {1'b0, redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_q};
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_b = {1'b0, redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_o <= $unsigned(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_a) + $unsigned(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_b);
        end
    end
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_q = redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_o[4:0];

    // redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_inputreg0(DELAY,4148)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_inputreg0_q <= yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr(COUNTER,4150)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_i <= $unsigned(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_q = $signed(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_i[3:0]);

    // redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem(DUALMEM,4149)
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ia = $unsigned(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_inputreg0_q);
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_aa = redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_wraddr_q;
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ab = redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_aa),
        .data_a(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_ab),
        .q_b(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_q = $signed(redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_iq[8:0]);

    // logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2039)@152 + 1
    assign logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $unsigned({{8{invInputMIntoTaylor_uid2039_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q[0]}}, invInputMIntoTaylor_uid2039_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q});
    assign logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi = redist110_yPFxp_uid2027_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_13_mem_q & logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
    dspba_delay_ver #( .width(9), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_delay ( .xin(logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi), .xout(logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4(DELAY,3919)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_0 <= $unsigned(logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
            redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_1 <= redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_0;
            redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_q <= $signed(redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_delay_1);
        end
    end

    // floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem(DUALMEM,3643)@156 + 2
    assign floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa = redist107_logrpAddr_uid2040_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_142_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_aa),
        .q_a(floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r = $signed(floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_ir[31:0]);

    // ySign_uid2077_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2076)@158
    assign ySign_uid2077_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r[31:31];

    // invYSign_uid2080_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2079)@158
    assign invYSign_uid2080_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (ySign_uid2077_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b));

    // exp_uid2079_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2078)@158
    assign exp_uid2079_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r[30:23]);

    // fraction_uid2078_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2077)@158
    assign fraction_uid2078_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(floatTable_logrp_uid2041_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r[22:0]);

    // minusY_uid2081_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2080)@158
    assign minusY_uid2081_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {invYSign_uid2080_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, exp_uid2079_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b, fraction_uid2078_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b};

    // s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3665)@158 + 3
    assign s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(minusY_uid2081_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
    assign s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = floatTable_elog2FP_uid2020_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_lutmem_r;
    assign s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_adder_b(s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_result(s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist16_s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1(DELAY,3828)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q <= s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0;
        end
    end

    // s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl(FPCOLUMN,3667)@162 + 4
    assign s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0 = $unsigned(redist16_s2_uid2082_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q);
    assign s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0 = redist17_s1_uid2076_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0_1_q;
    assign s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0 = redist104_zPostZero_uid2074_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_6_mem_q;
    assign s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 = 1'b0;
    assign s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ena0 }),
        .clr({ s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0, s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_reset0 }),
        .fp32_adder_a(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ax0),
        .fp32_mult_a(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_ay0),
        .fp32_mult_b(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_az0),
        .fp32_result(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signFinalResult_uid2106_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2105)@166
    assign signFinalResult_uid2106_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[31:31];

    // expFinalResult_uid2103_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2102)@166
    assign expFinalResult_uid2103_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[30:23]);

    // redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt(ADD,4143)
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_a = {1'b0, redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_q};
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_b = {1'b0, redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_o <= $unsigned(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_a) + $unsigned(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_b);
        end
    end
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_q = redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_o[5:0];

    // fracXIsZero_uid2001_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2000)@140
    assign fracXIsZero_uid2001_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == redist114_frac_x_uid1998_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid2002_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2001)@140
    assign fracXIsNotZero_uid2002_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (fracXIsZero_uid2001_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q));

    // expXIsMax_uid2000_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,1999)@140
    assign expXIsMax_uid2000_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid2004_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2003)@140
    assign excN_x_uid2004_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(expXIsMax_uid2000_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & fracXIsNotZero_uid2002_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,1987)@139
    assign signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = mergedMUXes0_q[31:31];

    // redist116_signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1(DELAY,3928)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q <= signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
        end
    end

    // excZ_x_uid1999_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,1998)@140
    assign excZ_x_uid1999_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = redist117_expX_uid1987_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // invExcXZ_uid2090_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2089)@140
    assign invExcXZ_uid2090_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (excZ_x_uid1999_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q));

    // negNonZero_uid2091_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2090)@140
    assign negNonZero_uid2091_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(invExcXZ_uid2090_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & redist116_signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q);

    // excRNaN_uid2092_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2091)@140
    assign excRNaN_uid2092_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(negNonZero_uid2091_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q | excN_x_uid2004_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // invSignX_uid2087_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2086)@140
    assign invSignX_uid2087_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(~ (redist116_signX_uid1988_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b_1_q));

    // excI_x_uid2003_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2002)@140
    assign excI_x_uid2003_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(expXIsMax_uid2000_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & fracXIsZero_uid2001_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // excRInfC1_uid2088_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2087)@140
    assign excRInfC1_uid2088_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(excI_x_uid2003_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q & invSignX_uid2087_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // excRInf_uid2089_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2088)@140
    assign excRInf_uid2089_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = $signed(excRInfC1_uid2088_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q | excZ_x_uid1999_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);

    // excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOGICAL,2085)@139 + 1
    assign excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi = $unsigned(mergedMUXes0_q == oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_delay ( .xin(excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_qi), .xout(excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid2093_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2092)@140
    assign concExc_uid2093_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {excRNaN_uid2092_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, excRInf_uid2089_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, excRZero_uid2086_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q};

    // excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(LOOKUP,2093)@140 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid2093_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q)
                3'b000 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b01;
                3'b001 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b00;
                3'b010 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b10;
                3'b011 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b00;
                3'b100 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b11;
                3'b101 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b00;
                3'b110 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b00;
                3'b111 : excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr(COUNTER,4141)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_i <= $unsigned(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_q = $signed(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_i[4:0]);

    // redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem(DUALMEM,4140)
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ia = $unsigned(excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q);
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_aa = redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_wraddr_q;
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ab = redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_aa),
        .data_a(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_ab),
        .q_b(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_q = $signed(redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_iq[1:0]);

    // redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_outputreg0(DELAY,4139)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_outputreg0_q <= redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_mem_q;
        end
    end

    // expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2104)@166
    assign expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_outputreg0_q;
    always_comb 
    begin
        unique case (expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            2'b00 : expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = expFinalResult_uid2103_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
            2'b10 : expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 8'b0;
        endcase
    end

    // fracFinalResult_uid2097_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITSELECT,2096)@166
    assign fracFinalResult_uid2097_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b = $signed(s3_uid2083_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_impl_q0[22:0]);

    // fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(MUX,2099)@166
    assign fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s = redist102_excREnc_uid2094_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q_26_outputreg0_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_s)
            2'b00 : fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
            2'b01 : fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = fracFinalResult_uid2097_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b;
            2'b10 : fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
            2'b11 : fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = 23'b0;
        endcase
    end

    // RLn_uid2107_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142(BITJOIN,2106)@166
    assign RLn_uid2107_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q = {signFinalResult_uid2106_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_b, expRPostExc_uid2105_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q, fracRPostExc_uid2100_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q};

    // redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt(ADD,4297)
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_a = {1'b0, redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_q};
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_b = {1'b0, redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_o <= $unsigned(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_a) + $unsigned(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_b);
        end
    end
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_q = redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_o[7:0];

    // redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_inputreg0(DELAY,4293)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_inputreg0_q <= in_c2_eni14_10_tpl;
        end
    end

    // redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr(COUNTER,4295)
    // low=0, high=127, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_i <= $unsigned(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_q = $signed(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_i[6:0]);

    // redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem(DUALMEM,4294)
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ia = $unsigned(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_inputreg0_q);
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_aa = redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_wraddr_q;
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ab = redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_aa),
        .data_a(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_ab),
        .q_b(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_q = $signed(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_iq[31:0]);

    // i_add_i_i_const_lambda_2_4497_143_impl(FPCOLUMN,2971)@166 + 3
    assign i_add_i_i_const_lambda_2_4497_143_impl_ax0 = $unsigned(redist218_sync_together_4497_304_aunroll_x_in_c2_eni14_10_tpl_75_mem_q);
    assign i_add_i_i_const_lambda_2_4497_143_impl_ay0 = RLn_uid2107_i_acl_logf_call12_i_i_i_i_i_const_lambda_2_4497_142_q;
    assign i_add_i_i_const_lambda_2_4497_143_impl_reset0 = 1'b0;
    assign i_add_i_i_const_lambda_2_4497_143_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_add_i_i_const_lambda_2_4497_143_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_add_i_i_const_lambda_2_4497_143_impl_ena0 }),
        .clr({ i_add_i_i_const_lambda_2_4497_143_impl_reset0, i_add_i_i_const_lambda_2_4497_143_impl_reset0 }),
        .fp32_adder_a(i_add_i_i_const_lambda_2_4497_143_impl_ax0),
        .fp32_adder_b(i_add_i_i_const_lambda_2_4497_143_impl_ay0),
        .fp32_result(i_add_i_i_const_lambda_2_4497_143_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt(ADD,4130)
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_a = {1'b0, redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_q};
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_b = {1'b0, redist83_i_llvm_fpga_fp_multadd_mult_add14_const_lambda_2_4497_276_impl_q0_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_o <= $unsigned(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_a) + $unsigned(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_b);
        end
    end
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_q = redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_o[5:0];

    // redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt(ADD,4267)
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_a = {1'b0, redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_q};
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_b = {1'b0, redist28_rightShiftStage1_uid3599_fxpA_uid1808_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_q_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_o <= $unsigned(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_a) + $unsigned(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_b);
        end
    end
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_q = redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_o[4:0];

    // redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt(ADD,4134)
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_a = {1'b0, redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_q};
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_b = {1'b0, redist81_i_sub_i_i_i_i_i_const_lambda_2_4497_16_impl_q0_4_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_o <= $unsigned(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_a) + $unsigned(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_b);
        end
    end
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_q = redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_o[2:0];

    // i_unnamed_const_lambda_2_4497_91_impl(FPCOLUMN,3068)@103 + 3
    assign i_unnamed_const_lambda_2_4497_91_impl_ay0 = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata;
    assign i_unnamed_const_lambda_2_4497_91_impl_az0 = i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata;
    assign i_unnamed_const_lambda_2_4497_91_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_4497_91_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_4497_91_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_4497_91_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_4497_91_impl_reset0, i_unnamed_const_lambda_2_4497_91_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_4497_91_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_4497_91_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_4497_91_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs(BITSHIFT,3096)@106
    assign i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_qint = i_unnamed_const_lambda_2_4497_91_impl_q0;
    assign i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_q = i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_qint[31:23];

    // i_shr_i107_const_lambda_2_4497_93_vt_select_8(BITSELECT,389)@106
    assign i_shr_i107_const_lambda_2_4497_93_vt_select_8_in = {23'b00000000000000000000000, i_shr_i107_const_lambda_2_4731_0gr_shift_x_fs_q};
    assign i_shr_i107_const_lambda_2_4497_93_vt_select_8_b = i_shr_i107_const_lambda_2_4497_93_vt_select_8_in[8:0];

    // i_shr_i107_const_lambda_2_4497_93_vt_join(BITJOIN,388)@106
    assign i_shr_i107_const_lambda_2_4497_93_vt_join_q = {i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q, i_shr_i107_const_lambda_2_4497_93_vt_select_8_b};

    // i_and_i108_const_lambda_2_4497_94_BitSelect_for_a(BITSELECT,2989)@106
    assign i_and_i108_const_lambda_2_4497_94_BitSelect_for_a_b = $signed(i_shr_i107_const_lambda_2_4497_93_vt_join_q[7:0]);

    // i_and_i108_const_lambda_2_4497_94_join(BITJOIN,2990)@106
    assign i_and_i108_const_lambda_2_4497_94_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i108_const_lambda_2_4497_94_BitSelect_for_a_b};

    // i_and_i108_const_lambda_2_4497_94_vt_select_7(BITSELECT,88)@106
    assign i_and_i108_const_lambda_2_4497_94_vt_select_7_b = i_and_i108_const_lambda_2_4497_94_join_q[7:0];

    // i_and_i108_const_lambda_2_4497_94_vt_join(BITJOIN,87)@106
    assign i_and_i108_const_lambda_2_4497_94_vt_join_q = {i_and_i108_const_lambda_2_4497_94_vt_const_31_q, i_and_i108_const_lambda_2_4497_94_vt_select_7_b};

    // i_cmp9_i113_const_lambda_2_4497_101(LOGICAL,205)@106
    assign i_cmp9_i113_const_lambda_2_4497_101_q = $unsigned(i_and_i108_const_lambda_2_4497_94_vt_join_q == c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_4497_103(MUX,429)@106
    assign i_unnamed_const_lambda_2_4497_103_s = i_cmp9_i113_const_lambda_2_4497_101_q;
    always_comb 
    begin
        unique case (i_unnamed_const_lambda_2_4497_103_s)
            1'b0 : i_unnamed_const_lambda_2_4497_103_q = c_i32_1_4497_292_q;
            1'b1 : i_unnamed_const_lambda_2_4497_103_q = c_i32_0_4497_288_q;
            default : i_unnamed_const_lambda_2_4497_103_q = 32'b0;
        endcase
    end

    // i_add_i114_const_lambda_2_4497_104(ADD,45)@106
    assign i_add_i114_const_lambda_2_4497_104_a = {1'b0, i_unnamed_const_lambda_2_4497_103_q};
    assign i_add_i114_const_lambda_2_4497_104_b = {1'b0, i_and_i108_const_lambda_2_4497_94_vt_join_q};
    assign i_add_i114_const_lambda_2_4497_104_o = $unsigned(i_add_i114_const_lambda_2_4497_104_a) + $unsigned(i_add_i114_const_lambda_2_4497_104_b);
    assign i_add_i114_const_lambda_2_4497_104_q = i_add_i114_const_lambda_2_4497_104_o[32:0];

    // bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x(BITSELECT,491)@106
    assign bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b = i_add_i114_const_lambda_2_4497_104_q[31:0];

    // redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1(DELAY,4041)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q <= bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b;
        end
    end

    // redist79_i_unnamed_const_lambda_2_4497_91_impl_q0_1(DELAY,3891)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_i_unnamed_const_lambda_2_4497_91_impl_q0_1_q <= i_unnamed_const_lambda_2_4497_91_impl_q0;
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_dsdk_ip_adapt_bitjoin_4760_1_x(BITJOIN,629)@107
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_dsdk_ip_adapt_bitjoin_4760_1_x_q = {c_i8_2_4497_52_q, redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q, redist79_i_unnamed_const_lambda_2_4497_91_impl_q0_1_q};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x(CHOOSEBITS,628)@107
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_dsdk_ip_adapt_bitjoin_4760_1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_a[0:0]};

    // i_cmp19_i115_const_lambda_2_4497_105(COMPARE,193)@107
    assign i_cmp19_i115_const_lambda_2_4497_105_a = $unsigned({{2{c_i32_254_4497_293_recast_x_q[31]}}, c_i32_254_4497_293_recast_x_q});
    assign i_cmp19_i115_const_lambda_2_4497_105_b = $unsigned({{2{redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q[31]}}, redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q});
    assign i_cmp19_i115_const_lambda_2_4497_105_o = $unsigned($signed(i_cmp19_i115_const_lambda_2_4497_105_a) - $signed(i_cmp19_i115_const_lambda_2_4497_105_b));
    assign i_cmp19_i115_const_lambda_2_4497_105_c[0] = i_cmp19_i115_const_lambda_2_4497_105_o[33];

    // i_cmp_i110_const_lambda_2_4497_96(LOGICAL,211)@106 + 1
    assign i_cmp_i110_const_lambda_2_4497_96_qi = $unsigned(i_and_i108_const_lambda_2_4497_94_vt_join_q == c_i32_255_4497_290_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i110_const_lambda_2_4497_96_delay ( .xin(i_cmp_i110_const_lambda_2_4497_96_qi), .xout(i_cmp_i110_const_lambda_2_4497_96_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or25_i116_const_lambda_2_4497_107(LOGICAL,331)@107
    assign i_or25_i116_const_lambda_2_4497_107_q = i_cmp_i110_const_lambda_2_4497_96_q | i_cmp19_i115_const_lambda_2_4497_105_c;

    // i_cmp24_i117_const_lambda_2_4497_108(COMPARE,199)@107
    assign i_cmp24_i117_const_lambda_2_4497_108_a = $unsigned({{2{redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q[31]}}, redist229_bgTrunc_i_add_i114_const_lambda_2_4497_104_sel_x_b_1_q});
    assign i_cmp24_i117_const_lambda_2_4497_108_b = $unsigned({{2{c_i32_1_4497_294_recast_x_q[31]}}, c_i32_1_4497_294_recast_x_q});
    assign i_cmp24_i117_const_lambda_2_4497_108_o = $unsigned($signed(i_cmp24_i117_const_lambda_2_4497_108_a) - $signed(i_cmp24_i117_const_lambda_2_4497_108_b));
    assign i_cmp24_i117_const_lambda_2_4497_108_c[0] = i_cmp24_i117_const_lambda_2_4497_108_o[33];

    // redist246_i_cmp9_i113_const_lambda_2_4497_101_q_1(DELAY,4058)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_i_cmp9_i113_const_lambda_2_4497_101_q_1_q <= i_cmp9_i113_const_lambda_2_4497_101_q;
        end
    end

    // i_or2826_i118_const_lambda_2_4497_110(LOGICAL,337)@107
    assign i_or2826_i118_const_lambda_2_4497_110_q = redist246_i_cmp9_i113_const_lambda_2_4497_101_q_1_q | i_cmp24_i117_const_lambda_2_4497_108_c;

    // i_or3827_i123_const_lambda_2_4497_113(LOGICAL,344)@107
    assign i_or3827_i123_const_lambda_2_4497_113_q = i_or2826_i118_const_lambda_2_4497_110_q | i_or25_i116_const_lambda_2_4497_107_q;

    // i_cond_i124_const_lambda_2_4497_114(MUX,291)@107
    assign i_cond_i124_const_lambda_2_4497_114_s = i_or3827_i123_const_lambda_2_4497_113_q;
    always_comb 
    begin
        unique case (i_cond_i124_const_lambda_2_4497_114_s)
            1'b0 : i_cond_i124_const_lambda_2_4497_114_q = c_i32_1_4497_292_q;
            1'b1 : i_cond_i124_const_lambda_2_4497_114_q = c_i32_2147483648_4497_297_q;
            default : i_cond_i124_const_lambda_2_4497_114_q = 32'b0;
        endcase
    end

    // i_cond_i124_const_lambda_2_4497_114_vt_select_30(BITSELECT,294)@107
    assign i_cond_i124_const_lambda_2_4497_114_vt_select_30_b = i_cond_i124_const_lambda_2_4497_114_q[30:0];

    // i_cond_i124_const_lambda_2_4497_114_vt_join(BITJOIN,293)@107
    assign i_cond_i124_const_lambda_2_4497_114_vt_join_q = {VCC_q, i_cond_i124_const_lambda_2_4497_114_vt_select_30_b};

    // i_and49_i127_const_lambda_2_4497_117(LOGICAL,80)@107
    assign i_and49_i127_const_lambda_2_4497_117_q = i_cond_i124_const_lambda_2_4497_114_vt_join_q & i_llvm_fpga_bit_shuffle_i32_s_s_in_entry_acl_ldexpf_fpgaunique_0s_v32i32_or33_shuffle_i122_const_lambda_2_4760_0gr_NO_NAME_x_q;

    // i_cond46_i125_const_lambda_2_4497_115(MUX,232)@107
    assign i_cond46_i125_const_lambda_2_4497_115_s = i_or25_i116_const_lambda_2_4497_107_q;
    always_comb 
    begin
        unique case (i_cond46_i125_const_lambda_2_4497_115_s)
            1'b0 : i_cond46_i125_const_lambda_2_4497_115_q = c_i32_0_4497_288_q;
            1'b1 : i_cond46_i125_const_lambda_2_4497_115_q = c_i32_2139095040_4497_287_q;
            default : i_cond46_i125_const_lambda_2_4497_115_q = 32'b0;
        endcase
    end

    // i_cond46_i125_const_lambda_2_4497_115_vt_select_30(BITSELECT,236)@107
    assign i_cond46_i125_const_lambda_2_4497_115_vt_select_30_b = i_cond46_i125_const_lambda_2_4497_115_q[30:23];

    // i_cond46_i125_const_lambda_2_4497_115_vt_join(BITJOIN,235)@107
    assign i_cond46_i125_const_lambda_2_4497_115_vt_join_q = {GND_q, i_cond46_i125_const_lambda_2_4497_115_vt_select_30_b, i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q};

    // i_or50_i128_const_lambda_2_4497_118_BitSelect_for_a(BITSELECT,3046)@107
    assign i_or50_i128_const_lambda_2_4497_118_BitSelect_for_a_b = $signed(i_cond46_i125_const_lambda_2_4497_115_vt_join_q[30:23]);

    // i_and1_i109_const_lambda_2_4497_95_BitSelect_for_a(BITSELECT,2977)@107
    assign i_and1_i109_const_lambda_2_4497_95_BitSelect_for_a_b = $signed(redist79_i_unnamed_const_lambda_2_4497_91_impl_q0_1_q[22:0]);

    // i_and1_i109_const_lambda_2_4497_95_join(BITJOIN,2978)@107
    assign i_and1_i109_const_lambda_2_4497_95_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and1_i109_const_lambda_2_4497_95_BitSelect_for_a_b};

    // i_and1_i109_const_lambda_2_4497_95_vt_select_22(BITSELECT,58)@107
    assign i_and1_i109_const_lambda_2_4497_95_vt_select_22_b = i_and1_i109_const_lambda_2_4497_95_join_q[22:0];

    // i_and1_i109_const_lambda_2_4497_95_vt_join(BITJOIN,57)@107
    assign i_and1_i109_const_lambda_2_4497_95_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_and1_i109_const_lambda_2_4497_95_vt_select_22_b};

    // i_tobool_i111_const_lambda_2_4497_98(LOGICAL,423)@107
    assign i_tobool_i111_const_lambda_2_4497_98_q = $unsigned(i_and1_i109_const_lambda_2_4497_95_vt_join_q != c_i32_0_4497_288_q ? 1'b1 : 1'b0);

    // i_spec_select_i112_const_lambda_2_4497_100(LOGICAL,405)@107
    assign i_spec_select_i112_const_lambda_2_4497_100_q = i_cmp_i110_const_lambda_2_4497_96_q & i_tobool_i111_const_lambda_2_4497_98_q;

    // i_cond48_i126_const_lambda_2_4497_116(MUX,262)@107
    assign i_cond48_i126_const_lambda_2_4497_116_s = i_spec_select_i112_const_lambda_2_4497_100_q;
    always_comb 
    begin
        unique case (i_cond48_i126_const_lambda_2_4497_116_s)
            1'b0 : i_cond48_i126_const_lambda_2_4497_116_q = c_i32_0_4497_288_q;
            1'b1 : i_cond48_i126_const_lambda_2_4497_116_q = c_i32_4194304_4497_298_q;
            default : i_cond48_i126_const_lambda_2_4497_116_q = 32'b0;
        endcase
    end

    // i_cond48_i126_const_lambda_2_4497_116_vt_select_22(BITSELECT,266)@107
    assign i_cond48_i126_const_lambda_2_4497_116_vt_select_22_b = i_cond48_i126_const_lambda_2_4497_116_q[22:22];

    // i_cond48_i126_const_lambda_2_4497_116_vt_join(BITJOIN,265)@107
    assign i_cond48_i126_const_lambda_2_4497_116_vt_join_q = {i_and1_i109_const_lambda_2_4497_95_vt_const_31_q, i_cond48_i126_const_lambda_2_4497_116_vt_select_22_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or50_i128_const_lambda_2_4497_118_BitSelect_for_b(BITSELECT,3047)@107
    assign i_or50_i128_const_lambda_2_4497_118_BitSelect_for_b_b = $signed(i_cond48_i126_const_lambda_2_4497_116_vt_join_q[22:22]);

    // i_or50_i128_const_lambda_2_4497_118_join(BITJOIN,3048)@107
    assign i_or50_i128_const_lambda_2_4497_118_join_q = {GND_q, i_or50_i128_const_lambda_2_4497_118_BitSelect_for_a_b, i_or50_i128_const_lambda_2_4497_118_BitSelect_for_b_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_or50_i128_const_lambda_2_4497_118_vt_select_30(BITSELECT,358)@107
    assign i_or50_i128_const_lambda_2_4497_118_vt_select_30_b = i_or50_i128_const_lambda_2_4497_118_join_q[30:22];

    // i_or50_i128_const_lambda_2_4497_118_vt_join(BITJOIN,357)@107
    assign i_or50_i128_const_lambda_2_4497_118_vt_join_q = {GND_q, i_or50_i128_const_lambda_2_4497_118_vt_select_30_b, i_cond48_i103_const_lambda_2_4497_86_vt_const_21_q};

    // i_or51_i129_const_lambda_2_4497_119(LOGICAL,380)@107
    assign i_or51_i129_const_lambda_2_4497_119_q = i_or50_i128_const_lambda_2_4497_118_vt_join_q | i_and49_i127_const_lambda_2_4497_117_q;

    // sx_uid2136_i_replaced_neg_const_lambda_2_4497_121(BITSELECT,2135)@107
    assign sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b = i_or51_i129_const_lambda_2_4497_119_q[31:31];

    // redist97_sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b_1(DELAY,3909)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b_1_q <= sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b;
        end
    end

    // invSX_uid2142_i_replaced_neg_const_lambda_2_4497_121(LOGICAL,2141)@108
    assign invSX_uid2142_i_replaced_neg_const_lambda_2_4497_121_q = $signed(~ (redist97_sx_uid2136_i_replaced_neg_const_lambda_2_4497_121_b_1_q));

    // expX_uid2138_i_replaced_neg_const_lambda_2_4497_121(BITSELECT,2137)@107
    assign expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b = $signed(i_or51_i129_const_lambda_2_4497_119_q[30:23]);

    // redist95_expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b_1(DELAY,3907)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b_1_q <= expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b;
        end
    end

    // fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121(BITSELECT,2136)@107
    assign fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b = $signed(i_or51_i129_const_lambda_2_4497_119_q[22:0]);

    // redist96_fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b_1(DELAY,3908)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b_1_q <= fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b;
        end
    end

    // expFracX_uid2139_i_replaced_neg_const_lambda_2_4497_121(BITJOIN,2138)@108
    assign expFracX_uid2139_i_replaced_neg_const_lambda_2_4497_121_q = {redist95_expX_uid2138_i_replaced_neg_const_lambda_2_4497_121_b_1_q, redist96_fracX_uid2137_i_replaced_neg_const_lambda_2_4497_121_b_1_q};

    // negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121(BITJOIN,2142)@108
    assign negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q = {invSX_uid2142_i_replaced_neg_const_lambda_2_4497_121_q, expFracX_uid2139_i_replaced_neg_const_lambda_2_4497_121_q};

    // redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr(COUNTER,4132)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_i <= $unsigned(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_q = $signed(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_i[1:0]);

    // redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem(DUALMEM,4131)
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ia = $unsigned(negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q);
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_aa = redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_wraddr_q;
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ab = redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_aa),
        .data_a(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_ab),
        .q_b(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_q = $signed(redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_iq[31:0]);

    // signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,822)@108
    assign signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q[31:31];

    // redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2(DELAY,4016)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_delay_0 <= $unsigned(signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b);
            redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_q <= $signed(redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_delay_0);
        end
    end

    // Rnd2C_uid870_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,869)@110
    assign Rnd2C_uid870_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {VCC_q, redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_q};

    // rightShiftStage0Idx3Rng3_uid3179_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3178)@108
    assign rightShiftStage0Idx3Rng3_uid3179_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:3]);

    // rightShiftStage0Idx3_uid3181_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3180)@108
    assign rightShiftStage0Idx3_uid3181_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3179_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0Idx2Rng2_uid3176_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3175)@108
    assign rightShiftStage0Idx2Rng2_uid3176_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:2]);

    // rightShiftStage0Idx2_uid3178_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3177)@108
    assign rightShiftStage0Idx2_uid3178_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3176_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0Idx1Rng1_uid3173_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3172)@108
    assign rightShiftStage0Idx1Rng1_uid3173_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:1]);

    // rightShiftStage0Idx1_uid3175_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3174)@108
    assign rightShiftStage0Idx1_uid3175_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {GND_q, rightShiftStage0Idx1Rng1_uid3173_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,823)@108
    assign fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q[22:0]);

    // xFxpLow_uid855_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,854)@108
    assign xFxpLow_uid855_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[22:16]);

    // oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,856)@108
    assign oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {VCC_q, xFxpLow_uid855_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,3182)@108
    assign rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            2'b00 : rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = oXLow_uid857_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b01 : rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx1_uid3175_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b10 : rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx2_uid3178_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b11 : rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx3_uid3181_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            default : rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 8'b0;
        endcase
    end

    // rightShiftStage1_uid3188_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122invSel(LOGICAL,3798)@108
    assign rightShiftStage1_uid3188_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122invSel_q = ~ (rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c);

    // rightShiftStage1Idx1Rng4_uid3184_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3183)@108
    assign rightShiftStage1Idx1Rng4_uid3184_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:4]);

    // rightShiftStage1Idx1_uid3186_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3185)@108
    assign rightShiftStage1Idx1_uid3186_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3184_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,821)@108
    assign expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q[30:23]);

    // shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(SUB,858)@108
    assign shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a = $unsigned({1'b0, cstBiasPCstShift_uid709_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $unsigned({1'b0, expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b});
    assign shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o = $unsigned($signed(shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a) - $signed(shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));
    assign shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o[8:0]);

    // shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged(BITSELECT,3751)@108
    assign shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_in = shiftVal_uid859_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:0];
    assign shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b = $signed(shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_in[2:0]);
    assign shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c = $signed(shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_in[7:3]);

    // rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged(BITSELECT,3784)@108
    assign rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b = $signed(shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c = $signed(shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b[2:2]);

    // shiftUdf_uid862_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,861)@108
    assign shiftUdf_uid862_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = shiftValPos_uid860_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c != 5'b00000 ? 1'b1 : 1'b0;

    // mergedMUXes3(SELECTOR,3799)@108 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes3_q <= 8'b0;
            if (rightShiftStage1_uid3188_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122invSel_q == 1'b1)
            begin
                mergedMUXes3_q <= $signed(rightShiftStage0_uid3183_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);
            end
            if (rightShiftStageSel0Dto0_uid3182_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c == 1'b1)
            begin
                mergedMUXes3_q <= $signed(rightShiftStage1Idx1_uid3186_fxpXRed_uid863_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);
            end
            if (shiftUdf_uid862_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q == 1'b1)
            begin
                mergedMUXes3_q <= $signed(cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q);
            end
        end
    end

    // xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged(BITSELECT,3752)@109
    assign xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b = $signed(mergedMUXes3_q[4:0]);
    assign xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c = $signed(mergedMUXes3_q[7:5]);

    // p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOOKUP,2343)@109
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b)
            5'b00000 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000000000;
            5'b00001 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000001011;
            5'b00010 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000010111;
            5'b00011 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000100010;
            5'b00100 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000101110;
            5'b00101 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b000111001;
            5'b00110 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001000101;
            5'b00111 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001010000;
            5'b01000 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001011100;
            5'b01001 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001100111;
            5'b01010 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001110011;
            5'b01011 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b001111110;
            5'b01100 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b010001010;
            5'b01101 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b010010110;
            5'b01110 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b010100001;
            5'b01111 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b010101101;
            5'b10000 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b010111000;
            5'b10001 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011000100;
            5'b10010 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011001111;
            5'b10011 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011011011;
            5'b10100 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011100110;
            5'b10101 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011110010;
            5'b10110 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b011111101;
            5'b10111 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b100001001;
            5'b11000 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b100010100;
            5'b11001 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b100100000;
            5'b11010 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b100101100;
            5'b11011 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b100110111;
            5'b11100 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b101000011;
            5'b11101 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b101001110;
            5'b11110 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b101011010;
            5'b11111 : p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'b101100101;
            default : begin
                          // unreachable
                          p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 9'bxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOOKUP,2342)@109
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv0_uid2341_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c)
            3'b000 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0000000000010;
            3'b001 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0000101110011;
            3'b010 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0001011100100;
            3'b011 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0010001010101;
            3'b100 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0010111000111;
            3'b101 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0011100111000;
            3'b110 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0100010101001;
            3'b111 : p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'b0101000011011;
            default : begin
                          // unreachable
                          p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 13'bxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(ADD,2344)@109
    assign lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a = {1'b0, p1_uid2343_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};
    assign lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = {5'b00000, p0_uid2344_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};
    assign lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o = $unsigned(lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a) + $unsigned(lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b);
    assign lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o[13:0]);

    // sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,2345)@109
    assign sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = lev1_a0_uid2345_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[11:0];
    assign sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[11:2]);

    // redist91_sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1(DELAY,3903)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q <= sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
        end
    end

    // zEp_uid867_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,866)@110
    assign zEp_uid867_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {GND_q, redist91_sOuputFormat_uid2346_eP_uid866_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q};

    // ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,867)@110
    assign ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $unsigned({{10{redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_q[0]}}, redist204_signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_2_q});
    assign ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(zEp_uid867_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q ^ ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b);

    // eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(ADD,872)@110
    assign eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a = $unsigned({{2{ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[10]}}, ePOC_uid868_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q});
    assign eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $unsigned({11'b00000000000, Rnd2C_uid870_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q});
    assign eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o = $unsigned($signed(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a) + $signed(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));
    assign eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o[11:0]);

    // expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,873)@110
    assign expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = $unsigned(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[9:0]);
    assign expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[9:2];

    // floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem(DUALMEM,3189)@110 + 2
    assign floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa = expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0000da_2_4497_122_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa),
        .q_a(floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r = $signed(floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir[31:0]);

    // bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,874)@110
    assign bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = $unsigned(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[10:0]);
    assign bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[10:10];

    // invBit7_uid876_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,875)@110
    assign invBit7_uid876_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (bit7_uid875_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));

    // bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,876)@110
    assign bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = $unsigned(eP2CWRnd_uid873_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[9:0]);
    assign bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[9:9];

    // maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,877)@110 + 1
    assign maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_qi = bit8_uid877_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b & invBit7_uid876_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_delay ( .xin(maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_qi), .xout(maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist200_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_2(DELAY,4012)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist200_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_2_q <= maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
        end
    end

    // kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,888)@112
    assign kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = redist200_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_2_q;
    always_comb 
    begin
        unique case (kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            1'b0 : kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = floatTable_kPPreZHigh_uid879_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
            1'b1 : kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cste128h_uid739_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 32'b0;
        endcase
    end

    // ySign_uid893_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,892)@112
    assign ySign_uid893_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[31:31];

    // invYSign_uid896_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,895)@112
    assign invYSign_uid896_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (ySign_uid893_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));

    // exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,894)@112
    assign exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[30:0];
    assign exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[30:23]);

    // fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,893)@112
    assign fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = kPZHigh_uid889_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[22:0];
    assign fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[22:0]);

    // minusY_uid897_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,896)@112
    assign minusY_uid897_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {invYSign_uid896_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, exp_uid895_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, fraction_uid894_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3191)@112 + 3
    assign yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0 = $unsigned(minusY_uid897_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);
    assign yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = redist94_negResult_uid2143_i_replaced_neg_const_lambda_2_4497_121_q_4_mem_q;
    assign yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_adder_a(yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0),
        .fp32_adder_b(yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_result(yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist69_yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1(DELAY,3881)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q <= yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
        end
    end

    // redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4(DELAY,4014)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_0 <= $unsigned(expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b);
            redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_1 <= redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_0;
            redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_2 <= redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_1;
            redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_q <= $signed(redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_delay_2);
        end
    end

    // floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem(DUALMEM,3190)@114 + 2
    assign floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa = redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0001da_2_4497_122_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa),
        .q_a(floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r = $signed(floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir[31:0]);

    // redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6(DELAY,4013)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_0 <= $unsigned(redist200_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_2_q);
            redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_1 <= redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_0;
            redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_2 <= redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_1;
            redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_q <= $signed(redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_delay_2);
        end
    end

    // kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,891)@116
    assign kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = redist201_maxExpCond_uid878_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_6_q;
    always_comb 
    begin
        unique case (kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            1'b0 : kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = floatTable_kPPreZLow_uid883_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
            1'b1 : kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cste128l_uid742_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
            default : kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 32'b0;
        endcase
    end

    // ySign_uid899_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,898)@116
    assign ySign_uid899_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[31:31];

    // invYSign_uid902_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,901)@116
    assign invYSign_uid902_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (ySign_uid899_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));

    // exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,900)@116
    assign exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[30:0];
    assign exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[30:23]);

    // fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,899)@116
    assign fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = kPZLow_uid892_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[22:0];
    assign fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[22:0]);

    // minusY_uid903_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,902)@116
    assign minusY_uid903_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {invYSign_uid902_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, exp_uid901_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, fraction_uid900_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3193)@116 + 3
    assign yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0 = $unsigned(minusY_uid903_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);
    assign yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = redist69_yP0_uid898_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    assign yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_adder_a(yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0),
        .fp32_adder_b(yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_result(yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signYP_uid907_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,906)@119
    assign signYP_uid907_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[31:31];

    // rightShiftStage1Idx1Rng4_uid3209_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3208)@119
    assign rightShiftStage1Idx1Rng4_uid3209_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:4]);

    // rightShiftStage1Idx1_uid3211_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3210)@119
    assign rightShiftStage1Idx1_uid3211_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {rightShiftStage1Idx1Pad4_uid3121_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage1Idx1Rng4_uid3209_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0Idx3Rng3_uid3204_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3203)@119
    assign rightShiftStage0Idx3Rng3_uid3204_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:3]);

    // rightShiftStage0Idx3_uid3206_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3205)@119
    assign rightShiftStage0Idx3_uid3206_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {rightShiftStage0Idx3Pad3_uid3116_fxpXRed_uid714_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q, rightShiftStage0Idx3Rng3_uid3204_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0Idx2Rng2_uid3201_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3200)@119
    assign rightShiftStage0Idx2Rng2_uid3201_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:2]);

    // rightShiftStage0Idx2_uid3203_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3202)@119
    assign rightShiftStage0Idx2_uid3203_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {i_arrayidx22_i_const_lambda_2_4497_9gr_vt_const_1_q, rightShiftStage0Idx2Rng2_uid3201_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0Idx1Rng1_uid3198_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,3197)@119
    assign rightShiftStage0Idx1Rng1_uid3198_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:1]);

    // rightShiftStage0Idx1_uid3200_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,3199)@119
    assign rightShiftStage0Idx1_uid3200_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {GND_q, rightShiftStage0Idx1Rng1_uid3198_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // fracYP_uid905_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,904)@119
    assign fracYP_uid905_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[22:0]);

    // fracYPTop_uid909_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,908)@119
    assign fracYPTop_uid909_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fracYP_uid905_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[22:16]);

    // fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,910)@119
    assign fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {VCC_q, fracYPTop_uid909_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,3207)@119
    assign rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            2'b00 : rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = fxpAPreAlign_uid911_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b01 : rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx1_uid3200_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b10 : rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx2_uid3203_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b11 : rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0Idx3_uid3206_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            default : rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 8'b0;
        endcase
    end

    // expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,905)@119
    assign expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[30:23]);

    // shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(SUB,911)@119
    assign shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a = $unsigned({1'b0, cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q});
    assign shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $unsigned({1'b0, expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b});
    assign shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o = $unsigned($signed(shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a) - $signed(shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));
    assign shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o[8:0]);

    // shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,912)@119
    assign shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = shiftValFxpA_uid912_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[3:0];
    assign shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[3:0]);

    // rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged(BITSELECT,3754)@119
    assign rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b = $signed(shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[1:0]);
    assign rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c = $signed(shiftValFxpAR_uid913_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[3:2]);

    // rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,3214)@119
    assign rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = rightShiftStageSel0Dto0_uid3207_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            2'b00 : rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage0_uid3208_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b01 : rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = rightShiftStage1Idx1_uid3211_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
            2'b10 : rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 8'b0;
        endcase
    end

    // addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,914)@119
    assign addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {signYP_uid907_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, rightShiftStage1_uid3215_fxpA_uid914_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};

    // redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_inputreg0(DELAY,4263)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_inputreg0_q <= addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
        end
    end

    // redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr(COUNTER,4265)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_i <= $unsigned(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_q = $signed(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_i[3:0]);

    // redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem(DUALMEM,4264)
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ia = $unsigned(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_inputreg0_q);
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_aa = redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_wraddr_q;
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ab = redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(9),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_aa),
        .data_a(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_ab),
        .q_b(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_q = $signed(redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_iq[8:0]);

    // floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem(DUALMEM,3216)@131 + 2
    assign floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa = redist199_addrEATable_uid915_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_12_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c2_in_for_b0002da_2_4497_122_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_aa),
        .q_a(floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r = $signed(floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_ir[31:0]);

    // expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged(BITSELECT,3753)@119
    assign expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b = $signed(expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[2:0]);
    assign expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c = $signed(expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[7:3]);

    // udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688(COMPARE,3687)@119
    assign udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_a = $unsigned({3'b000, expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_c});
    assign udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_b = $unsigned({{3{udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q[4]}}, udfA_uid772_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3155_new_const_trz_3677_q});
    assign udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_o = $unsigned($signed(udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_a) - $signed(udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_b));
    assign udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c[0] = udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_o[7];

    // redist14_udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c_14(DELAY,3826)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist14_udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c_14 ( .xin(udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c), .xout(redist14_udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,923)@133 + 1
    assign eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = redist14_udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c_14_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
                1'b0 : eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= floatTable_eA_uid916_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_lutmem_r;
                1'b1 : eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
                default : eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 32'b0;
            endcase
        end
    end

    // redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt(ADD,4108)
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_a = {1'b0, redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_q};
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_b = {1'b0, redist27_b_uid1830_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_impl_q0_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_o <= $unsigned(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_a) + $unsigned(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_b);
        end
    end
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_q = redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_o[2:0];

    // redist68_yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1(DELAY,3880)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q <= yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
        end
    end

    // newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,928)@119
    assign newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = udfA_uid921_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3219_new_compare_trz_3688_c;
    always_comb 
    begin
        unique case (newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            1'b0 : newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = expYP_uid906_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
            1'b1 : newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 8'b0;
        endcase
    end

    // maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOOKUP,924)@119
    always_comb 
    begin
        // Begin reserved scope level
        unique case (expYPBottom_uid908_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_bit_select_merged_b)
            3'b000 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1000000;
            3'b001 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1100000;
            3'b010 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1110000;
            3'b011 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1111000;
            3'b100 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1111100;
            3'b101 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1111110;
            3'b110 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b1111111;
            3'b111 : maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'b0000000;
            default : begin
                          // unreachable
                          maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 7'bxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // fracYPTopPostMask_uid926_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,925)@119
    assign fracYPTopPostMask_uid926_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(fracYPTop_uid909_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b & maskAFP_uid925_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // fracAFull_uid928_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,927)@119
    assign fracAFull_uid928_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {fracYPTopPostMask_uid926_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, cst16z_uid778_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q};

    // a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,929)@119
    assign a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {signYP_uid907_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, newExpA_uid929_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, fracAFull_uid928_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};

    // ySign_uid931_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,930)@119
    assign ySign_uid931_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[31:31];

    // invYSign_uid934_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,933)@119
    assign invYSign_uid934_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (ySign_uid931_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));

    // exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,932)@119
    assign exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[30:0];
    assign exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[30:23]);

    // fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,931)@119
    assign fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = a_uid930_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[22:0];
    assign fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[22:0]);

    // minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,934)@119
    assign minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {invYSign_uid934_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, exp_uid933_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, fraction_uid932_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // redist198_minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_1(DELAY,4010)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_1_q <= minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
        end
    end

    // b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3219)@120 + 3
    assign b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0 = $unsigned(redist198_minusY_uid935_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_1_q);
    assign b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = redist68_yP_uid904_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    assign b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_adder_a(b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0),
        .fp32_adder_b(b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_result(b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist66_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1(DELAY,3878)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q <= b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
        end
    end

    // redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr(COUNTER,4106)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_i <= $unsigned(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_q = $signed(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_i[1:0]);

    // redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem(DUALMEM,4105)
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ia = $unsigned(redist66_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q);
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_aa = redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_wraddr_q;
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ab = redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_aa),
        .data_a(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_ab),
        .q_b(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_q = $signed(redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_iq[31:0]);

    // oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3221)@124 + 4
    assign oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = cstHalfFP_uid789_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q;
    assign oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0 = redist66_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    assign oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_adder_a(oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0),
        .fp32_mult_a(oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_mult_b(oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0),
        .fp32_result(oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist65_oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1(DELAY,3877)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q <= oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
        end
    end

    // eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3224)@129 + 4
    assign eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0 = $unsigned(oneFP_uid774_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_b_const_q);
    assign eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = redist65_oPBo2_uid939_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    assign eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0 = redist67_b_uid936_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_6_mem_q;
    assign eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_adder_a(eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ax0),
        .fp32_mult_a(eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_mult_b(eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0),
        .fp32_result(eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist64_eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1(DELAY,3876)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q <= eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0;
        end
    end

    // eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl(FPCOLUMN,3227)@134 + 3
    assign eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0 = redist64_eB_uid940_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0_1_q;
    assign eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0 = eAPostUdfA_uid924_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    assign eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 = 1'b0;
    assign eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ena0 }),
        .clr({ eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0, eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_reset0 }),
        .fp32_mult_a(eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_ay0),
        .fp32_mult_b(eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_az0),
        .fp32_result(eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,967)@137
    assign signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[31:31];

    // redist196_signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1(DELAY,4008)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q <= signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
        end
    end

    // expEY_uid942_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,941)@137
    assign expEY_uid942_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[30:23]);

    // lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,942)@137
    assign lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = expEY_uid942_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b[1:0];
    assign lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[1:0]);

    // expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,946)@137
    assign expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = lowerBitOfeY_uid943_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
    always_comb 
    begin
        unique case (expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
            2'b00 : expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = biasP1_uid797_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b01 : expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = biasM2_uid796_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b10 : expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cstBiasM1_uid677_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            2'b11 : expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = cstBias_uid676_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
            default : expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = 8'b0;
        endcase
    end

    // redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt(ADD,4272)
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_a = {1'b0, redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_q};
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_b = {1'b0, redist144_expTmp_uid1768_i_acl_expf_call6722_i_i_i_i_i_const_lambda_2_4497_31_b_27_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_o <= $unsigned(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_a) + $unsigned(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_b);
        end
    end
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_q = redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_o[5:0];

    // redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr(COUNTER,4270)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_i <= $unsigned(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_q = $signed(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_i[4:0]);

    // redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem(DUALMEM,4269)
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ia = $unsigned(redist202_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_4_q);
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_aa = redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_wraddr_q;
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ab = redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_aa),
        .data_a(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_ab),
        .q_b(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_q = $signed(redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_iq[7:0]);

    // redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_outputreg0(DELAY,4268)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_outputreg0_q <= redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_mem_q;
        end
    end

    // updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(ADD,947)@137
    assign updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a = $unsigned({{3{redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_outputreg0_q[7]}}, redist203_expTmp_uid874_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_27_outputreg0_q});
    assign updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $unsigned({3'b000, expUpdateVal_uid947_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q});
    assign updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o = $unsigned($signed(updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_a) + $signed(updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));
    assign updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_o[9:0]);

    // expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,948)@137
    assign expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in = updatedExponent_uid948_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[7:0];
    assign expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_in[7:0]);

    // redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt(ADD,4262)
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_a = {1'b0, redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_q};
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_b = {1'b0, redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_o <= $unsigned(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_a) + $unsigned(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_b);
        end
    end
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_q = redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_o[5:0];

    // fracXIsZero_uid840_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,839)@108
    assign fracXIsZero_uid840_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q == fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid841_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,840)@108
    assign fracXIsNotZero_uid841_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (fracXIsZero_uid840_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q));

    // expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,838)@108
    assign expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b == cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // excN_x_uid843_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,842)@108
    assign excN_x_uid843_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & fracXIsNotZero_uid841_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // expFracX_uid847_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,846)@108
    assign expFracX_uid847_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b, fracX_uid824_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b};

    // expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_bit_select_top_X_trz_3681(BITSELECT,3680)@108
    assign expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_bit_select_top_X_trz_3681_b = $signed(expFracX_uid847_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[30:3]);

    // expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682(COMPARE,3681)@108
    assign expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_a = {2'b00, expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_bit_select_top_X_trz_3681_b};
    assign expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_b = {2'b00, expMaxInput_uid700_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3104_new_const_trz_3671_q};
    assign expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_o = $unsigned(expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_a) - $unsigned(expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_b);
    assign expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_n[0] = ~ (expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_o[29]);

    // invSignX_uid850_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,849)@108
    assign invSignX_uid850_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b));

    // inputOverflow_uid851_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,850)@108
    assign inputOverflow_uid851_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(invSignX_uid850_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & expMaxInput_uid849_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3168_new_compare_trz_3682_n);

    // invExpXIsMax_uid844_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,843)@108
    assign invExpXIsMax_uid844_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q));

    // excZ_x_uid838_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,837)@108
    assign excZ_x_uid838_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = expX_uid822_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b == cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q ? 1'b1 : 1'b0;

    // InvExpXIsZero_uid845_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,844)@108
    assign InvExpXIsZero_uid845_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(~ (excZ_x_uid838_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q));

    // excR_x_uid846_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,845)@108
    assign excR_x_uid846_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(InvExpXIsZero_uid845_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & invExpXIsMax_uid844_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // regXAndExpOverflowAndPos_uid953_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,952)@108
    assign regXAndExpOverflowAndPos_uid953_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(excR_x_uid846_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & inputOverflow_uid851_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // excI_x_uid842_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,841)@108
    assign excI_x_uid842_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(expXIsMax_uid839_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & fracXIsZero_uid840_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // posInf_uid955_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,954)@108
    assign posInf_uid955_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(excI_x_uid842_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & invSignX_uid850_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // excRInf_uid956_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,955)@108
    assign excRInf_uid956_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(posInf_uid955_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q | regXAndExpOverflowAndPos_uid953_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // negInf_uid950_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,949)@108
    assign negInf_uid950_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(excI_x_uid842_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b);

    // expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_bit_select_top_X_trz_3684(BITSELECT,3683)@108
    assign expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_bit_select_top_X_trz_3684_b = $signed(expFracX_uid847_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q[30:4]);

    // expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685(COMPARE,3684)@108
    assign expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_a = {2'b00, expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_bit_select_top_X_trz_3684_b};
    assign expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_b = {2'b00, expMinInput_uid704_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_new_compare_tro_3106_new_const_trz_3674_q};
    assign expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_o = $unsigned(expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_a) - $unsigned(expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_b);
    assign expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_n[0] = ~ (expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_o[28]);

    // inputUnderflow_uid854_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,853)@108
    assign inputUnderflow_uid854_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(signX_uid823_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b & expMinInput_uid853_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_new_compare_tro_3170_new_compare_trz_3685_n);

    // regXAndExpOverflowAndNeg_uid951_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,950)@108
    assign regXAndExpOverflowAndNeg_uid951_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(excR_x_uid846_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q & inputUnderflow_uid854_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // excRZero_uid952_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOGICAL,951)@108
    assign excRZero_uid952_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = $signed(regXAndExpOverflowAndNeg_uid951_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q | negInf_uid950_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);

    // concExc_uid957_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,956)@108
    assign concExc_uid957_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {excN_x_uid843_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, excRInf_uid956_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, excRZero_uid952_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};

    // excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(LOOKUP,957)@108 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid957_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q)
                3'b000 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b01;
                3'b001 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b00;
                3'b010 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b10;
                3'b011 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b00;
                3'b100 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b11;
                3'b101 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b00;
                3'b110 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b00;
                3'b111 : excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 2'bxx;
                          end
            endcase
        end
    end

    // redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr(COUNTER,4260)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_i <= $unsigned(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_q = $signed(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_i[4:0]);

    // redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem(DUALMEM,4259)
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ia = $unsigned(excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q);
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_aa = redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_wraddr_q;
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ab = redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(2),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(2),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_aa),
        .data_a(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_ab),
        .q_b(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_q = $signed(redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_iq[1:0]);

    // expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,966)@137 + 1
    assign expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
                2'b00 : expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= cstZeroWE_uid681_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b01 : expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= expR_uid949_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
                2'b10 : expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                2'b11 : expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= cstAllOWE_uid684_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 8'b0;
            endcase
        end
    end

    // fracEY_uid961_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITSELECT,960)@137
    assign fracEY_uid961_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b = $signed(eY_uid941_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_impl_q0[22:0]);

    // fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(MUX,962)@137 + 1
    assign fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s = redist197_excREnc_uid958_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q_29_mem_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_s)
                2'b00 : fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b01 : fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= fracEY_uid961_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b;
                2'b10 : fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= i_and_i29_i_i_i_i327_i_const_lambda_2_4497_154_vt_const_22_q;
                2'b11 : fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= oneFracRPostExc2_uid810_i_acl_expf_call12_i_i_i23_i366_i_const_lambda_2_4497_275_q;
                default : fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q <= 23'b0;
            endcase
        end
    end

    // finalResult_uid969_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122(BITJOIN,968)@138
    assign finalResult_uid969_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q = {redist196_signEY_uid968_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_b_1_q, expRPostExc_uid967_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q, fracRPostExc_uid963_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q};

    // redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt(ADD,4323)
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_a = {1'b0, redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_q};
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_b = {1'b0, redist237_i_llvm_fpga_mem_lm287_const_lambda_2_4497_146_out_o_readdata_35_split_0_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_o <= $unsigned(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_a) + $unsigned(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_b);
        end
    end
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_q = redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_o[5:0];

    // redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr(COUNTER,4321)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_i <= $unsigned(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_q = $signed(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_i[4:0]);

    // redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem(DUALMEM,4320)
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ia = $unsigned(redist238_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_1_q);
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_aa = redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_wraddr_q;
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ab = redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_aa),
        .data_a(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_ab),
        .q_b(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_q = $signed(redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_iq[31:0]);

    // redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35(DELAY,4051)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_q <= redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_split_0_mem_q;
        end
    end

    // redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt(ADD,4292)
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_a = {1'b0, redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_q};
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_b = {1'b0, redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_o <= $unsigned(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_a) + $unsigned(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_b);
        end
    end
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_q = redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_o[6:0];

    // redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_inputreg0(DELAY,4288)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_inputreg0_q <= in_c2_eni14_9_tpl;
        end
    end

    // redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr(COUNTER,4290)
    // low=0, high=63, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_i <= $unsigned(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_q = $signed(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_i[5:0]);

    // redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem(DUALMEM,4289)
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ia = $unsigned(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_inputreg0_q);
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_aa = redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_wraddr_q;
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ab = redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_aa),
        .data_a(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_ab),
        .q_b(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_q = $signed(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_iq[31:0]);

    // i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl(FPCOLUMN,3028)@138 + 4
    assign i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ax0 = $unsigned(redist217_sync_together_4497_304_aunroll_x_in_c2_eni14_9_tpl_47_mem_q);
    assign i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ay0 = redist239_i_llvm_fpga_mem_lm22189_const_lambda_2_4497_12_out_o_readdata_35_q;
    assign i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_az0 = finalResult_uid969_i_acl_expf_call12_i_i_i23_i_i_const_lambda_2_4497_122_q;
    assign i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_reset0 = 1'b0;
    assign i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult_add"),
        .fp32_adder_a_clken("0"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .adder_input_clken("0"),
        .fp32_adder_a_chainin_pl_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ena0 }),
        .clr({ i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_reset0, i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_reset0 }),
        .fp32_adder_a(i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ax0),
        .fp32_mult_a(i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_ay0),
        .fp32_mult_b(i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_az0),
        .fp32_result(i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr(COUNTER,4128)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_i <= $unsigned(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_q = $signed(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_i[4:0]);

    // redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem(DUALMEM,4127)
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ia = $unsigned(i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0);
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_aa = redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_wraddr_q;
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ab = redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_aa),
        .data_a(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_ab),
        .q_b(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_q = $signed(redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_iq[31:0]);

    // redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_outputreg0(DELAY,4126)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_outputreg0_q <= redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_mem_q;
        end
    end

    // sync_out_216_aunroll_x(GPOUT,670)@169
    assign out_c2_exi4_0_tpl = GND_q;
    assign out_c2_exi4_1_tpl = redist84_i_llvm_fpga_fp_multadd_mult_add13_const_lambda_2_4497_123_impl_q0_27_outputreg0_q;
    assign out_c2_exi4_2_tpl = i_add_i_i_const_lambda_2_4497_143_impl_q0;
    assign out_c2_exi4_3_tpl = i_sum_u_exp_0_i298_i_lcssa_sel_const_lambda_2_4497_277_q;
    assign out_c2_exi4_4_tpl = i_sum_log_cosh_0_i299_i_lcssa_sel_const_lambda_2_4497_278_q;
    assign out_o_valid = redist93_valid_fanout_reg0_q_73_q;
    assign out_unnamed_const_lambda_20 = GND_q;

endmodule
