{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592431199113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592431199121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 09:59:58 2020 " "Processing started: Thu Jun 18 09:59:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592431199121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431199121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431199121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592431200633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592431200633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../IP/common/system_monitor.sv" "" { Text "D:/QuartusProjects/IP/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/pd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/pd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block " "Found entity 1: pd_block" {  } { { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_irq_mapper " "Found entity 1: pd_block_irq_mapper" {  } { { "pd_block/synthesis/submodules/pd_block_irq_mapper.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2 " "Found entity 1: pd_block_mm_interconnect_2" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_rsp_mux " "Found entity 1: pd_block_mm_interconnect_2_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212672 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_rsp_demux " "Found entity 1: pd_block_mm_interconnect_2_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_cmd_mux " "Found entity 1: pd_block_mm_interconnect_2_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_cmd_demux " "Found entity 1: pd_block_mm_interconnect_2_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212729 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212729 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212729 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212729 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212804 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_004_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_004_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212812 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router_004 " "Found entity 2: pd_block_mm_interconnect_2_router_004" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_001_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_001_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212816 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router_001 " "Found entity 2: pd_block_mm_interconnect_2_router_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212827 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router " "Found entity 2: pd_block_mm_interconnect_2_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1 " "Found entity 1: pd_block_mm_interconnect_1" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_rsp_mux " "Found entity 1: pd_block_mm_interconnect_1_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_rsp_demux " "Found entity 1: pd_block_mm_interconnect_1_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_cmd_mux " "Found entity 1: pd_block_mm_interconnect_1_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_cmd_demux " "Found entity 1: pd_block_mm_interconnect_1_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_1_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212935 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_1_router_002 " "Found entity 2: pd_block_mm_interconnect_1_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431212938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_router_default_decode " "Found entity 1: pd_block_mm_interconnect_1_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212940 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_1_router " "Found entity 2: pd_block_mm_interconnect_1_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0 " "Found entity 1: pd_block_mm_interconnect_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431212992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431212992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_009_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_009_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213110 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_009 " "Found entity 2: pd_block_mm_interconnect_0_router_009" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_007_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213114 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_007 " "Found entity 2: pd_block_mm_interconnect_0_router_007" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_006_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_006_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213125 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_006 " "Found entity 2: pd_block_mm_interconnect_0_router_006" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213136 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_002 " "Found entity 2: pd_block_mm_interconnect_0_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_001_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213149 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_001 " "Found entity 2: pd_block_mm_interconnect_0_router_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213154 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router " "Found entity 2: pd_block_mm_interconnect_0_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VSYNC vga_vsync vga_output.sv(9) " "Verilog HDL Declaration information at vga_output.sv(9): object \"VGA_VSYNC\" differs only in case from object \"vga_vsync\" in the same scope" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HSYNC vga_hsync vga_output.sv(5) " "Verilog HDL Declaration information at vga_output.sv(5): object \"VGA_HSYNC\" differs only in case from object \"vga_hsync\" in the same scope" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431213162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/clock_cross_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/clock_cross_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_cross_enable " "Found entity 1: clock_cross_enable" {  } { { "pd_block/synthesis/submodules/clock_cross_enable.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/clock_cross_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_sdram_input_efifo_module " "Found entity 1: pd_block_sdram_input_efifo_module" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213184 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_sdram " "Found entity 2: pd_block_sdram" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/rgb_to_tensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/rgb_to_tensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_tensor " "Found entity 1: rgb_to_tensor" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/fp_lut6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/fp_lut6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_lut6 " "Found entity 1: fp_lut6" {  } { { "pd_block/synthesis/submodules/fp_lut6.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/fp_lut6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_onchip_ram " "Found entity 1: pd_block_onchip_ram" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e " "Found entity 1: pd_block_nios2e" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_register_bank_a_module " "Found entity 1: pd_block_nios2e_cpu_register_bank_a_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_nios2e_cpu_register_bank_b_module " "Found entity 2: pd_block_nios2e_cpu_register_bank_b_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: pd_block_nios2e_cpu_nios2_oci_debug" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_nios2e_cpu_nios2_oci_break " "Found entity 4: pd_block_nios2e_cpu_nios2_oci_break" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: pd_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: pd_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: pd_block_nios2e_cpu_nios2_oci_itrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: pd_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: pd_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: pd_block_nios2e_cpu_nios2_oci_fifo" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: pd_block_nios2e_cpu_nios2_oci_pib" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd_block_nios2e_cpu_nios2_oci_im " "Found entity 15: pd_block_nios2e_cpu_nios2_oci_im" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: pd_block_nios2e_cpu_nios2_performance_monitors" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: pd_block_nios2e_cpu_nios2_avalon_reg" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: pd_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd_block_nios2e_cpu_nios2_ocimem " "Found entity 19: pd_block_nios2e_cpu_nios2_ocimem" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd_block_nios2e_cpu_nios2_oci " "Found entity 20: pd_block_nios2e_cpu_nios2_oci" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd_block_nios2e_cpu " "Found entity 21: pd_block_nios2e_cpu" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: pd_block_nios2e_cpu_debug_slave_sysclk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_tck " "Found entity 1: pd_block_nios2e_cpu_debug_slave_tck" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: pd_block_nios2e_cpu_debug_slave_wrapper" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_test_bench " "Found entity 1: pd_block_nios2e_cpu_test_bench" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_led " "Found entity 1: pd_block_led" {  } { { "pd_block/synthesis/submodules/pd_block_led.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/pd_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_jtag_uart_sim_scfifo_w " "Found entity 1: pd_block_jtag_uart_sim_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213300 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_jtag_uart_scfifo_w " "Found entity 2: pd_block_jtag_uart_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213300 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_jtag_uart_sim_scfifo_r " "Found entity 3: pd_block_jtag_uart_sim_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213300 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_jtag_uart_scfifo_r " "Found entity 4: pd_block_jtag_uart_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213300 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_jtag_uart " "Found entity 5: pd_block_jtag_uart" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/frame_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/frame_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_reader " "Found entity 1: frame_reader" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/dma_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/dma_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_engine " "Found entity 1: dma_engine" {  } { { "pd_block/synthesis/submodules/dma_engine.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/dma_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator/synthesis/oscillator.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431213353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(318) " "Verilog HDL or VHDL warning at pd_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431213375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(328) " "Verilog HDL or VHDL warning at pd_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431213375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(338) " "Verilog HDL or VHDL warning at pd_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431213375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(682) " "Verilog HDL or VHDL warning at pd_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431213377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite.sv 1 1 " "Using design file de10_lite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592431213637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592431213641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:oscillator " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:oscillator\"" {  } { { "de10_lite.sv" "oscillator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431213700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "oscillator/synthesis/oscillator.v" "int_osc_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431213717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.v 1 1 " "Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431213766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592431213766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de10_lite.sv" "pll0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431213768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431214045 ""}  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431214045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431214132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431214132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de10_lite.sv" "monitor0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block pd_block:qsys " "Elaborating entity \"pd_block\" for hierarchy \"pd_block:qsys\"" {  } { { "de10_lite.sv" "qsys" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge pd_block:qsys\|altera_avalon_mm_bridge:bridge1 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"pd_block:qsys\|altera_avalon_mm_bridge:bridge1\"" {  } { { "pd_block/synthesis/pd_block.v" "bridge1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge pd_block:qsys\|altera_avalon_mm_bridge:bridge2 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"pd_block:qsys\|altera_avalon_mm_bridge:bridge2\"" {  } { { "pd_block/synthesis/pd_block.v" "bridge2" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc pd_block:qsys\|convolution_calc:conv1 " "Elaborating entity \"convolution_calc\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\"" {  } { { "pd_block/synthesis/pd_block.v" "conv1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431214511 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mlt_result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mlt_result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431214511 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431214511 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adder_node " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adder_node\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431214511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_engine pd_block:qsys\|dma_engine:dma " "Elaborating entity \"dma_engine\" for hierarchy \"pd_block:qsys\|dma_engine:dma\"" {  } { { "pd_block/synthesis/pd_block.v" "dma" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_reader pd_block:qsys\|frame_reader:frame_reader " "Elaborating entity \"frame_reader\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\"" {  } { { "pd_block/synthesis/pd_block.v" "frame_reader" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431214740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Instantiated megafunction \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215113 ""}  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431215113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kt11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kt11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kt11 " "Found entity 1: scfifo_kt11" {  } { { "db/scfifo_kt11.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kt11 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated " "Elaborating entity \"scfifo_kt11\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7l11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7l11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7l11 " "Found entity 1: a_dpfifo_7l11" {  } { { "db/a_dpfifo_7l11.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7l11 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo " "Elaborating entity \"a_dpfifo_7l11\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\"" {  } { { "db/scfifo_kt11.tdf" "dpfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7b1 " "Found entity 1: altsyncram_v7b1" {  } { { "db/altsyncram_v7b1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_v7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7b1 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|altsyncram_v7b1:FIFOram " "Elaborating entity \"altsyncram_v7b1\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|altsyncram_v7b1:FIFOram\"" {  } { { "db/a_dpfifo_7l11.tdf" "FIFOram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_7l11.tdf" "almost_full_comparer" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_7l11.tdf" "three_comparison" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7l11.tdf" "rd_ptr_msb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_7l11.tdf" "usedw_counter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_7l11.tdf" "wr_ptr" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart pd_block:qsys\|pd_block_jtag_uart:jtag_uart " "Elaborating entity \"pd_block_jtag_uart\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\"" {  } { { "pd_block/synthesis/pd_block.v" "jtag_uart" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_w pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w " "Elaborating entity \"pd_block_jtag_uart_scfifo_w\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_w" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "wfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431215910 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431215910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431215964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431215999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431215999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431216041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431216041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431216117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431216117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431216194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431216194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431216270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431216270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_r pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r " "Elaborating entity \"pd_block_jtag_uart_scfifo_r\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_r" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "pd_block_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431216691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431216691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431216691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431216691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431216691 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431216691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431217768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431217939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_led pd_block:qsys\|pd_block_led:led " "Elaborating entity \"pd_block_led\" for hierarchy \"pd_block:qsys\|pd_block_led:led\"" {  } { { "pd_block/synthesis/pd_block.v" "led" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431217999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e pd_block:qsys\|pd_block_nios2e:nios2e " "Elaborating entity \"pd_block_nios2e\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\"" {  } { { "pd_block/synthesis/pd_block.v" "nios2e" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu " "Elaborating entity \"pd_block_nios2e_cpu\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "cpu" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_test_bench pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench " "Elaborating entity \"pd_block_nios2e_cpu_test_bench\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_test_bench" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_a_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_a" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218373 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431218373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431218437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431218437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_b_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_b" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_debug pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_debug" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431218682 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431218682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_break pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_break" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_xbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_xbrk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dbrk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_itrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_itrace" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dtrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dtrace" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_td_mode pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431218981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_pib pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_pib" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_im pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_im" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_avalon_reg pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"pd_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_avalon_reg" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_ocimem pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"pd_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_ocimem" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_ociram_sp_ram_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"pd_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_ociram_sp_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219146 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431219146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431219208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431219208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_wrapper pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_debug_slave_wrapper" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_tck pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_tck" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_sysclk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_sysclk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "pd_block_nios2e_cpu_debug_slave_phy" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219482 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431219482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_onchip_ram pd_block:qsys\|pd_block_onchip_ram:onchip_ram " "Elaborating entity \"pd_block_onchip_ram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\"" {  } { { "pd_block/synthesis/pd_block.v" "onchip_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pd_block_onchip_ram.hex " "Parameter \"init_file\" = \"pd_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431219633 ""}  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431219633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1g1 " "Found entity 1: altsyncram_q1g1" {  } { { "db/altsyncram_q1g1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_q1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431219695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431219695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q1g1 pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated " "Elaborating entity \"altsyncram_q1g1\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431219698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_tensor pd_block:qsys\|rgb_to_tensor:rgb_tensor " "Elaborating entity \"rgb_to_tensor\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_tensor\"" {  } { { "pd_block/synthesis/pd_block.v" "rgb_tensor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_lut6 pd_block:qsys\|rgb_to_tensor:rgb_tensor\|fp_lut6:i2f_red " "Elaborating entity \"fp_lut6\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_tensor\|fp_lut6:i2f_red\"" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "i2f_red" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram pd_block:qsys\|pd_block_sdram:sdram " "Elaborating entity \"pd_block_sdram\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\"" {  } { { "pd_block/synthesis/pd_block.v" "sdram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram_input_efifo_module pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module " "Elaborating entity \"pd_block_sdram_input_efifo_module\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module\"" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "the_pd_block_sdram_input_efifo_module" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_from_memory pd_block:qsys\|stream_from_memory:stream1 " "Elaborating entity \"stream_from_memory\" for hierarchy \"pd_block:qsys\|stream_from_memory:stream1\"" {  } { { "pd_block/synthesis/pd_block.v" "stream1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(43) " "Verilog HDL assignment warning at stream_from_memory.sv(43): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431220205 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(44) " "Verilog HDL assignment warning at stream_from_memory.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431220205 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(58) " "Verilog HDL assignment warning at stream_from_memory.sv(58): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431220205 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(64) " "Verilog HDL assignment warning at stream_from_memory.sv(64): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431220206 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_from_memory.sv(83) " "Verilog HDL Case Statement information at stream_from_memory.sv(83): all case item expressions in this case statement are onehot" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592431220207 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_data stream_from_memory.sv(24) " "Output port \"st_data\" at stream_from_memory.sv(24) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431220208 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_valid stream_from_memory.sv(20) " "Output port \"st_valid\" at stream_from_memory.sv(20) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431220208 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_sop stream_from_memory.sv(21) " "Output port \"st_sop\" at stream_from_memory.sv(21) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431220209 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_eop stream_from_memory.sv(22) " "Output port \"st_eop\" at stream_from_memory.sv(22) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431220209 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output pd_block:qsys\|vga_output:vga_out " "Elaborating entity \"vga_output\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\"" {  } { { "pd_block/synthesis/pd_block.v" "vga_out" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Elaborating entity \"dcfifo\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Instantiated megafunction \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431220736 ""}  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431220736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j5j1 " "Found entity 1: dcfifo_j5j1" {  } { { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431220808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431220808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j5j1 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated " "Elaborating entity \"dcfifo_j5j1\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431220853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431220853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_j5j1.tdf" "rdptr_g_gray2bin" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431220945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431220945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_j5j1.tdf" "rdptr_g1p" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431220949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_j5j1.tdf" "wrptr_g1p" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l541 " "Found entity 1: altsyncram_l541" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l541 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram " "Elaborating entity \"altsyncram_l541\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\"" {  } { { "db/dcfifo_j5j1.tdf" "fifo_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_j5j1.tdf" "rdaclr" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_j5j1.tdf" "rs_brp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_j5j1.tdf" "rs_dgwp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe5 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe5" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_j5j1.tdf" "ws_dgrp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe8 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe8" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_ei5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431221444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431221444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_j5j1.tdf" "rdempty_eq_comp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:wrfull_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:wrfull_eq_comp\"" {  } { { "db/dcfifo_j5j1.tdf" "wrfull_eq_comp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_cross_enable pd_block:qsys\|vga_output:vga_out\|clock_cross_enable:sync_reset " "Elaborating entity \"clock_cross_enable\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|clock_cross_enable:sync_reset\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "sync_reset" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pd_block_mm_interconnect_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_tensor_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_tensor_avalon_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_tensor_avalon_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431221995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:stream1_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:stream1_read_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "stream1_read_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_read_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_write_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge2_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge2_s0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge1_s0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "led_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_reader_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_reader_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "frame_reader_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_tensor_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_tensor_avalon_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_tensor_avalon_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:stream1_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:stream1_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "stream1_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_write_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent_rdata_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge1_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge1_s0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router " "Elaborating entity \"pd_block_mm_interconnect_0_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pd_block_mm_interconnect_0_router_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_001_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431222981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pd_block_mm_interconnect_0_router_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_006 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"pd_block_mm_interconnect_0_router_006\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_006" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_006_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_006_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"pd_block_mm_interconnect_0_router_007\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_007" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_007_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_009 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"pd_block_mm_interconnect_0_router_009\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_009" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_009_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_009_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_to_bridge2_s0_cmd_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_to_nios2e_data_master_rsp_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431223936 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431223938 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431223938 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431223994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"pd_block_mm_interconnect_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:bridge2_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:bridge2_m0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "bridge2_m0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:bridge2_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:bridge2_m0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "bridge2_m0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:frame_reader_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:frame_reader_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "frame_reader_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router " "Elaborating entity \"pd_block_mm_interconnect_1_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\|pd_block_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_1_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\|pd_block_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_002 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"pd_block_mm_interconnect_1_router_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "router_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_002_default_decode pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_1_router_002_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431224577 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_1_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_1_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_1_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_1_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"pd_block_mm_interconnect_2\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_2" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431224865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:bridge1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:bridge1_m0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:conv1_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:conv1_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:bridge1_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:bridge1_m0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router " "Elaborating entity \"pd_block_mm_interconnect_2_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\|pd_block_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\|pd_block_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_001 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"pd_block_mm_interconnect_2_router_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_001_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_001_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_004 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"pd_block_mm_interconnect_2_router_004\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router_004" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_004_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_004_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:bridge1_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:bridge1_m0_limiter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_limiter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431225518 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431225771 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_2_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_2_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_2_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_2_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431225991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_rsp_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431226051 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431226052 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431226052 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_cmd_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_irq_mapper pd_block:qsys\|pd_block_irq_mapper:irq_mapper " "Elaborating entity \"pd_block_irq_mapper\" for hierarchy \"pd_block:qsys\|pd_block_irq_mapper:irq_mapper\"" {  } { { "pd_block/synthesis/pd_block.v" "irq_mapper" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller_001\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller_002\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431226261 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[0\].mlt_x\[0\].mlt fp_mlt " "Node instance \"mlt_y\[0\].mlt_x\[0\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[0\].mlt_x\[0\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 190 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226284 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[0\].mlt_x\[1\].mlt fp_mlt " "Node instance \"mlt_y\[0\].mlt_x\[1\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[0\].mlt_x\[1\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226284 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[0\].mlt_x\[2\].mlt fp_mlt " "Node instance \"mlt_y\[0\].mlt_x\[2\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[0\].mlt_x\[2\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226284 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[1\].mlt_x\[0\].mlt fp_mlt " "Node instance \"mlt_y\[1\].mlt_x\[0\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[1\].mlt_x\[0\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[1\].mlt_x\[1\].mlt fp_mlt " "Node instance \"mlt_y\[1\].mlt_x\[1\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[1\].mlt_x\[1\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[1\].mlt_x\[2\].mlt fp_mlt " "Node instance \"mlt_y\[1\].mlt_x\[2\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[1\].mlt_x\[2\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[2\].mlt_x\[0\].mlt fp_mlt " "Node instance \"mlt_y\[2\].mlt_x\[0\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[2\].mlt_x\[0\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[2\].mlt_x\[1\].mlt fp_mlt " "Node instance \"mlt_y\[2\].mlt_x\[1\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[2\].mlt_x\[1\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mlt_y\[2\].mlt_x\[2\].mlt fp_mlt " "Node instance \"mlt_y\[2\].mlt_x\[2\].mlt\" instantiates undefined entity \"fp_mlt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[2\].mlt_x\[2\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder_tree fp_add_tree " "Node instance \"adder_tree\" instantiates undefined entity \"fp_add_tree\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "adder_tree" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 226 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1592431226285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg " "Generated suppressed messages file D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431227098 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592431229324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 18 10:00:29 2020 " "Processing ended: Thu Jun 18 10:00:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592431229324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592431229324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592431229324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431229324 ""}
