/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [9:0] _02_;
  reg [14:0] _03_;
  reg [4:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  reg [14:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  reg [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [35:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_2z & celloutsig_0_21z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_0_7z = !(celloutsig_0_3z[0] ? celloutsig_0_4z[6] : celloutsig_0_6z);
  assign celloutsig_0_9z = !(in_data[15] ? celloutsig_0_8z[5] : celloutsig_0_2z);
  assign celloutsig_0_35z = ~((celloutsig_0_19z | celloutsig_0_32z[5]) & (celloutsig_0_21z | celloutsig_0_14z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_5z) & (celloutsig_1_13z | celloutsig_1_13z));
  assign celloutsig_0_30z = ~((celloutsig_0_20z | celloutsig_0_8z[5]) & (celloutsig_0_21z | celloutsig_0_13z[6]));
  assign celloutsig_0_45z = celloutsig_0_22z[11] | ~(celloutsig_0_35z);
  assign celloutsig_0_51z = celloutsig_0_2z | ~(celloutsig_0_25z);
  assign celloutsig_0_54z = celloutsig_0_31z | ~(celloutsig_0_51z);
  assign celloutsig_1_10z = celloutsig_1_2z[3] | ~(in_data[106]);
  assign celloutsig_1_18z = celloutsig_1_7z | ~(celloutsig_1_5z);
  assign celloutsig_0_15z = in_data[10] | ~(celloutsig_0_2z);
  assign celloutsig_0_20z = celloutsig_0_16z | ~(celloutsig_0_11z[3]);
  assign celloutsig_0_2z = celloutsig_0_0z[3] | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_29z = celloutsig_0_18z[0] | ~(celloutsig_0_16z);
  assign celloutsig_0_38z = ~(celloutsig_0_33z[0] ^ _00_);
  assign celloutsig_1_0z = ~(in_data[180] ^ in_data[185]);
  assign celloutsig_1_17z = ~(celloutsig_1_16z ^ celloutsig_1_1z);
  assign celloutsig_0_47z = celloutsig_0_13z[3:0] + celloutsig_0_39z[5:2];
  assign celloutsig_0_10z = { in_data[43:41], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z } + { celloutsig_0_0z[4:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[38:23], celloutsig_0_3z, celloutsig_0_4z } + { celloutsig_0_0z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[3:2], celloutsig_0_0z } + { celloutsig_0_10z[5:1], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_27z = celloutsig_0_3z + celloutsig_0_24z;
  reg [5:0] _29_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 6'h00;
    else _29_ <= celloutsig_0_22z[5:0];
  assign { _01_[5:1], _00_ } = _29_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 10'h000;
    else _02_ <= { in_data[190:184], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 15'h0000;
    else _03_ <= { in_data[15:7], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_64z = { celloutsig_0_12z[24:18], celloutsig_0_54z, celloutsig_0_47z } & { celloutsig_0_17z[6:5], celloutsig_0_55z, celloutsig_0_32z };
  assign celloutsig_0_73z = celloutsig_0_47z & { celloutsig_0_10z[16:14], celloutsig_0_21z };
  assign celloutsig_1_3z = { in_data[171:170], celloutsig_1_0z } & { in_data[176], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[6:1], celloutsig_1_1z } & celloutsig_1_2z[7:1];
  assign celloutsig_0_8z = { celloutsig_0_4z[6:1], celloutsig_0_5z } & in_data[28:22];
  assign celloutsig_0_1z = celloutsig_0_0z & celloutsig_0_0z;
  assign celloutsig_0_43z = celloutsig_0_12z[19:0] == { celloutsig_0_12z[17:12], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_46z = { celloutsig_0_10z[13], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_26z } == { _03_[9:7], celloutsig_0_11z };
  assign celloutsig_0_56z = celloutsig_0_44z[35:11] == { celloutsig_0_50z[1:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_48z, celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_46z };
  assign celloutsig_0_42z = celloutsig_0_28z > celloutsig_0_28z;
  assign celloutsig_0_48z = celloutsig_0_10z[13:11] > { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_25z };
  assign celloutsig_0_5z = celloutsig_0_4z[4:2] > celloutsig_0_4z[5:3];
  assign celloutsig_0_55z = celloutsig_0_11z[5:1] > { celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_42z };
  assign celloutsig_0_6z = in_data[43:40] > celloutsig_0_1z[3:0];
  assign celloutsig_1_1z = { in_data[139:131], celloutsig_1_0z, celloutsig_1_0z } > in_data[129:119];
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_4z } > { celloutsig_1_2z[6:4], celloutsig_1_5z };
  assign celloutsig_0_39z = celloutsig_0_33z[11:0] % { 1'h1, celloutsig_0_18z[8:2], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_5z };
  assign celloutsig_0_44z = { celloutsig_0_4z[3:0], celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_20z } % { 1'h1, celloutsig_0_22z[8:2], celloutsig_0_26z, celloutsig_0_38z, _03_, celloutsig_0_13z, celloutsig_0_30z };
  assign celloutsig_1_2z = in_data[132:125] % { 1'h1, in_data[166:160] };
  assign celloutsig_0_22z = in_data[95:83] % { 1'h1, celloutsig_0_12z[22:11] };
  assign celloutsig_1_13z = { celloutsig_1_8z[4:0], celloutsig_1_4z } !== { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_16z = { _02_[6:0], celloutsig_1_10z } !== { celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_3z[1], celloutsig_0_0z } !== { celloutsig_0_4z[4:0], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_1z[4], celloutsig_0_6z, celloutsig_0_2z } !== { celloutsig_0_10z[18:17], celloutsig_0_6z };
  assign celloutsig_0_21z = { in_data[44], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z } !== { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_25z = { _03_[3:1], celloutsig_0_3z, celloutsig_0_16z } !== { celloutsig_0_12z[22], celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_13z[4:1], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z } | { in_data[61:49], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_31z };
  assign celloutsig_0_4z = { in_data[85:84], celloutsig_0_0z } | { celloutsig_0_1z[4:3], celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_10z[14:9] | celloutsig_0_10z[20:15];
  assign celloutsig_0_36z = | { celloutsig_0_26z, celloutsig_0_20z, in_data[68:61], celloutsig_0_0z };
  assign celloutsig_0_14z = | celloutsig_0_10z[8:6];
  assign celloutsig_0_32z = { celloutsig_0_24z[0], celloutsig_0_13z, celloutsig_0_31z } >> _03_[13:5];
  assign celloutsig_0_3z = in_data[32:30] >> { celloutsig_0_0z[2:1], celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_39z[2:1], celloutsig_0_47z } >> { celloutsig_0_44z[22], celloutsig_0_45z, celloutsig_0_47z };
  assign celloutsig_0_72z = { celloutsig_0_64z[8:1], celloutsig_0_56z } >> { celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_2z } >> { celloutsig_0_4z[3], celloutsig_0_8z };
  assign celloutsig_0_24z = { _03_[6:5], celloutsig_0_6z } >> celloutsig_0_18z[9:7];
  assign celloutsig_0_26z = in_data[35:32] >> celloutsig_0_8z[3:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[59:55];
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 15'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_17z[6:0], celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_28z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_28z = celloutsig_0_18z[10:1];
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
