Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Dec 18 22:32:09 2018
| Host         : moe-SVP132200C running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file clock_with_set_control_sets_placed.rpt
| Design       : clock_with_set
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              30 |            7 |
| No           | Yes                   | No                     |              28 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------+------------------+------------------+----------------+
|                Clock Signal               |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------------+------------------+------------------+----------------+
|  nolabel_line33/key_clk                   | nolabel_line33/col[3]_i_1_n_0         | rst_IBUF         |                1 |              4 |
|  nolabel_line34/seg7/c500/scan_cnt_reg[3] |                                       | rst_IBUF         |                1 |              4 |
|  nolabel_line33/key_clk                   |                                       | rst_IBUF         |                1 |              6 |
|  nolabel_line33/next_state_reg[5]_i_2_n_0 |                                       |                  |                3 |              6 |
|  nolabel_line34/seg7/c500/scan_cnt_reg[3] | nolabel_line34/seg7/sc/out[7]_i_1_n_0 | rst_IBUF         |                5 |             15 |
|  clk_IBUF_BUFG                            |                                       | rst_IBUF         |               10 |             48 |
+-------------------------------------------+---------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 6      |                     2 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


