

================================================================
== Vivado HLS Report for 'list_scd'
================================================================
* Date:           Fri Dec 15 11:41:46 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       list_scd_unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  2132506|  25237018|  2132507|  25237019|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+-------+------+-------+---------+
        |                                |                     |    Latency   |   Interval   | Pipeline|
        |            Instance            |        Module       |  min |  max  |  min |  max  |   Type  |
        +--------------------------------+---------------------+------+-------+------+-------+---------+
        |grp_sortAndForward_fu_805       |sortAndForward       |  4272|   4272|  4272|   4272|   none  |
        |grp_processing_elements_fu_815  |processing_elements  |   886|   5581|   886|   5581|   none  |
        |grp_feedback_logic_fu_827       |feedback_logic       |  7263|  40223|  7263|  40223|   none  |
        +--------------------------------+---------------------+------+-------+------+-------+---------+

        * Loop: 
        +----------------------------+---------+----------+--------------+-----------+-----------+---------+----------+
        |                            |       Latency      |   Iteration  |  Initiation Interval  |   Trip  |          |
        |          Loop Name         |   min   |    max   |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +----------------------------+---------+----------+--------------+-----------+-----------+---------+----------+
        |- read_in_0                 |      512|       512|             2|          -|          -|      256|    no    |
        |- initialize_dec_mem0       |      516|       516|           258|          -|          -|        2|    no    |
        | + initialize_dec_mem1      |      256|       256|             1|          -|          -|      256|    no    |
        |- initialize_f_g_select     |        8|         8|             1|          -|          -|        8|    no    |
        |- initialize_enable         |        8|         8|             1|          -|          -|        8|    no    |
        |- main_loop                 |  2130688|  25235200| 8323 ~ 98575 |          -|          -|      256|    no    |
        | + pelayer_loop             |      888|     44664|  888 ~ 5583  |          -|          -|  1 ~ 8  |    no    |
        | + read_f_g_select          |        8|         8|             1|          -|          -|        8|    no    |
        | + assign_pe_en             |       24|        80|    3 ~ 10    |          -|          -|        8|    no    |
        |  ++ enable_update          |        1|         8|             1|          -|          -|  1 ~ 8  |    no    |
        | + ptr_upp1                 |       18|        18|             9|          -|          -|        2|    no    |
        |  ++ ptr_upp2               |        7|         7|             1|          -|          -|        7|    no    |
        | + sorter_initialize        |        4|         4|             2|          -|          -|        2|    no    |
        | + save_sort_out_decisions  |        2|         2|             1|          -|          -|        2|    no    |
        | + branch_copy_pointers     |       14|        14|             2|          -|          -|        7|    no    |
        | + copy_decision_mem        |        0|       510|             2|          -|          -| 0 ~ 255 |    no    |
        | + frozen_list_loop         |        2|         2|             1|          -|          -|        2|    no    |
        | + dec_mux_update           |       16|        16|             2|          -|          -|        8|    no    |
        | + list_loop                |       94|      9274|   47 ~ 4637  |          -|          -|        2|    no    |
        |  ++ mux0_loop              |       45|      4635|    5 ~ 515   |          -|          -|        9|    no    |
        |   +++ mux1_loop            |        2|       512|             2|          -|          -| 1 ~ 256 |    no    |
        |- write_out_no_crc          |      768|       768|             3|          -|          -|      256|    no    |
        +----------------------------+---------+----------+--------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1440|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1455|   4265|
|Memory           |        5|      -|      34|     60|
|Multiplexer      |        -|      -|       -|   1066|
|Register         |        -|      -|     427|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        7|      0|    1916|   6831|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       1|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+------+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+---------------------+---------+-------+-----+------+
    |grp_feedback_logic_fu_827       |feedback_logic       |        2|      0|  307|   810|
    |grp_processing_elements_fu_815  |processing_elements  |        0|      0|  464|  1660|
    |grp_sortAndForward_fu_805       |sortAndForward       |        0|      0|  684|  1795|
    +--------------------------------+---------------------+---------+-------+-----+------+
    |Total                           |                     |        2|      0| 1455|  4265|
    +--------------------------------+---------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |muxed_dec_mem_V_U       |feedback_logic_sakbM  |        0|   2|  16|  1022|    1|     1|         1022|
    |dec_mux_addr_init_V_U   |list_scd_dec_mux_rcU  |        0|  16|   1|     8|    8|     1|           64|
    |dec_order_U             |list_scd_dec_order    |        1|   0|   0|   256|    8|     1|         2048|
    |fi_bram_U               |list_scd_fi_bram      |        0|   1|   4|   256|    1|     1|          256|
    |layer_init_U            |list_scd_layer_init   |        0|   3|  12|   256|    3|     1|          768|
    |ll0_V_U                 |list_scd_ll0_V        |        1|   0|   0|   510|   11|     1|         5610|
    |ll1_V_U                 |list_scd_ll0_V        |        1|   0|   0|   510|   11|     1|         5610|
    |ll0_chan_V_U            |list_scd_ll0_chan_V   |        1|   0|   0|   256|    5|     1|         1280|
    |ll1_chan_V_U            |list_scd_ll0_chan_V   |        1|   0|   0|   256|    5|     1|         1280|
    |pe_dec_in_V_U           |list_scd_pe_dec_incg  |        0|   2|   8|   510|    1|     1|          510|
    |pe_f_g_select_V_U       |list_scd_pe_f_g_slbW  |        0|   2|   1|     8|    1|     1|            8|
    |pe_enable_V_U           |list_scd_pe_f_g_slbW  |        0|   2|   1|     8|    1|     1|            8|
    |dec_mem_V_U             |sortAndForward_teeOg  |        0|   2|   8|   512|    1|     1|          512|
    |systematic_encoded_d_U  |sortAndForward_teeOg  |        0|   2|   8|   512|    1|     1|          512|
    |ll_pointer_V_U          |sortAndForward_tefYi  |        0|   2|   1|    14|    1|     1|           14|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |        5|  34|  60|  4894|   59|    15|        19502|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |crc_dummy_V_fu_1823_p2           |     +    |      0|  0|   15|           8|           1|
    |i_10_fu_1256_p2                  |     +    |      0|  0|   12|           3|           1|
    |i_11_fu_1597_p2                  |     +    |      0|  0|   13|           4|           1|
    |i_12_fu_1733_p2                  |     +    |      0|  0|   16|           9|           1|
    |i_13_fu_903_p2                   |     +    |      0|  0|   16|           9|           1|
    |i_14_fu_946_p2                   |     +    |      0|  0|   13|           4|           1|
    |i_15_fu_1010_p2                  |     +    |      0|  0|   15|           5|           1|
    |i_16_fu_1046_p2                  |     +    |      0|  0|   13|           4|           1|
    |i_17_fu_1111_p2                  |     +    |      0|  0|   13|           4|           1|
    |i_18_fu_1337_p2                  |     +    |      0|  0|   12|           3|           1|
    |i_19_fu_1370_p2                  |     +    |      0|  0|   15|           8|           1|
    |i_1_fu_929_p2                    |     +    |      0|  0|   13|           4|           1|
    |k_4_fu_1803_p2                   |     +    |      0|  0|   16|           9|           1|
    |k_6_cast_fu_1031_p2              |     +    |      0|  0|   15|           8|           1|
    |k_6_fu_976_p2                    |     +    |      0|  0|   16|           1|           9|
    |k_fu_861_p2                      |     +    |      0|  0|   16|           9|           1|
    |list_10_fu_1467_p2               |     +    |      0|  0|   10|           2|           1|
    |list_11_fu_1398_p2               |     +    |      0|  0|   10|           2|           1|
    |list_12_fu_1656_p2               |     +    |      0|  0|   10|           2|           1|
    |list_7_fu_879_p2                 |     +    |      0|  0|   10|           2|           1|
    |list_8_fu_1218_p2                |     +    |      0|  0|   10|           2|           1|
    |list_9_fu_1563_p2                |     +    |      0|  0|   10|           2|           1|
    |r_V_fu_1764_p2                   |     +    |      0|  0|   16|           9|           9|
    |tmp_102_fu_986_p2                |     +    |      0|  0|   13|           4|           1|
    |tmp_113_fu_913_p2                |     +    |      0|  0|   18|          11|          11|
    |tmp_128_fu_1581_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_132_fu_1308_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_134_fu_1644_p2               |     +    |      0|  0|   15|           8|           8|
    |tmp_139_fu_1745_p2               |     +    |      0|  0|    9|           9|           9|
    |tmp_141_fu_1272_p2               |     +    |      0|  0|   15|           5|           5|
    |tmp_144_fu_1352_p2               |     +    |      0|  0|   15|           5|           5|
    |tmp_146_fu_1416_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_152_fu_1754_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_153_fu_1787_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_154_fu_1773_p2               |     +    |      0|  0|   18|          11|          11|
    |tmp_69_cast_fu_1617_p2           |     +    |      0|  0|   15|           2|           8|
    |tmp_fu_1739_p2                   |     +    |      0|  0|    9|           9|           2|
    |w_6_fu_1702_p2                   |     +    |      0|  0|   13|           4|           1|
    |w_fu_1129_p2                     |     +    |      0|  0|   13|           4|           1|
    |tmp_122_fu_1236_p2               |     -    |      0|  0|   15|           5|           5|
    |tmp_140_fu_1325_p2               |     -    |      0|  0|   15|           5|           5|
    |tmp_143_fu_1485_p2               |     -    |      0|  0|   17|          10|          10|
    |tmp_151_fu_1686_p2               |     -    |      0|  0|   18|          11|          11|
    |tmp_66_fu_1168_p2                |     -    |      0|  0|   15|           7|           6|
    |tmp_107_fu_1076_p2               |    and   |      0|  0|   15|           8|           8|
    |tmp_114_fu_1159_p2               |    and   |      0|  0|   15|           8|           8|
    |tmp_129_fu_1623_p2               |    and   |      0|  0|   15|           8|           8|
    |exitcond10_fu_1212_p2            |   icmp   |      0|  0|    9|           2|           3|
    |exitcond11_fu_1250_p2            |   icmp   |      0|  0|    9|           3|           2|
    |exitcond12_fu_1557_p2            |   icmp   |      0|  0|    9|           2|           3|
    |exitcond13_fu_1461_p2            |   icmp   |      0|  0|    9|           2|           3|
    |exitcond14_fu_1331_p2            |   icmp   |      0|  0|    9|           3|           2|
    |exitcond15_fu_1392_p2            |   icmp   |      0|  0|    9|           2|           3|
    |exitcond16_fu_1365_p2            |   icmp   |      0|  0|   13|          10|          10|
    |exitcond17_fu_1591_p2            |   icmp   |      0|  0|   11|           4|           5|
    |exitcond18_fu_1650_p2            |   icmp   |      0|  0|    9|           2|           3|
    |exitcond19_fu_1696_p2            |   icmp   |      0|  0|    9|           4|           4|
    |exitcond1_fu_873_p2              |   icmp   |      0|  0|    9|           2|           3|
    |exitcond20_fu_1728_p2            |   icmp   |      0|  0|   13|           9|           9|
    |exitcond2_fu_923_p2              |   icmp   |      0|  0|   11|           4|           5|
    |exitcond3_fu_940_p2              |   icmp   |      0|  0|   11|           4|           5|
    |exitcond4_fu_897_p2              |   icmp   |      0|  0|   13|           9|          10|
    |exitcond5_fu_970_p2              |   icmp   |      0|  0|   13|           9|          10|
    |exitcond6_fu_1005_p2             |   icmp   |      0|  0|   11|           6|           6|
    |exitcond7_fu_1040_p2             |   icmp   |      0|  0|   11|           4|           5|
    |exitcond8_fu_1105_p2             |   icmp   |      0|  0|   11|           4|           5|
    |exitcond9_fu_855_p2              |   icmp   |      0|  0|   13|           9|          10|
    |exitcond_fu_1797_p2              |   icmp   |      0|  0|   13|           9|          10|
    |tmp_116_fu_1188_p2               |   icmp   |      0|  0|   13|           9|           9|
    |tmp_118_fu_1282_p2               |   icmp   |      0|  0|    9|           2|           3|
    |tmp_119_fu_1288_p2               |   icmp   |      0|  0|    8|           2|           1|
    |tmp_120_fu_1262_p2               |   icmp   |      0|  0|    9|           3|           3|
    |tmp_126_fu_1442_p2               |   icmp   |      0|  0|   13|           9|           1|
    |tmp_131_fu_1628_p2               |   icmp   |      0|  0|   11|           8|           1|
    |tmp_137_fu_1708_p2               |   icmp   |      0|  0|   11|           4|           5|
    |ult1_fu_1199_p2                  |   icmp   |      0|  0|    9|           4|           4|
    |ult_fu_1092_p2                   |   icmp   |      0|  0|   11|           8|           8|
    |tmp_115_fu_1178_p2               |   lshr   |      0|  0|  101|           2|          32|
    |tmp_61_fu_1066_p2                |   lshr   |      0|  0|  101|           2|          32|
    |tmp_65_fu_1149_p2                |   lshr   |      0|  0|  101|           2|          32|
    |sort_in_ll0_1_V_1_fu_1501_p3     |  select  |      0|  0|   11|           1|          11|
    |sort_in_ll0_1_V_2_fu_1508_p3     |  select  |      0|  0|   11|           1|          11|
    |sort_in_ll1_1_V_1_fu_1515_p3     |  select  |      0|  0|   11|           1|          11|
    |sort_in_ll1_1_V_2_fu_1522_p3     |  select  |      0|  0|   11|           1|          11|
    |sort_o_decisions_V_l_fu_1430_p3  |  select  |      0|  0|    2|           1|           1|
    |i_op_assign_fu_1607_p2           |    shl   |      0|  0|   21|           1|           9|
    |tmp_108_fu_1081_p2               |    shl   |      0|  0|   19|           1|           8|
    |tmp_136_fu_1719_p2               |    shl   |      0|  0|   21|           1|           9|
    |rev1_fu_1205_p2                  |    xor   |      0|  0|    8|           1|           2|
    |rev_fu_1098_p2                   |    xor   |      0|  0|    8|           1|           2|
    |tmp_60_fu_1052_p2                |    xor   |      0|  0|   11|           4|           2|
    |tmp_64_fu_1135_p2                |    xor   |      0|  0|   11|           4|           2|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1440|         478|         543|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  173|         39|    1|         39|
    |crc_dummy_V_1_fu_226           |    9|          2|    8|         16|
    |dec_mem_V_address0             |   50|         11|    9|         99|
    |dec_mem_V_ce0                  |   15|          3|    1|          3|
    |dec_mem_V_d0                   |   33|          6|    1|          6|
    |dec_mem_V_we0                  |   15|          3|    1|          3|
    |dec_mux_addr_init_V_address0   |   27|          5|    3|         15|
    |dec_mux_addr_init_V_d0         |   15|          3|    8|         24|
    |fi_bram_address0               |   15|          3|    8|         24|
    |i_20_reg_693                   |    9|          2|    8|         16|
    |i_2_reg_738                    |    9|          2|    4|          8|
    |i_3_reg_558                    |    9|          2|    9|         18|
    |i_4_reg_569                    |    9|          2|    4|          8|
    |i_5_reg_580                    |    9|          2|    4|          8|
    |i_6_reg_615                    |    9|          2|    5|         10|
    |i_7_reg_626                    |    9|          2|    4|          8|
    |i_8_reg_637                    |    9|          2|    4|          8|
    |i_9_reg_671                    |    9|          2|    3|          6|
    |i_op_assign_1_reg_771          |    9|          2|    9|         18|
    |i_s_reg_682                    |    9|          2|    3|          6|
    |indvars_iv_reg_591             |    9|          2|    9|         18|
    |k_3_reg_536                    |    9|          2|    9|         18|
    |k_5_reg_794                    |    9|          2|    9|         18|
    |list_2_reg_716                 |    9|          2|    2|          4|
    |list_3_reg_705                 |    9|          2|    2|          4|
    |list_5_reg_727                 |    9|          2|    2|          4|
    |list_6_reg_749                 |    9|          2|    2|          4|
    |list_reg_547                   |    9|          2|    2|          4|
    |ll0_V_address0                 |   15|          3|    9|         27|
    |ll0_V_ce0                      |   15|          3|    1|          3|
    |ll0_V_ce1                      |    9|          2|    1|          2|
    |ll0_V_we0                      |    9|          2|    1|          2|
    |ll0_V_we1                      |    9|          2|    1|          2|
    |ll0_chan_V_address0            |   15|          3|    8|         24|
    |ll0_chan_V_ce0                 |   15|          3|    1|          3|
    |ll0_chan_V_ce1                 |    9|          2|    1|          2|
    |ll1_V_address0                 |   15|          3|    9|         27|
    |ll1_V_ce0                      |   15|          3|    1|          3|
    |ll1_V_ce1                      |    9|          2|    1|          2|
    |ll1_V_we0                      |    9|          2|    1|          2|
    |ll1_V_we1                      |    9|          2|    1|          2|
    |ll1_chan_V_address0            |   15|          3|    8|         24|
    |ll1_chan_V_ce0                 |   15|          3|    1|          3|
    |ll1_chan_V_ce1                 |    9|          2|    1|          2|
    |ll_pointer_V_address0          |   33|          6|    4|         24|
    |ll_pointer_V_ce0               |   21|          4|    1|          4|
    |ll_pointer_V_d0                |   21|          4|    1|          4|
    |ll_pointer_V_we0               |   15|          3|    1|          3|
    |muxed_dec_mem_V_address0       |   15|          3|   10|         30|
    |muxed_dec_mem_V_ce0            |   15|          3|    1|          3|
    |p_s_reg_603                    |    9|          2|    3|          6|
    |pe_dec_in_V_address0           |   15|          3|    9|         27|
    |pe_dec_in_V_ce0                |   15|          3|    1|          3|
    |pe_dec_in_V_we0                |    9|          2|    1|          2|
    |pe_enable_V_address0           |   21|          4|    3|         12|
    |pe_enable_V_ce0                |   15|          3|    1|          3|
    |pe_enable_V_d0                 |   15|          3|    1|          3|
    |pe_f_g_select_V_address0       |   21|          4|    3|         12|
    |pe_f_g_select_V_ce0            |   15|          3|    1|          3|
    |pe_f_g_select_V_d0             |   15|          3|    1|          3|
    |pr_list_size_V_fu_222          |   15|          3|    2|          6|
    |systematic_encoded_d_address0  |   15|          3|    9|         27|
    |systematic_encoded_d_ce0       |   15|          3|    1|          3|
    |systematic_encoded_d_we0       |    9|          2|    1|          2|
    |val_assign_reg_660             |    9|          2|    2|          4|
    |w_1_reg_649                    |    9|          2|    4|          8|
    |w_2_reg_760                    |    9|          2|    4|          8|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1066|        223|  245|        747|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  38|   0|   38|          0|
    |ap_reg_grp_feedback_logic_fu_827_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_processing_elements_fu_815_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sortAndForward_fu_805_ap_start       |   1|   0|    1|          0|
    |crc_dummy_V_1_fu_226                            |   8|   0|    8|          0|
    |dec_mem_V_addr_2_reg_1968                       |   9|   0|    9|          0|
    |dec_mux_addr_init_V_1_reg_2209                  |   3|   0|    3|          0|
    |fi_bram_load_reg_2307                           |   1|   0|    1|          0|
    |frozen_addr_rd_dummy_reg_1990                   |   1|   0|    1|          0|
    |i_11_reg_2195                                   |   4|   0|    4|          0|
    |i_12_reg_2269                                   |   9|   0|    9|          0|
    |i_15_reg_1963                                   |   5|   0|    5|          0|
    |i_17_reg_2010                                   |   4|   0|    4|          0|
    |i_18_reg_2088                                   |   3|   0|    3|          0|
    |i_19_reg_2106                                   |   8|   0|    8|          0|
    |i_20_reg_693                                    |   8|   0|    8|          0|
    |i_2_reg_738                                     |   4|   0|    4|          0|
    |i_3_reg_558                                     |   9|   0|    9|          0|
    |i_4_reg_569                                     |   4|   0|    4|          0|
    |i_5_reg_580                                     |   4|   0|    4|          0|
    |i_6_reg_615                                     |   5|   0|    5|          0|
    |i_7_reg_626                                     |   4|   0|    4|          0|
    |i_8_reg_637                                     |   4|   0|    4|          0|
    |i_9_reg_671                                     |   3|   0|    3|          0|
    |i_op_assign_1_reg_771                           |   9|   0|    9|          0|
    |i_s_reg_682                                     |   3|   0|    3|          0|
    |indvars_iv_cast_reg_1934                        |   9|   0|   10|          1|
    |indvars_iv_reg_591                              |   9|   0|    9|          0|
    |k_3_reg_536                                     |   9|   0|    9|          0|
    |k_4_reg_2292                                    |   9|   0|    9|          0|
    |k_5_reg_794                                     |   9|   0|    9|          0|
    |k_6_cast_reg_1994                               |   8|   0|    8|          0|
    |k_6_reg_1942                                    |   9|   0|    9|          0|
    |k_reg_1837                                      |   9|   0|    9|          0|
    |layer_init_dummy_V_reg_2060                     |   3|   0|    3|          0|
    |lhs_V_cast_reg_2261                             |   8|   0|    9|          1|
    |list_10_reg_2131                                |   2|   0|    2|          0|
    |list_12_reg_2217                                |   2|   0|    2|          0|
    |list_2_reg_716                                  |   2|   0|    2|          0|
    |list_3_reg_705                                  |   2|   0|    2|          0|
    |list_5_reg_727                                  |   2|   0|    2|          0|
    |list_6_reg_749                                  |   2|   0|    2|          0|
    |list_7_reg_1861                                 |   2|   0|    2|          0|
    |list_8_reg_2029                                 |   2|   0|    2|          0|
    |list_reg_547                                    |   2|   0|    2|          0|
    |muxed_dec_mem_V_addr_reg_2274                   |  10|   0|   10|          0|
    |p_s_reg_603                                     |   3|   0|    3|          0|
    |pr_list_size_V_fu_222                           |   2|   0|    2|          0|
    |pr_list_size_V_load_reg_2065                    |   2|   0|    2|          0|
    |sort_in_ll0_1_V_3_fu_210                        |  11|   0|   11|          0|
    |sort_in_ll0_1_V_fu_206                          |  11|   0|   11|          0|
    |sort_in_ll1_1_V_3_fu_218                        |  11|   0|   11|          0|
    |sort_in_ll1_1_V_fu_214                          |  11|   0|   11|          0|
    |sort_o_decisions_0_s_reg_2174                   |   1|   0|    1|          0|
    |sort_o_decisions_1_s_reg_2179                   |   1|   0|    1|          0|
    |systematic_encoded_d_1_reg_2297                 |   9|   0|    9|          0|
    |tmp_104_cast_reg_1983                           |   9|   0|   11|          2|
    |tmp_117_cast_reg_1948                           |   4|   0|    6|          2|
    |tmp_118_reg_2072                                |   1|   0|    1|          0|
    |tmp_119_reg_2076                                |   1|   0|    1|          0|
    |tmp_122_reg_2034                                |   5|   0|    5|          0|
    |tmp_126_reg_2124                                |   1|   0|    1|          0|
    |tmp_131_reg_2205                                |   1|   0|    1|          0|
    |tmp_135_cast_reg_1866                           |   2|   0|   11|          9|
    |tmp_136_reg_2255                                |   9|   0|    9|          0|
    |tmp_137_reg_2246                                |   1|   0|    1|          0|
    |tmp_140_reg_2080                                |   5|   0|    5|          0|
    |tmp_144_reg_2098                                |   5|   0|    5|          0|
    |tmp_151_reg_2228                                |  11|   0|   11|          0|
    |tmp_174_cast_reg_2222                           |   2|   0|   11|          9|
    |tmp_69_reg_1927                                 |   8|   0|    8|          0|
    |tmp_73_reg_2039                                 |   1|   0|    1|          0|
    |tmp_76_reg_2146                                 |   1|   0|    1|          0|
    |tmp_79_reg_2200                                 |   8|   0|    8|          0|
    |tmp_s_reg_1842                                  |   9|   0|   64|         55|
    |val_assign_reg_660                              |   2|   0|    2|          0|
    |w_1_reg_649                                     |   4|   0|    4|          0|
    |w_2_cast3_reg_2233                              |   4|   0|    9|          5|
    |w_2_reg_760                                     |   4|   0|    4|          0|
    |w_6_reg_2241                                    |   4|   0|    4|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 427|   0|  511|         84|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   list_scd   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   list_scd   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   list_scd   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   list_scd   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   list_scd   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   list_scd   | return value |
|ll0_in_V_address0   | out |    8|  ap_memory |   ll0_in_V   |     array    |
|ll0_in_V_ce0        | out |    1|  ap_memory |   ll0_in_V   |     array    |
|ll0_in_V_q0         |  in |    5|  ap_memory |   ll0_in_V   |     array    |
|ll1_in_V_address0   | out |    8|  ap_memory |   ll1_in_V   |     array    |
|ll1_in_V_ce0        | out |    1|  ap_memory |   ll1_in_V   |     array    |
|ll1_in_V_q0         |  in |    5|  ap_memory |   ll1_in_V   |     array    |
|dec_out_V_address0  | out |    8|  ap_memory |   dec_out_V  |     array    |
|dec_out_V_ce0       | out |    1|  ap_memory |   dec_out_V  |     array    |
|dec_out_V_we0       | out |    1|  ap_memory |   dec_out_V  |     array    |
|dec_out_V_d0        | out |    1|  ap_memory |   dec_out_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

