// Seed: 1299581257
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri id_13,
    input wire id_14,
    input wire id_15
);
  wire id_17, id_18, id_19;
  and (id_2, id_11, id_8, id_17, id_15, id_5, id_1, id_14, id_18, id_0, id_9);
  module_0(
      id_19, id_19
  );
endmodule
