# Single-Cycle-32-bit-RISV-V-processor-based-on-Verilog

- Instruction set consisting of 12 Instructions to execute a code that computes Fibonacci Series Summation.
- Modules: ALU, Register File, Program Counter, Instruction Memory, Data Memory, Control Unit, Sign Extend and MUX.
