Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 10 11:09:31 2019
| Host         : JD1612-16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_toplevel_control_sets_placed.rpt
| Design       : lab1_toplevel
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              66 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            6 |
| Yes          | No                    | Yes                    |              48 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------+------------------+----------------+
|  clk_temp_BUFG | count[7]_i_1_n_0 | rst_IBUF         |                2 |             16 |
|  clk_temp_BUFG | c[7]_i_1_n_0     |                  |                3 |             16 |
|  clk_temp_BUFG | a                | rst_IBUF         |                2 |             16 |
|  clk_temp_BUFG | temp[7]_i_1_n_0  | rst_IBUF         |                2 |             16 |
|  clk_temp_BUFG | led[7]_i_1_n_0   |                  |                3 |             16 |
|  clk_IBUF_BUFG |                  | rst_IBUF         |               15 |             66 |
+----------------+------------------+------------------+------------------+----------------+


