<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Q4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afficheur16bits.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="afficheur16bits.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="afficheur16bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="afficheur16bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="afficheur16bits.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="afficheur16bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur16bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="afficheur16bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="afficheur16bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="afficheur16bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="afficheur16bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="afficheur16bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="afficheur16bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="afficheur16bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="afficheur16bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="afficheur16bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="afficheur16bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="afficheur16bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="afficheur16bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="afficheur16bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afficheur16bits.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="afficheur16bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="afficheur16bits.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="afficheur16bits_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afficheur16bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur16bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="afficheur16bits_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afficheur16bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afficheur16bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur16bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="afficheur16bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur16bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur16bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="afficheur16bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="afficheur16bits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur16bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afficheur16bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="afficheur16bits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="afficheur16bits_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur16bits_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="comp_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508030178" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508030178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508034075" xil_pn:in_ck="-4191962729731239079" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508034075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="afficheur16bits.vhd"/>
      <outfile xil_pn:name="calc.vhd"/>
      <outfile xil_pn:name="clkdiv.vhd"/>
      <outfile xil_pn:name="comp.vhd"/>
      <outfile xil_pn:name="fsm.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508034033" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="576522495233403593" xil_pn:start_ts="1508034033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1508034033" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3433615310954721607" xil_pn:start_ts="1508034033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1508030178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3048626325331892682" xil_pn:start_ts="1508030178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508034033" xil_pn:in_ck="-4191962729731239079" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508034033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="afficheur16bits.vhd"/>
      <outfile xil_pn:name="calc.vhd"/>
      <outfile xil_pn:name="clkdiv.vhd"/>
      <outfile xil_pn:name="comp.vhd"/>
      <outfile xil_pn:name="fsm.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508034035" xil_pn:in_ck="-4191962729731239079" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6738306229471663035" xil_pn:start_ts="1508034033">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1508032128" xil_pn:in_ck="-6301258899115010445" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2154911511257955012" xil_pn:start_ts="1508032128">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="comp_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3787215323384122489" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3048626325331892682" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="576522495233403593" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508029146" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6660085617480610432" xil_pn:start_ts="1508029146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508034402" xil_pn:in_ck="-4191962729731239079" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2011896017842602959" xil_pn:start_ts="1508034392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.lso"/>
      <outfile xil_pn:name="afficheur16bits.ngc"/>
      <outfile xil_pn:name="afficheur16bits.ngr"/>
      <outfile xil_pn:name="afficheur16bits.prj"/>
      <outfile xil_pn:name="afficheur16bits.stx"/>
      <outfile xil_pn:name="afficheur16bits.syr"/>
      <outfile xil_pn:name="afficheur16bits.xst"/>
      <outfile xil_pn:name="afficheur16bits_beh.prj"/>
      <outfile xil_pn:name="afficheur16bits_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508029154" xil_pn:in_ck="5098787213307575566" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3713356213138905822" xil_pn:start_ts="1508029154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508034408" xil_pn:in_ck="4097626953729662906" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3168507415560804257" xil_pn:start_ts="1508034402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.bld"/>
      <outfile xil_pn:name="afficheur16bits.ngd"/>
      <outfile xil_pn:name="afficheur16bits_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508034419" xil_pn:in_ck="4097626953729662907" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1508034408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.pcf"/>
      <outfile xil_pn:name="afficheur16bits_map.map"/>
      <outfile xil_pn:name="afficheur16bits_map.mrp"/>
      <outfile xil_pn:name="afficheur16bits_map.ncd"/>
      <outfile xil_pn:name="afficheur16bits_map.ngm"/>
      <outfile xil_pn:name="afficheur16bits_map.xrpt"/>
      <outfile xil_pn:name="afficheur16bits_summary.xml"/>
      <outfile xil_pn:name="afficheur16bits_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1508034433" xil_pn:in_ck="-830229332243540908" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1508034419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.ncd"/>
      <outfile xil_pn:name="afficheur16bits.pad"/>
      <outfile xil_pn:name="afficheur16bits.par"/>
      <outfile xil_pn:name="afficheur16bits.ptwx"/>
      <outfile xil_pn:name="afficheur16bits.unroutes"/>
      <outfile xil_pn:name="afficheur16bits.xpi"/>
      <outfile xil_pn:name="afficheur16bits_pad.csv"/>
      <outfile xil_pn:name="afficheur16bits_pad.txt"/>
      <outfile xil_pn:name="afficheur16bits_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508034442" xil_pn:in_ck="7037539472528210153" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1508034433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.bgn"/>
      <outfile xil_pn:name="afficheur16bits.bit"/>
      <outfile xil_pn:name="afficheur16bits.drc"/>
      <outfile xil_pn:name="afficheur16bits.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1508034433" xil_pn:in_ck="4097626953729662775" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1508034428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="afficheur16bits.twr"/>
      <outfile xil_pn:name="afficheur16bits.twx"/>
    </transform>
  </transforms>

</generated_project>
