--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Nexys3_Master.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 334 paths analyzed, 133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.482ns.
--------------------------------------------------------------------------------

Paths for end point M1/button_out_3 (SLICE_X14Y53.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkdiv_21 (FF)
  Destination:          M1/button_out_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkdiv_21 to M1/button_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.447   M2/clkdiv<22>
                                                       M2/clkdiv_21
    SLICE_X14Y53.B2      net (fanout=3)        1.954   M2/clkdiv<21>
    SLICE_X14Y53.CLK     Tas                   0.289   M1/button_out<3>
                                                       M1/button_out_3_rstpot
                                                       M1/button_out_3
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.736ns logic, 1.954ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point M1/button_out_3 (SLICE_X14Y53.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkdiv_22 (FF)
  Destination:          M1/button_out_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkdiv_22 to M1/button_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.CQ      Tcko                  0.447   M2/clkdiv<22>
                                                       M2/clkdiv_22
    SLICE_X14Y53.B4      net (fanout=3)        1.649   M2/clkdiv<22>
    SLICE_X14Y53.CLK     Tas                   0.289   M1/button_out<3>
                                                       M1/button_out_3_rstpot
                                                       M1/button_out_3
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.736ns logic, 1.649ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point M1/button_out_3 (SLICE_X14Y53.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkdiv_20 (FF)
  Destination:          M1/button_out_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkdiv_20 to M1/button_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   M2/clkdiv<22>
                                                       M2/clkdiv_20
    SLICE_X14Y53.B6      net (fanout=3)        1.498   M2/clkdiv<20>
    SLICE_X14Y53.CLK     Tas                   0.289   M1/button_out<3>
                                                       M1/button_out_3_rstpot
                                                       M1/button_out_3
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.736ns logic, 1.498ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M2/clkdiv_1 (SLICE_X18Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/clkdiv_1 (FF)
  Destination:          M2/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/clkdiv_1 to M2/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.BQ      Tcko                  0.234   M2/clkdiv<3>
                                                       M2/clkdiv_1
    SLICE_X18Y31.B5      net (fanout=1)        0.058   M2/clkdiv<1>
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.237   M2/clkdiv<3>
                                                       M2/clkdiv<1>_rt
                                                       M2/Mcount_clkdiv_cy<3>
                                                       M2/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point M2/clkdiv_5 (SLICE_X18Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/clkdiv_5 (FF)
  Destination:          M2/clkdiv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/clkdiv_5 to M2/clkdiv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.234   M2/clkdiv<7>
                                                       M2/clkdiv_5
    SLICE_X18Y32.B5      net (fanout=1)        0.058   M2/clkdiv<5>
    SLICE_X18Y32.CLK     Tah         (-Th)    -0.237   M2/clkdiv<7>
                                                       M2/clkdiv<5>_rt
                                                       M2/Mcount_clkdiv_cy<7>
                                                       M2/clkdiv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point M2/clkdiv_9 (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/clkdiv_9 (FF)
  Destination:          M2/clkdiv_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/clkdiv_9 to M2/clkdiv_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.234   M2/clkdiv<11>
                                                       M2/clkdiv_9
    SLICE_X18Y33.B5      net (fanout=1)        0.058   M2/clkdiv<9>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.237   M2/clkdiv<11>
                                                       M2/clkdiv<9>_rt
                                                       M2/Mcount_clkdiv_cy<11>
                                                       M2/clkdiv_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: M4/SEGMENT<6>/CLK
  Logical resource: M4/SEGMENT_2/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: M4/SEGMENT<6>/CLK
  Logical resource: M4/SEGMENT_4/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.288|         |    2.741|    2.194|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 334 paths, 0 nets, and 86 connections

Design statistics:
   Minimum period:   5.482ns{1}   (Maximum frequency: 182.415MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 22 11:32:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



