
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.438 ; gain = 105.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12463]
INFO: [Synth 8-6157] synthesizing module 'slow_clock' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:222]
INFO: [Synth 8-6155] done synthesizing module 'slow_clock' (1#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:222]
INFO: [Synth 8-6157] synthesizing module 'mouse' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12278]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (2#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (3#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:212]
WARNING: [Synth 8-3848] Net rst in module/entity mouse does not have driver. [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12281]
INFO: [Synth 8-6155] done synthesizing module 'mouse' (4#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12278]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12475]
INFO: [Synth 8-6157] synthesizing module 'get_pixel_position' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:232]
INFO: [Synth 8-6155] done synthesizing module 'get_pixel_position' (5#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:232]
INFO: [Synth 8-6157] synthesizing module 'get_number_from_segments' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12216]
INFO: [Synth 8-6155] done synthesizing module 'get_number_from_segments' (6#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12216]
INFO: [Synth 8-6157] synthesizing module 'audio_display' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12306]
	Parameter DISPLAY_EGG bound to: 4'b0001 
	Parameter DISPLAY_EGG_2 bound to: 4'b0010 
	Parameter DISPLAY_NUMBER bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12297]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (7#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12297]
INFO: [Synth 8-6157] synthesizing module 'Audio_Input' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Audio_input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Input' (8#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Audio_input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'audio_display' (9#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12306]
INFO: [Synth 8-6157] synthesizing module 'color_from_audio' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:237]
	Parameter RED bound to: 16'b1111100000000000 
	Parameter ORANGE bound to: 16'b1111011000000000 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter INDIGO bound to: 16'b0000011111111111 
	Parameter VIOLET bound to: 16'b1111100000011111 
INFO: [Synth 8-6155] done synthesizing module 'color_from_audio' (10#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:237]
INFO: [Synth 8-6157] synthesizing module 'display_in_seven_segments' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12248]
	Parameter display_first bound to: 2'b00 
	Parameter display_second bound to: 2'b01 
	Parameter display_fourth bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'get_segments_from_number' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12230]
INFO: [Synth 8-6155] done synthesizing module 'get_segments_from_number' (11#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12230]
INFO: [Synth 8-6157] synthesizing module 'reverse' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12244]
INFO: [Synth 8-6155] done synthesizing module 'reverse' (12#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12244]
INFO: [Synth 8-6155] done synthesizing module 'display_in_seven_segments' (13#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12248]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:254]
	Parameter RED bound to: 16'b1111100000000000 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 0 - type: integer 
	Parameter DISPLAY_NUMBER bound to: 4'b0000 
	Parameter DISPLAY_EGG bound to: 4'b0001 
	Parameter DISPLAY_EGG_2 bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'display' (14#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:254]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (15#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'button_detection' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:25]
INFO: [Synth 8-6155] done synthesizing module 'button_detection' (16#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:21]
INFO: [Synth 8-6157] synthesizing module 'audio_all_tasks' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:209]
INFO: [Synth 8-6157] synthesizing module 'audio_out_task4b' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:48]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:33]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:42]
INFO: [Synth 8-6155] done synthesizing module 'timer' (17#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:33]
INFO: [Synth 8-6157] synthesizing module 'max_volumn_beep' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:13]
INFO: [Synth 8-6155] done synthesizing module 'max_volumn_beep' (18#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:13]
INFO: [Synth 8-6157] synthesizing module 'half_volumn_beep' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:17]
INFO: [Synth 8-6155] done synthesizing module 'half_volumn_beep' (19#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:17]
INFO: [Synth 8-6155] done synthesizing module 'audio_out_task4b' (20#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'switch' does not match port width (4) of module 'audio_out_task4b' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:216]
INFO: [Synth 8-6157] synthesizing module 'audio_group_task' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:60]
INFO: [Synth 8-6155] done synthesizing module 'audio_group_task' (21#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:60]
INFO: [Synth 8-6157] synthesizing module 'audio_improvement' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:68]
INFO: [Synth 8-6157] synthesizing module 'music_notes' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:110]
INFO: [Synth 8-6157] synthesizing module 'signal_generation' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:200]
INFO: [Synth 8-6155] done synthesizing module 'signal_generation' (22#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:200]
WARNING: [Synth 8-567] referenced signal 'signal_C' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_CS' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_D' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_DS' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_E' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_F' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_FS' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_G' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_GS' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_A' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_AS' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
WARNING: [Synth 8-567] referenced signal 'signal_B' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:183]
INFO: [Synth 8-6155] done synthesizing module 'music_notes' (23#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:110]
WARNING: [Synth 8-567] referenced signal 'num_of_keys' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:89]
WARNING: [Synth 8-567] referenced signal 'keyboard_signal' should be on the sensitivity list [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:89]
INFO: [Synth 8-6155] done synthesizing module 'audio_improvement' (24#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:68]
INFO: [Synth 8-6155] done synthesizing module 'audio_all_tasks' (25#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:209]
INFO: [Synth 8-638] synthesizing module 'Audio_Output' [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Audio_output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Output' (26#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Audio_output.vhd:63]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (27#1) [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12463]
WARNING: [Synth 8-3331] design audio_all_tasks has unconnected port sw[15]
WARNING: [Synth 8-3331] design audio_all_tasks has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port jx[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 866.391 ; gain = 609.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MC:rst to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12286]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[11] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[10] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[9] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[8] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[7] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[6] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[5] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[4] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[3] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[2] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[1] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[0] to constant 0 [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:12525]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 866.391 ; gain = 609.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 866.391 ; gain = 609.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/EE2026/Team_Project/Team_Project.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1459.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 1463.395 ; gain = 1206.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
DSP Debug: swapped A/B pins for adder 000002005B0EF890
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:90]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Audio_Output'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              010
*
                 iSTATE0 |                               01 |                              000
                 iSTATE1 |                               10 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'display_digit_reg' using encoding 'sequential' in module 'display_in_seven_segments'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Audio_Output'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:17 ; elapsed = 00:07:20 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |display__GB0     |           1|     27139|
|2     |display__GB1     |           1|     36279|
|3     |display__GB2     |           1|     24004|
|4     |display__GB3     |           1|     35270|
|5     |display__GB4     |           1|     38764|
|6     |Top_Student__GC0 |           1|     18691|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register active_reg [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:278]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	  12 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	  12 Input      4 Bit       Adders := 1     
+---Registers : 
	             6001 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input   6001 Bit        Muxes := 6     
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     32 Bit        Muxes := 5     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 2     
	5730 Input     16 Bit        Muxes := 1     
	6090 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 28    
	   8 Input     12 Bit        Muxes := 2     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 16    
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 77    
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register active_reg [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/Team.v:278]
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	             6001 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   6001 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 2     
	5730 Input     16 Bit        Muxes := 1     
	6090 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module slow_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module slow_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module mouse 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module get_pixel_position 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
Module get_number_from_segments 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module clock_divider__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Input 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module audio_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module color_from_audio 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
Module display_in_seven_segments 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_detection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module audio_out_task4b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module timer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module audio_group_task 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module clock_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_generation 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module music_notes 
Detailed RTL Component Info : 
+---Adders : 
	  12 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 11    
Module audio_improvement 
Detailed RTL Component Info : 
+---Adders : 
	  12 Input      4 Bit       Adders := 1     
+---Muxes : 
	  14 Input     12 Bit        Muxes := 1     
Module audio_all_tasks 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module Audio_Output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_Student has unconnected port jx[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[9]
DSP Report: Generating DSP active4, operation Mode is: C+A*(B:0x5f).
DSP Report: operator active4 is absorbed into DSP active4.
DSP Report: operator active5 is absorbed into DSP active4.
DSP Report: Generating DSP active1, operation Mode is: C+A*(B:0x5f).
DSP Report: operator active1 is absorbed into DSP active1.
DSP Report: operator active5 is absorbed into DSP active1.
INFO: [Synth 8-5545] ROM "clock_C/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_CS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_D/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_DS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_E/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_F/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_FS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_G/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_GS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_A/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_AS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_B/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c1/slow_clock0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/slow_clock0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50MHz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20kHz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk190Hz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk380Hz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element MC/zpos_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:1011]
WARNING: [Synth 8-6014] Unused sequential element MC/new_event_reg was removed.  [C:/EE2026/Team_Project/Team_Project.srcs/sources_1/new/MouseCtl.vhd:610]
INFO: [Synth 8-5545] ROM "MC/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MC/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cd/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max_intensity" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_C/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_CS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_D/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_DS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_E/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_F/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_FS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_G/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_GS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_A/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_AS/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "improvement_task_out/display_tones/clock_B/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "c1/slow_clock0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/slow_clock0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50MHz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20kHz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk190Hz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk380Hz/newClock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design audio_all_tasks has unconnected port sw[15]
WARNING: [Synth 8-3331] design audio_all_tasks has unconnected port sw[14]
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[0]' (FDRE) to 'ms/MC/y_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[1]' (FDRE) to 'ms/MC/y_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[2]' (FDRE) to 'ms/MC/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[3]' (FDRE) to 'ms/MC/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[4]' (FDRE) to 'ms/MC/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[5]' (FDRE) to 'ms/MC/y_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[6]' (FDRE) to 'ms/MC/y_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[7]' (FDSE) to 'ms/MC/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[8]' (FDRE) to 'ms/MC/y_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[9]' (FDSE) to 'ms/MC/x_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[10]' (FDRE) to 'ms/MC/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/MC/y_max_reg[11]' (FDRE) to 'ms/MC/x_max_reg[0]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[0]' (FDRE) to 'ms/MC/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[1]' (FDRE) to 'ms/MC/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[2]' (FDRE) to 'ms/MC/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[3]' (FDRE) to 'ms/MC/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[4]' (FDRE) to 'ms/MC/x_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[5]' (FDRE) to 'ms/MC/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[6]' (FDSE) to 'ms/MC/x_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[7]' (FDSE) to 'ms/MC/x_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[8]' (FDSE) to 'ms/MC/x_max_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ms/\MC/x_max_reg[9] )
INFO: [Synth 8-3886] merging instance 'ms/MC/x_max_reg[10]' (FDRE) to 'ms/MC/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ms/\MC/x_max_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad/display_reg[2]' (FDRE) to 'ad/display_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad/\display_reg[3] )
WARNING: [Synth 8-3332] Sequential element (MC/x_max_reg[9]) is unused and will be removed from module mouse.
WARNING: [Synth 8-3332] Sequential element (MC/x_max_reg[11]) is unused and will be removed from module mouse.
WARNING: [Synth 8-3332] Sequential element (display_reg[3]) is unused and will be removed from module audio_display.
WARNING: [Synth 8-3332] Sequential element (MC/xpos_reg[0]) is unused and will be removed from module mouse.
WARNING: [Synth 8-3332] Sequential element (MC/ypos_reg[0]) is unused and will be removed from module mouse.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:30 ; elapsed = 00:13:40 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display           | C+A*(B:0x5f) | 13     | 7      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|display           | C+A*(B:0x5f) | 13     | 7      | 13     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|audio_improvement | A*B          | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |display__GB0     |           1|     20527|
|2     |display__GB1     |           1|     36260|
|3     |display__GB2     |           1|     18003|
|4     |display__GB3     |           1|     10234|
|5     |display__GB4     |           1|     11587|
|6     |Top_Student__GC0 |           1|      6886|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:41 ; elapsed = 00:13:53 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:27 ; elapsed = 00:15:39 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display__GB3    |           1|     10004|
|2     |display__GB4    |           1|     11522|
|3     |Top_Student_GT0 |           1|     51511|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:08 ; elapsed = 00:16:32 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display__GB3    |           1|      2835|
|2     |display__GB4    |           1|      4159|
|3     |Top_Student_GT0 |           1|     24698|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ms/MC/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to ms/MC/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop ms/MC/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to ms/MC/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:13 ; elapsed = 00:16:37 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:13 ; elapsed = 00:16:37 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:15 ; elapsed = 00:16:39 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:16:15 ; elapsed = 00:16:39 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:24 ; elapsed = 00:16:48 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:16:24 ; elapsed = 00:16:48 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_Student | myAudioOutput/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   355|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |   148|
|6     |LUT2      |   702|
|7     |LUT3      |   402|
|8     |LUT4      |   477|
|9     |LUT5      |  7175|
|10    |LUT6      | 12195|
|11    |MUXF7     |  2356|
|12    |MUXF8     |   729|
|13    |SRL16E    |     1|
|14    |FDRE      |  7370|
|15    |FDRE_1    |    31|
|16    |FDSE      |     9|
|17    |FDSE_1    |     1|
|18    |IBUF      |    19|
|19    |IOBUF     |     2|
|20    |OBUF      |    35|
|21    |OBUFT     |     7|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------+------+
|      |Instance                 |Module                    |Cells |
+------+-------------------------+--------------------------+------+
|1     |top                      |                          | 32020|
|2     |  O_disp                 |Oled_Display              |  7727|
|3     |  ad                     |audio_display             |   362|
|4     |    ad                   |Audio_Input               |    99|
|5     |    cd                   |clock_divider_28          |    52|
|6     |  c1                     |slow_clock                |    47|
|7     |  c2                     |slow_clock_0              |    48|
|8     |  clk190Hz               |clock_divider             |    54|
|9     |  clk20kHz               |clock_divider_1           |    52|
|10    |  clk380Hz               |clock_divider_2           |    54|
|11    |  clk50MHz               |clock_divider_3           |    50|
|12    |  disp                   |display                   | 21089|
|13    |  display                |display_in_seven_segments |    20|
|14    |  ms                     |mouse                     |   796|
|15    |    MC                   |MouseCtl                  |   796|
|16    |      Inst_Ps2Interface  |Ps2Interface              |   283|
|17    |  myAudioOutput          |Audio_Output              |    40|
|18    |  nolabel_line12524      |audio_all_tasks           |  1601|
|19    |    group_task_out       |audio_group_task          |   164|
|20    |      nolabel_line64     |timer_27                  |   122|
|21    |    improvement_task_out |audio_improvement         |  1293|
|22    |      display_tones      |music_notes               |  1293|
|23    |        A__0             |signal_generation         |    45|
|24    |        AS               |signal_generation_4       |    62|
|25    |        B                |signal_generation_5       |    44|
|26    |        C                |signal_generation_6       |    45|
|27    |        CS               |signal_generation_7       |    62|
|28    |        D                |signal_generation_8       |    44|
|29    |        DS               |signal_generation_9       |    37|
|30    |        E                |signal_generation_10      |    62|
|31    |        F                |signal_generation_11      |    52|
|32    |        FS               |signal_generation_12      |    37|
|33    |        G                |signal_generation_13      |    54|
|34    |        GS               |signal_generation_14      |    52|
|35    |        clock_A          |clock_divider_15          |    52|
|36    |        clock_AS         |clock_divider_16          |    52|
|37    |        clock_B          |clock_divider_17          |    54|
|38    |        clock_C          |clock_divider_18          |    54|
|39    |        clock_CS         |clock_divider_19          |    54|
|40    |        clock_D          |clock_divider_20          |    54|
|41    |        clock_DS         |clock_divider_21          |    53|
|42    |        clock_E          |clock_divider_22          |    54|
|43    |        clock_F          |clock_divider_23          |    53|
|44    |        clock_FS         |clock_divider_24          |    55|
|45    |        clock_G          |clock_divider_25          |    54|
|46    |        clock_GS         |clock_divider_26          |    54|
|47    |    individual_task_out  |audio_out_task4b          |   120|
|48    |      button             |button_detection          |    26|
|49    |      time_1sec          |timer                     |    94|
+------+-------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:24 ; elapsed = 00:16:48 . Memory (MB): peak = 15989.078 ; gain = 15731.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:40 ; elapsed = 00:16:18 . Memory (MB): peak = 15989.078 ; gain = 15134.750
Synthesis Optimization Complete : Time (s): cpu = 00:16:25 ; elapsed = 00:16:49 . Memory (MB): peak = 15989.078 ; gain = 15731.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 80 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:29 ; elapsed = 00:16:55 . Memory (MB): peak = 15989.078 ; gain = 15744.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/EE2026/Team_Project/Team_Project.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 15989.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 19:00:40 2023...
