\hypertarget{union__hw__sim__fcfg1}{}\section{\+\_\+hw\+\_\+sim\+\_\+fcfg1 Union Reference}
\label{union__hw__sim__fcfg1}\index{\+\_\+hw\+\_\+sim\+\_\+fcfg1@{\+\_\+hw\+\_\+sim\+\_\+fcfg1}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+F\+C\+F\+G1 -\/ Flash Configuration Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__fcfg1_a2a472ac8808dae5f2ae5a1747162d4f3}{}\label{union__hw__sim__fcfg1_a2a472ac8808dae5f2ae5a1747162d4f3}

\item 
struct \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__fcfg1_a3399aa822c215c91c1feaee6a87711a4}{}\label{union__hw__sim__fcfg1_a3399aa822c215c91c1feaee6a87711a4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+F\+C\+F\+G1 -\/ Flash Configuration Register 1 (RW) 

Reset value\+: 0x\+F\+F0\+F0\+F00U

For devices with Flex\+N\+VM\+: The reset value of E\+E\+S\+I\+ZE and D\+E\+P\+A\+RT are based on user programming in user I\+FR via the P\+G\+M\+P\+A\+RT flash command. For devices with program flash only\+: 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
