    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; GPS_BUART
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
GPS_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
GPS_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
GPS_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
GPS_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
GPS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
GPS_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
GPS_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
GPS_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
GPS_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
GPS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
GPS_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
GPS_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
GPS_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
GPS_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
GPS_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
GPS_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
GPS_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
GPS_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
GPS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
GPS_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
GPS_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
GPS_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
GPS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
GPS_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
GPS_BUART_sRX_RxSts__3__MASK EQU 0x08
GPS_BUART_sRX_RxSts__3__POS EQU 3
GPS_BUART_sRX_RxSts__4__MASK EQU 0x10
GPS_BUART_sRX_RxSts__4__POS EQU 4
GPS_BUART_sRX_RxSts__5__MASK EQU 0x20
GPS_BUART_sRX_RxSts__5__POS EQU 5
GPS_BUART_sRX_RxSts__MASK EQU 0x38
GPS_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
GPS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
GPS_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
GPS_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
GPS_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
GPS_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
GPS_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
GPS_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
GPS_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GPS_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
GPS_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
GPS_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
GPS_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
GPS_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
GPS_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
GPS_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
GPS_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
GPS_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GPS_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
GPS_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
GPS_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
GPS_BUART_sTX_TxSts__0__MASK EQU 0x01
GPS_BUART_sTX_TxSts__0__POS EQU 0
GPS_BUART_sTX_TxSts__1__MASK EQU 0x02
GPS_BUART_sTX_TxSts__1__POS EQU 1
GPS_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GPS_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
GPS_BUART_sTX_TxSts__2__MASK EQU 0x04
GPS_BUART_sTX_TxSts__2__POS EQU 2
GPS_BUART_sTX_TxSts__3__MASK EQU 0x08
GPS_BUART_sTX_TxSts__3__POS EQU 3
GPS_BUART_sTX_TxSts__MASK EQU 0x0F
GPS_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
GPS_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GPS_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; GPS_IntClock
GPS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
GPS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
GPS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
GPS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
GPS_IntClock__INDEX EQU 0x02
GPS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
GPS_IntClock__PM_ACT_MSK EQU 0x04
GPS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
GPS_IntClock__PM_STBY_MSK EQU 0x04

; GPS_RX
GPS_RX__0__MASK EQU 0x04
GPS_RX__0__PC EQU CYREG_PRT6_PC2
GPS_RX__0__PORT EQU 6
GPS_RX__0__SHIFT EQU 2
GPS_RX__AG EQU CYREG_PRT6_AG
GPS_RX__AMUX EQU CYREG_PRT6_AMUX
GPS_RX__BIE EQU CYREG_PRT6_BIE
GPS_RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
GPS_RX__BYP EQU CYREG_PRT6_BYP
GPS_RX__CTL EQU CYREG_PRT6_CTL
GPS_RX__DM0 EQU CYREG_PRT6_DM0
GPS_RX__DM1 EQU CYREG_PRT6_DM1
GPS_RX__DM2 EQU CYREG_PRT6_DM2
GPS_RX__DR EQU CYREG_PRT6_DR
GPS_RX__INP_DIS EQU CYREG_PRT6_INP_DIS
GPS_RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
GPS_RX__LCD_EN EQU CYREG_PRT6_LCD_EN
GPS_RX__MASK EQU 0x04
GPS_RX__PORT EQU 6
GPS_RX__PRT EQU CYREG_PRT6_PRT
GPS_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
GPS_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
GPS_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
GPS_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
GPS_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
GPS_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
GPS_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
GPS_RX__PS EQU CYREG_PRT6_PS
GPS_RX__SHIFT EQU 2
GPS_RX__SLW EQU CYREG_PRT6_SLW

; GPS_TX
GPS_TX__0__MASK EQU 0x04
GPS_TX__0__PC EQU CYREG_PRT4_PC2
GPS_TX__0__PORT EQU 4
GPS_TX__0__SHIFT EQU 2
GPS_TX__AG EQU CYREG_PRT4_AG
GPS_TX__AMUX EQU CYREG_PRT4_AMUX
GPS_TX__BIE EQU CYREG_PRT4_BIE
GPS_TX__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPS_TX__BYP EQU CYREG_PRT4_BYP
GPS_TX__CTL EQU CYREG_PRT4_CTL
GPS_TX__DM0 EQU CYREG_PRT4_DM0
GPS_TX__DM1 EQU CYREG_PRT4_DM1
GPS_TX__DM2 EQU CYREG_PRT4_DM2
GPS_TX__DR EQU CYREG_PRT4_DR
GPS_TX__INP_DIS EQU CYREG_PRT4_INP_DIS
GPS_TX__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPS_TX__LCD_EN EQU CYREG_PRT4_LCD_EN
GPS_TX__MASK EQU 0x04
GPS_TX__PORT EQU 4
GPS_TX__PRT EQU CYREG_PRT4_PRT
GPS_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPS_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPS_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPS_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPS_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPS_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPS_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPS_TX__PS EQU CYREG_PRT4_PS
GPS_TX__SHIFT EQU 2
GPS_TX__SLW EQU CYREG_PRT4_SLW

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; EN_A
EN_A__0__MASK EQU 0x20
EN_A__0__PC EQU CYREG_PRT12_PC5
EN_A__0__PORT EQU 12
EN_A__0__SHIFT EQU 5
EN_A__AG EQU CYREG_PRT12_AG
EN_A__BIE EQU CYREG_PRT12_BIE
EN_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EN_A__BYP EQU CYREG_PRT12_BYP
EN_A__DM0 EQU CYREG_PRT12_DM0
EN_A__DM1 EQU CYREG_PRT12_DM1
EN_A__DM2 EQU CYREG_PRT12_DM2
EN_A__DR EQU CYREG_PRT12_DR
EN_A__INP_DIS EQU CYREG_PRT12_INP_DIS
EN_A__MASK EQU 0x20
EN_A__PORT EQU 12
EN_A__PRT EQU CYREG_PRT12_PRT
EN_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EN_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EN_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EN_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EN_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EN_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EN_A__PS EQU CYREG_PRT12_PS
EN_A__SHIFT EQU 5
EN_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EN_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EN_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EN_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EN_A__SLW EQU CYREG_PRT12_SLW

; EN_A_PWM_PWMUDB
EN_A_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EN_A_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
EN_A_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EN_A_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
EN_A_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EN_A_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
EN_A_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
EN_A_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
EN_A_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
EN_A_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
EN_A_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; EN_B
EN_B__0__MASK EQU 0x10
EN_B__0__PC EQU CYREG_PRT6_PC4
EN_B__0__PORT EQU 6
EN_B__0__SHIFT EQU 4
EN_B__AG EQU CYREG_PRT6_AG
EN_B__AMUX EQU CYREG_PRT6_AMUX
EN_B__BIE EQU CYREG_PRT6_BIE
EN_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EN_B__BYP EQU CYREG_PRT6_BYP
EN_B__CTL EQU CYREG_PRT6_CTL
EN_B__DM0 EQU CYREG_PRT6_DM0
EN_B__DM1 EQU CYREG_PRT6_DM1
EN_B__DM2 EQU CYREG_PRT6_DM2
EN_B__DR EQU CYREG_PRT6_DR
EN_B__INP_DIS EQU CYREG_PRT6_INP_DIS
EN_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EN_B__LCD_EN EQU CYREG_PRT6_LCD_EN
EN_B__MASK EQU 0x10
EN_B__PORT EQU 6
EN_B__PRT EQU CYREG_PRT6_PRT
EN_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EN_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EN_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EN_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EN_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EN_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EN_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EN_B__PS EQU CYREG_PRT6_PS
EN_B__SHIFT EQU 4
EN_B__SLW EQU CYREG_PRT6_SLW

; EN_B_PWM_PWMUDB
EN_B_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EN_B_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
EN_B_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
EN_B_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
EN_B_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EN_B_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
EN_B_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EN_B_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
EN_B_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
EN_B_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
EN_B_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
EN_B_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
EN_B_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; IN_1
IN_1__0__MASK EQU 0x10
IN_1__0__PC EQU CYREG_PRT12_PC4
IN_1__0__PORT EQU 12
IN_1__0__SHIFT EQU 4
IN_1__AG EQU CYREG_PRT12_AG
IN_1__BIE EQU CYREG_PRT12_BIE
IN_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IN_1__BYP EQU CYREG_PRT12_BYP
IN_1__DM0 EQU CYREG_PRT12_DM0
IN_1__DM1 EQU CYREG_PRT12_DM1
IN_1__DM2 EQU CYREG_PRT12_DM2
IN_1__DR EQU CYREG_PRT12_DR
IN_1__INP_DIS EQU CYREG_PRT12_INP_DIS
IN_1__MASK EQU 0x10
IN_1__PORT EQU 12
IN_1__PRT EQU CYREG_PRT12_PRT
IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IN_1__PS EQU CYREG_PRT12_PS
IN_1__SHIFT EQU 4
IN_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IN_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IN_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IN_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IN_1__SLW EQU CYREG_PRT12_SLW

; IN_2
IN_2__0__MASK EQU 0x20
IN_2__0__PC EQU CYREG_PRT6_PC5
IN_2__0__PORT EQU 6
IN_2__0__SHIFT EQU 5
IN_2__AG EQU CYREG_PRT6_AG
IN_2__AMUX EQU CYREG_PRT6_AMUX
IN_2__BIE EQU CYREG_PRT6_BIE
IN_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IN_2__BYP EQU CYREG_PRT6_BYP
IN_2__CTL EQU CYREG_PRT6_CTL
IN_2__DM0 EQU CYREG_PRT6_DM0
IN_2__DM1 EQU CYREG_PRT6_DM1
IN_2__DM2 EQU CYREG_PRT6_DM2
IN_2__DR EQU CYREG_PRT6_DR
IN_2__INP_DIS EQU CYREG_PRT6_INP_DIS
IN_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IN_2__LCD_EN EQU CYREG_PRT6_LCD_EN
IN_2__MASK EQU 0x20
IN_2__PORT EQU 6
IN_2__PRT EQU CYREG_PRT6_PRT
IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IN_2__PS EQU CYREG_PRT6_PS
IN_2__SHIFT EQU 5
IN_2__SLW EQU CYREG_PRT6_SLW

; IN_3
IN_3__0__MASK EQU 0x40
IN_3__0__PC EQU CYREG_PRT6_PC6
IN_3__0__PORT EQU 6
IN_3__0__SHIFT EQU 6
IN_3__AG EQU CYREG_PRT6_AG
IN_3__AMUX EQU CYREG_PRT6_AMUX
IN_3__BIE EQU CYREG_PRT6_BIE
IN_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IN_3__BYP EQU CYREG_PRT6_BYP
IN_3__CTL EQU CYREG_PRT6_CTL
IN_3__DM0 EQU CYREG_PRT6_DM0
IN_3__DM1 EQU CYREG_PRT6_DM1
IN_3__DM2 EQU CYREG_PRT6_DM2
IN_3__DR EQU CYREG_PRT6_DR
IN_3__INP_DIS EQU CYREG_PRT6_INP_DIS
IN_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IN_3__LCD_EN EQU CYREG_PRT6_LCD_EN
IN_3__MASK EQU 0x40
IN_3__PORT EQU 6
IN_3__PRT EQU CYREG_PRT6_PRT
IN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IN_3__PS EQU CYREG_PRT6_PS
IN_3__SHIFT EQU 6
IN_3__SLW EQU CYREG_PRT6_SLW

; IN_4
IN_4__0__MASK EQU 0x80
IN_4__0__PC EQU CYREG_PRT6_PC7
IN_4__0__PORT EQU 6
IN_4__0__SHIFT EQU 7
IN_4__AG EQU CYREG_PRT6_AG
IN_4__AMUX EQU CYREG_PRT6_AMUX
IN_4__BIE EQU CYREG_PRT6_BIE
IN_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IN_4__BYP EQU CYREG_PRT6_BYP
IN_4__CTL EQU CYREG_PRT6_CTL
IN_4__DM0 EQU CYREG_PRT6_DM0
IN_4__DM1 EQU CYREG_PRT6_DM1
IN_4__DM2 EQU CYREG_PRT6_DM2
IN_4__DR EQU CYREG_PRT6_DR
IN_4__INP_DIS EQU CYREG_PRT6_INP_DIS
IN_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IN_4__LCD_EN EQU CYREG_PRT6_LCD_EN
IN_4__MASK EQU 0x80
IN_4__PORT EQU 6
IN_4__PRT EQU CYREG_PRT6_PRT
IN_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IN_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IN_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IN_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IN_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IN_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IN_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IN_4__PS EQU CYREG_PRT6_PS
IN_4__SHIFT EQU 7
IN_4__SLW EQU CYREG_PRT6_SLW

; Rx_1
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT2_PC0
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__MASK EQU 0x02
SCL_1__0__PC EQU CYREG_PRT6_PC1
SCL_1__0__PORT EQU 6
SCL_1__0__SHIFT EQU 1
SCL_1__AG EQU CYREG_PRT6_AG
SCL_1__AMUX EQU CYREG_PRT6_AMUX
SCL_1__BIE EQU CYREG_PRT6_BIE
SCL_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCL_1__BYP EQU CYREG_PRT6_BYP
SCL_1__CTL EQU CYREG_PRT6_CTL
SCL_1__DM0 EQU CYREG_PRT6_DM0
SCL_1__DM1 EQU CYREG_PRT6_DM1
SCL_1__DM2 EQU CYREG_PRT6_DM2
SCL_1__DR EQU CYREG_PRT6_DR
SCL_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SCL_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SCL_1__MASK EQU 0x02
SCL_1__PORT EQU 6
SCL_1__PRT EQU CYREG_PRT6_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCL_1__PS EQU CYREG_PRT6_PS
SCL_1__SHIFT EQU 1
SCL_1__SLW EQU CYREG_PRT6_SLW

; SDA_1
SDA_1__0__MASK EQU 0x01
SDA_1__0__PC EQU CYREG_PRT6_PC0
SDA_1__0__PORT EQU 6
SDA_1__0__SHIFT EQU 0
SDA_1__AG EQU CYREG_PRT6_AG
SDA_1__AMUX EQU CYREG_PRT6_AMUX
SDA_1__BIE EQU CYREG_PRT6_BIE
SDA_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SDA_1__BYP EQU CYREG_PRT6_BYP
SDA_1__CTL EQU CYREG_PRT6_CTL
SDA_1__DM0 EQU CYREG_PRT6_DM0
SDA_1__DM1 EQU CYREG_PRT6_DM1
SDA_1__DM2 EQU CYREG_PRT6_DM2
SDA_1__DR EQU CYREG_PRT6_DR
SDA_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SDA_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SDA_1__MASK EQU 0x01
SDA_1__PORT EQU 6
SDA_1__PRT EQU CYREG_PRT6_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SDA_1__PS EQU CYREG_PRT6_PS
SDA_1__SHIFT EQU 0
SDA_1__SLW EQU CYREG_PRT6_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Motor_A
Motor_A_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_A_Sync_ctrl_reg__0__POS EQU 0
Motor_A_Sync_ctrl_reg__1__MASK EQU 0x02
Motor_A_Sync_ctrl_reg__1__POS EQU 1
Motor_A_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Motor_A_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Motor_A_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Motor_A_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Motor_A_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Motor_A_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Motor_A_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Motor_A_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Motor_A_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Motor_A_Sync_ctrl_reg__2__MASK EQU 0x04
Motor_A_Sync_ctrl_reg__2__POS EQU 2
Motor_A_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Motor_A_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Motor_A_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Motor_A_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Motor_A_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Motor_A_Sync_ctrl_reg__MASK EQU 0x07
Motor_A_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Motor_A_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Motor_A_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; Motor_B
Motor_B_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_B_Sync_ctrl_reg__0__POS EQU 0
Motor_B_Sync_ctrl_reg__1__MASK EQU 0x02
Motor_B_Sync_ctrl_reg__1__POS EQU 1
Motor_B_Sync_ctrl_reg__2__MASK EQU 0x04
Motor_B_Sync_ctrl_reg__2__POS EQU 2
Motor_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Motor_B_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Motor_B_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Motor_B_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Motor_B_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Motor_B_Sync_ctrl_reg__MASK EQU 0x07
Motor_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Motor_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Motor_B_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Servo_A_PWMUDB
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Servo_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Servo_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Servo_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Servo_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Servo_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Servo_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Servo_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Servo_A_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Servo_A_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Servo_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Servo_A_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Servo_A_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Servo_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Servo_A_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Servo_A_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Servo_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Servo_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Servo_A_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Servo_A_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Servo_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Servo_A_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Servo_A_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Servo_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Servo_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Servo_A_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Servo_A_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; Servo_B_PWMUDB
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Servo_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Servo_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Servo_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Servo_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Servo_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Servo_B_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Servo_B_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Servo_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Servo_B_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Servo_B_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Servo_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Servo_B_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Servo_B_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Servo_B_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Servo_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Servo_B_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Servo_B_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Servo_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Servo_B_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Servo_B_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Servo_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Servo_B_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Servo_B_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Servo_B_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_B_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Command_RX
Command_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Command_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Command_RX__INTC_MASK EQU 0x01
Command_RX__INTC_NUMBER EQU 0
Command_RX__INTC_PRIOR_NUM EQU 7
Command_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Command_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Command_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Servo_Out1A
Servo_Out1A__0__MASK EQU 0x40
Servo_Out1A__0__PC EQU CYREG_PRT0_PC6
Servo_Out1A__0__PORT EQU 0
Servo_Out1A__0__SHIFT EQU 6
Servo_Out1A__AG EQU CYREG_PRT0_AG
Servo_Out1A__AMUX EQU CYREG_PRT0_AMUX
Servo_Out1A__BIE EQU CYREG_PRT0_BIE
Servo_Out1A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Servo_Out1A__BYP EQU CYREG_PRT0_BYP
Servo_Out1A__CTL EQU CYREG_PRT0_CTL
Servo_Out1A__DM0 EQU CYREG_PRT0_DM0
Servo_Out1A__DM1 EQU CYREG_PRT0_DM1
Servo_Out1A__DM2 EQU CYREG_PRT0_DM2
Servo_Out1A__DR EQU CYREG_PRT0_DR
Servo_Out1A__INP_DIS EQU CYREG_PRT0_INP_DIS
Servo_Out1A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Servo_Out1A__LCD_EN EQU CYREG_PRT0_LCD_EN
Servo_Out1A__MASK EQU 0x40
Servo_Out1A__PORT EQU 0
Servo_Out1A__PRT EQU CYREG_PRT0_PRT
Servo_Out1A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Servo_Out1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Servo_Out1A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Servo_Out1A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Servo_Out1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Servo_Out1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Servo_Out1A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Servo_Out1A__PS EQU CYREG_PRT0_PS
Servo_Out1A__SHIFT EQU 6
Servo_Out1A__SLW EQU CYREG_PRT0_SLW

; Servo_Out1B
Servo_Out1B__0__MASK EQU 0x08
Servo_Out1B__0__PC EQU CYREG_PRT12_PC3
Servo_Out1B__0__PORT EQU 12
Servo_Out1B__0__SHIFT EQU 3
Servo_Out1B__AG EQU CYREG_PRT12_AG
Servo_Out1B__BIE EQU CYREG_PRT12_BIE
Servo_Out1B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Servo_Out1B__BYP EQU CYREG_PRT12_BYP
Servo_Out1B__DM0 EQU CYREG_PRT12_DM0
Servo_Out1B__DM1 EQU CYREG_PRT12_DM1
Servo_Out1B__DM2 EQU CYREG_PRT12_DM2
Servo_Out1B__DR EQU CYREG_PRT12_DR
Servo_Out1B__INP_DIS EQU CYREG_PRT12_INP_DIS
Servo_Out1B__MASK EQU 0x08
Servo_Out1B__PORT EQU 12
Servo_Out1B__PRT EQU CYREG_PRT12_PRT
Servo_Out1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Servo_Out1B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Servo_Out1B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Servo_Out1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Servo_Out1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Servo_Out1B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Servo_Out1B__PS EQU CYREG_PRT12_PS
Servo_Out1B__SHIFT EQU 3
Servo_Out1B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Servo_Out1B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Servo_Out1B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Servo_Out1B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Servo_Out1B__SLW EQU CYREG_PRT12_SLW

; Servo_Out2A
Servo_Out2A__0__MASK EQU 0x10
Servo_Out2A__0__PC EQU CYREG_PRT0_PC4
Servo_Out2A__0__PORT EQU 0
Servo_Out2A__0__SHIFT EQU 4
Servo_Out2A__AG EQU CYREG_PRT0_AG
Servo_Out2A__AMUX EQU CYREG_PRT0_AMUX
Servo_Out2A__BIE EQU CYREG_PRT0_BIE
Servo_Out2A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Servo_Out2A__BYP EQU CYREG_PRT0_BYP
Servo_Out2A__CTL EQU CYREG_PRT0_CTL
Servo_Out2A__DM0 EQU CYREG_PRT0_DM0
Servo_Out2A__DM1 EQU CYREG_PRT0_DM1
Servo_Out2A__DM2 EQU CYREG_PRT0_DM2
Servo_Out2A__DR EQU CYREG_PRT0_DR
Servo_Out2A__INP_DIS EQU CYREG_PRT0_INP_DIS
Servo_Out2A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Servo_Out2A__LCD_EN EQU CYREG_PRT0_LCD_EN
Servo_Out2A__MASK EQU 0x10
Servo_Out2A__PORT EQU 0
Servo_Out2A__PRT EQU CYREG_PRT0_PRT
Servo_Out2A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Servo_Out2A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Servo_Out2A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Servo_Out2A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Servo_Out2A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Servo_Out2A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Servo_Out2A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Servo_Out2A__PS EQU CYREG_PRT0_PS
Servo_Out2A__SHIFT EQU 4
Servo_Out2A__SLW EQU CYREG_PRT0_SLW

; Servo_Out2B
Servo_Out2B__0__MASK EQU 0x80
Servo_Out2B__0__PC EQU CYREG_PRT0_PC7
Servo_Out2B__0__PORT EQU 0
Servo_Out2B__0__SHIFT EQU 7
Servo_Out2B__AG EQU CYREG_PRT0_AG
Servo_Out2B__AMUX EQU CYREG_PRT0_AMUX
Servo_Out2B__BIE EQU CYREG_PRT0_BIE
Servo_Out2B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Servo_Out2B__BYP EQU CYREG_PRT0_BYP
Servo_Out2B__CTL EQU CYREG_PRT0_CTL
Servo_Out2B__DM0 EQU CYREG_PRT0_DM0
Servo_Out2B__DM1 EQU CYREG_PRT0_DM1
Servo_Out2B__DM2 EQU CYREG_PRT0_DM2
Servo_Out2B__DR EQU CYREG_PRT0_DR
Servo_Out2B__INP_DIS EQU CYREG_PRT0_INP_DIS
Servo_Out2B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Servo_Out2B__LCD_EN EQU CYREG_PRT0_LCD_EN
Servo_Out2B__MASK EQU 0x80
Servo_Out2B__PORT EQU 0
Servo_Out2B__PRT EQU CYREG_PRT0_PRT
Servo_Out2B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Servo_Out2B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Servo_Out2B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Servo_Out2B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Servo_Out2B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Servo_Out2B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Servo_Out2B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Servo_Out2B__PS EQU CYREG_PRT0_PS
Servo_Out2B__SHIFT EQU 7
Servo_Out2B__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
