// Seed: 2094235867
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 ();
  always id_1 = id_1;
  if (id_1) assign id_2 = -1;
  else assign id_1 = id_1;
  wire id_3 = id_1, id_4, id_5, id_6;
  module_0 modCall_1 (id_3);
  assign id_4 = id_2;
  logic [7:0] id_7;
  assign id_2 = id_5 - id_7[1];
  tri0 id_8 = 1;
endmodule
module module_2 ();
  wire id_2;
  module_0 modCall_1 (id_2);
  id_3(
      1
  );
endmodule
