<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p632" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_632{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_632{left:692px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_632{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_632{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_632{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t6_632{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_632{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_632{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_632{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_632{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tb_632{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.7px;}
#tc_632{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-0.8px;}
#td_632{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.44px;}
#te_632{left:96px;bottom:832px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tf_632{left:96px;bottom:811px;letter-spacing:0.12px;word-spacing:-1.06px;}
#tg_632{left:96px;bottom:789px;letter-spacing:0.12px;word-spacing:-0.46px;}
#th_632{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.43px;}
#ti_632{left:96px;bottom:733px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_632{left:96px;bottom:674px;letter-spacing:0.19px;}
#tk_632{left:192px;bottom:674px;letter-spacing:0.21px;word-spacing:0.03px;}
#tl_632{left:96px;bottom:638px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_632{left:96px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tn_632{left:96px;bottom:595px;letter-spacing:0.16px;}
#to_632{left:96px;bottom:556px;letter-spacing:0.11px;}
#tp_632{left:147px;bottom:556px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_632{left:96px;bottom:519px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tr_632{left:254px;bottom:518px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_632{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_632{left:96px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_632{left:96px;bottom:454px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tv_632{left:96px;bottom:433px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tw_632{left:96px;bottom:393px;letter-spacing:0.11px;}
#tx_632{left:147px;bottom:393px;letter-spacing:0.16px;}
#ty_632{left:96px;bottom:357px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tz_632{left:163px;bottom:357px;}
#t10_632{left:178px;bottom:357px;letter-spacing:-0.09px;}
#t11_632{left:288px;bottom:356px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_632{left:96px;bottom:335px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t13_632{left:96px;bottom:313px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_632{left:96px;bottom:277px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_632{left:354px;bottom:276px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t16_632{left:96px;bottom:255px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t17_632{left:287px;bottom:255px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_632{left:96px;bottom:233px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t19_632{left:96px;bottom:212px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1a_632{left:96px;bottom:177px;letter-spacing:0.12px;}
#t1b_632{left:129px;bottom:177px;letter-spacing:0.07px;word-spacing:-0.57px;}
#t1c_632{left:322px;bottom:177px;letter-spacing:0.13px;word-spacing:-0.66px;}
#t1d_632{left:96px;bottom:155px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1e_632{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_632{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_632{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_632{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_632{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_632{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_632{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_632{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_632{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts632" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg632Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg632" style="-webkit-user-select: none;"><object width="935" height="1210" data="632/632.svg" type="image/svg+xml" id="pdf632" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_632" class="t s1_632">177 </span><span id="t2_632" class="t s2_632">System Instructions </span>
<span id="t3_632" class="t s1_632">AMD64 Technology </span><span id="t4_632" class="t s1_632">24593—Rev. 3.41—June 2023 </span>
<span id="t5_632" class="t s3_632">SWAPGS exchanges the base-address value located in the KernelGSbase model-specific register </span>
<span id="t6_632" class="t s3_632">(MSR address C000_0102h) with the base-address value located in the hidden portion of the GS </span>
<span id="t7_632" class="t s3_632">selector register (GS.base). This exchange allows the system-kernel software to quickly access kernel </span>
<span id="t8_632" class="t s3_632">data structures by using the GS segment-override prefix during memory references. </span>
<span id="t9_632" class="t s3_632">The need for SwapGS arises from the requirement that, upon entry to the OS kernel, the kernel needs </span>
<span id="ta_632" class="t s3_632">to obtain a 64-bit pointer to its essential data structures. When using SYSCALL to implement system </span>
<span id="tb_632" class="t s3_632">calls, no kernel stack exists at the OS entry point. Neither is there a straightforward method to obtain a </span>
<span id="tc_632" class="t s3_632">pointer to kernel structures, from which the kernel stack pointer could be read. Thus, the kernel cannot </span>
<span id="td_632" class="t s3_632">save GPRs or reference memory. SwapGS does not require any GPR or memory operands, so no </span>
<span id="te_632" class="t s3_632">registers need to be saved before using it. Similarly, when the OS kernel is entered via an interrupt or </span>
<span id="tf_632" class="t s3_632">exception (where the kernel stack is already set up), SwapGS can be used to quickly get a pointer to the </span>
<span id="tg_632" class="t s3_632">kernel data structures. </span>
<span id="th_632" class="t s3_632">See “FS and GS Registers in 64-Bit Mode” on page 80 for more information on using the GS.base </span>
<span id="ti_632" class="t s3_632">register in 64-bit mode. </span>
<span id="tj_632" class="t s4_632">6.2 </span><span id="tk_632" class="t s4_632">System Status and Control </span>
<span id="tl_632" class="t s3_632">System-status and system-control instructions are used to determine the features supported by a </span>
<span id="tm_632" class="t s3_632">processor, gather information about the current execution state, and control the processor operating </span>
<span id="tn_632" class="t s3_632">modes. </span>
<span id="to_632" class="t s5_632">6.2.1 </span><span id="tp_632" class="t s5_632">Processor Feature Identification (CPUID) </span>
<span id="tq_632" class="t s6_632">CPUID Instruction. </span><span id="tr_632" class="t s3_632">The CPUID instruction provides complete information about the processor </span>
<span id="ts_632" class="t s3_632">implementation and its capabilities. Software operating at any privilege level can execute the CPUID </span>
<span id="tt_632" class="t s3_632">instruction to collect this information. System software normally uses the CPUID instruction to </span>
<span id="tu_632" class="t s3_632">determine which optional features are available so the system can be configured appropriately. See </span>
<span id="tv_632" class="t s3_632">Section 3.3, “Processor Feature Identification,” on page 71. </span>
<span id="tw_632" class="t s5_632">6.2.2 </span><span id="tx_632" class="t s5_632">Accessing Control Registers </span>
<span id="ty_632" class="t s6_632">MOV CR</span><span id="tz_632" class="t s1_632">n </span><span id="t10_632" class="t s6_632">Instructions. </span><span id="t11_632" class="t s3_632">The MOV CRn instructions can be used to copy data between the control </span>
<span id="t12_632" class="t s3_632">registers and the general-purpose registers. These instructions are privileged and cause a general- </span>
<span id="t13_632" class="t s3_632">protection exception (#GP) if non-privileged software attempts to execute them. </span>
<span id="t14_632" class="t s6_632">LMSW and SMSW Instructions. </span><span id="t15_632" class="t s3_632">The machine status word is located in CR0 register bits 15:0. The </span>
<span id="t16_632" class="t s7_632">load machine status word </span><span id="t17_632" class="t s3_632">(LMSW) instruction writes only the least-significant four status-word bits </span>
<span id="t18_632" class="t s3_632">(CR0[3:0]). All remaining status-word bits (CR0[15:4]) are left unmodified by the instruction. The </span>
<span id="t19_632" class="t s3_632">instruction is privileged and causes a #GP to occur if non-privileged software attempts to execute it. </span>
<span id="t1a_632" class="t s3_632">The </span><span id="t1b_632" class="t s7_632">store machine status word </span><span id="t1c_632" class="t s3_632">(SMSW) instruction stores all 16 status-word bits (CR0[15:0]) into the </span>
<span id="t1d_632" class="t s3_632">target GPR or memory location. The instruction is not privileged and can be executed by all software. </span>
<span id="t1e_632" class="t s8_632">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
