
/home/vlad/Desktop/CF_AIDECK/bitcraze_uart/BUILD/GAP8_V2/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 000003e0  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b0003e8  1b0003e8  000013e8  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00004604  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000048  1c0046a4  1c0046a4  000076a4  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c0046ec  1c0046ec  000076ec  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS
 10 .got          00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c0046f8  1c0046f8  00008020  2**0  CONTENTS
 14 .rodata       000003e8  1c0046f8  1c0046f8  000076f8  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         0000022c  1c004ae0  1c004ae0  00007ae0  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          0000022c  1c004d0c  1c004d0c  00007d0c  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c004f38  00008004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c004f50  0000801c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  00008020  2**0  CONTENTS
 20 .comment      0000001a  00000000  00000000  00008020  2**0  CONTENTS, READONLY
 21 .Pulp_Chip.Info 0000004e  00000000  00000000  0000803a  2**0  CONTENTS, READONLY
 22 .debug_frame  00004264  00000000  00000000  00008088  2**2  CONTENTS, READONLY, DEBUGGING
 23 .debug_info   0005ab21  00000000  00000000  0000c2ec  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_abbrev 00009935  00000000  00000000  00066e0d  2**0  CONTENTS, READONLY, DEBUGGING
 25 .debug_loc    00016c68  00000000  00000000  00070742  2**0  CONTENTS, READONLY, DEBUGGING
 26 .debug_aranges 00001100  00000000  00000000  000873b0  2**3  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges 00003538  00000000  00000000  000884b0  2**3  CONTENTS, READONLY, DEBUGGING
 28 .debug_line   0001c94d  00000000  00000000  0008b9e8  2**0  CONTENTS, READONLY, DEBUGGING
 29 .debug_str    00009540  00000000  00000000  000a8335  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b0003e8 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c0046a4 l    d  .init_array	00000000 .init_array
1c0046ec l    d  .fini_array	00000000 .fini_array
1c0046f8 l    d  .init	00000000 .init
1c0046f8 l    d  .fini	00000000 .fini
1c0046f8 l    d  .preinit_array	00000000 .preinit_array
1c0046f8 l    d  .boot	00000000 .boot
1c0046f8 l    d  .got	00000000 .got
1c0046f8 l    d  .shbss	00000000 .shbss
1c0046f8 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c0046f8 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c0046f8 l    d  .rodata	00000000 .rodata
1c004ae0 l    d  .data	00000000 .data
1c004d0c l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    df *ABS*	00000000 bridge.c
1c001130 l     F .text	0000001c __rt_event_enqueue
1c00114c l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c00116c l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 udma-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c002bd6 l     F .text	0000002e __rt_hyper_init
1c004ec8 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c004ecc l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c000f50 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000bf0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c002f58 l     F .text	0000000e __rt_io_end_of_flush
1c002f66 l     F .text	00000050 __rt_io_uart_wait_req
1c002fb6 l     F .text	00000040 __rt_do_putc_host
1c002ff6 l     F .text	0000005a __rt_io_start
1c003050 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c003070 l     F .text	00000070 __rt_io_lock
1c0030e0 l     F .text	00000032 __rt_putc_host_cluster_req
1c003112 l     F .text	00000070 __rt_io_unlock
1c003182 l     F .text	000000ce __rt_io_uart_flush.constprop.11
1c003250 l     F .text	0000008c __rt_io_uart_wait_pending
1c0032dc l     F .text	00000026 __rt_io_stop
1c0033c2 l     F .text	000000a8 tfp_putc.isra.9
1c004e2c l     O .bss	00000080 __rt_io_event
1b000c0c l     O .stack	00000010 __rt_io_fc_lock
1c004c8c l     O .data	00000080 __rt_putc_host_buffer
1c004edc l     O .bss	00000004 __rt_io_event_current
1c004ee0 l     O .bss	00000004 __rt_io_pending_flush
1c004ee4 l     O .bss	00000004 __rt_putc_host_buffer_index
1c004ee8 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c000132 l       .text	00000000 __rt_handle_special_event
1c00012c l       .text	00000000 __rt_no_first
1c00012e l       .text	00000000 __rt_common
1c000130 l       .text	00000000 enqueue_end
1c000192 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c0001ce l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c0001b8 l       .text	00000000 __rt_cluster_pool_update_end
1c0001a0 l       .text	00000000 __rt_cluster_pool_update_loop
1c0001a8 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c0001b0 l       .text	00000000 __rt_cluster_pool_update_no_current
1c0001ec l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c000266 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c000356 l       .text	00000000 __rt_udma_no_copy
1c00031e l       .text	00000000 repeat_transfer
1c00036e l       .text	00000000 handle_special_end
1c0002ca l       .text	00000000 resume_after_special_end
1c000308 l       .text	00000000 checkTask
1c0002de l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c000304 l       .text	00000000 transfer_resume
1c0002fc l       .text	00000000 hyper
1c0002fc l       .text	00000000 fc_tcdm
1c0002fc l       .text	00000000 dual
1c00031e l       .text	00000000 dmaCmd
1c000346 l       .text	00000000 not_last
1c0003b6 l       .text	00000000 i2c_step1
1c0003d2 l       .text	00000000 i2c_step2
1c000378 l       .text	00000000 spim_step3
1c000394 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c000426 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c00042c l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c000446 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c0004b4 l       .text	00000000 rtc_event_handler
1c000472 l       .text	00000000 __rt_soc_evt_pwm
1c000486 l       .text	00000000 __rt_soc_evt_store
1c00049a l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 gpio.o
1c000518 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 uart_send_counter.c
1c000b86 l     F .text	0000001e pmsis_kickoff
1c000ba4 l     F .text	00000014 pmsis_exit
00000000 l    df *ABS*	00000000 init.c
1c000ca8 l     F .text	00000026 cluster_start
1c0046a8 l     O .init_array	00000004 ctor_list
1c0046f0 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c001708 l     F .text	00000018 __rt_time_poweroff
1c001720 l     F .text	00000018 __rt_time_poweron
1c004ec0 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c001bbc l     F .text	0000002c SetFllMultDivFactors
1c001be8 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c004bf8 l     O .data	00000007 SystemStateToSCUFastSeq
1c004c10 l     O .data	00000003 ToHWDCDC_Pos
1c004c20 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c001fe2 l     F .text	00000062 __rt_init_cluster_data
1c002044 l     F .text	00000064 __rt_cluster_init
1c0020a8 l     F .text	00000124 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c002382 l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c004d10 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c004ec4 l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 uart.c
1c00259e l     F .text	000000c6 __pi_uart_flow_control_enable
1c002664 l     F .text	0000004a __rt_uart_setup
1c0026ae l     F .text	00000020 __rt_uart_setfreq_after
1c0026ce l     F .text	00000090 __pi_uart_copy_enqueue_exec_flow_control
1c00275e l     F .text	0000002e __pi_uart_copy_enqueue_exec.isra.14
1c00278c l     F .text	00000080 __pi_uart_copy_enqueue
1c00280c l     F .text	00000042 __rt_uart_wait_tx_done.isra.17
1c00284e l     F .text	0000002a __rt_uart_setfreq_before
1c002878 l     F .text	00000032 pi_task_wait_on.isra.20
1c004c24 l     O .data	00000048 __rt_uart
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 pwm-v1.c
1c002cd8 l     F .text	00000028 __pos_pwm_init
1c004d3c l     O .bss	00000058 __pos_pwm
00000000 l    df *ABS*	00000000 gpio-v2.c
1c004d94 l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c002e40 l     F .text	00000034 __rt_i2s_resume
1c002e74 l     F .text	00000028 __rt_i2s_setfreq_after
1c002e9c l     F .text	0000002c __rt_i2s_setfreq_before
1c004ed0 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c004c6c l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c004ed4 l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c0035c0 l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c003604 l     F .text	00000092 _to_x
1c003696 l     F .text	00000020 _rlrshift
1c0036b6 l     F .text	00000044 _ldiv5
1c0036fa l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c00420a l     F .text	00000024 __rt_uart_setup.isra.5
1c00422e l     F .text	00000020 __rt_uart_setfreq_after
1c00424e l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c004290 l     F .text	0000002a __rt_uart_setfreq_before
1c0042ba l     F .text	00000042 __rt_uart_cluster_req
1c0042fc l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c004eac l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c0045b2 l       .text	00000000 __rt_slave_start
1c004508 l       .text	00000000 __rt_master_event
1c00451c l       .text	00000000 __rt_master_loop
1c00450c l       .text	00000000 __rt_push_event_to_fc_retry
1c0045a4 l       .text	00000000 __rt_push_event_to_fc_wait
1c004596 l       .text	00000000 __rt_master_sleep
1c004524 l       .text	00000000 __rt_master_loop_update_next
1c004578 l       .text	00000000 __rt_no_stack_check
1c004584 l       .text	00000000 __rt_master_no_slave_barrier
1c004594 l       .text	00000000 __rt_master_loop_no_slave
1c0045d0 l       .text	00000000 __rt_fork_return
1c0045d4 l       .text	00000000 __rt_wait_for_dispatch
1c0045ea l       .text	00000000 __rt_other_entry
1c0045e4 l       .text	00000000 __rt_fork_entry
1c004612 l       .text	00000000 __rt_no_stack_check_end
1c004684 l       .text	00000000 __rt_dma_2d_done
1c004642 l       .text	00000000 __rt_dma_2d_redo
1c00464a l       .text	00000000 __rt_dma_2d_not_last
1c00466c l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
1c002bbe g     F .text	00000018 __rt_udma_channel_init
1c0017d0 g     F .text	00000002 pi_time_wait_us
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
000003a0 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c0010c2 g     F .text	00000038 __rt_fc_cluster_lock
1c001d78 g     F .text	000000a2 InitOneFll
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c004f0c g     O .bss	00000004 __rt_cluster_tasks
1c00128c g     F .text	00000020 __rt_bridge_send_notif
1c0013e6 g     F .text	00000074 rt_event_alloc
00000388 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c0014ba g     F .text	00000064 __rt_event_execute
1c000efe g     F .text	00000052 __rt_irq_init
1c001592 g     F .text	00000048 rt_user_alloc
00000360 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c0021d2 g     F .text	000000d4 pi_cluster_open
1c0035da g     F .text	0000002a printf
1c002c04 g     F .text	0000000e pi_pwm_conf_init
ffffffff g       *ABS*	00000000 pulp__L2
1c00169e g     F .text	0000006a __rt_allocs_init
1c004ef0 g     O .bss	00000004 __rt_alloc_l1
1c0021cc g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c000e60 g     F .text	0000004c rt_irq_set_handler
00000364 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
00000358 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c001edc g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
00000001 g       *ABS*	00000000 __ACTIVE_FC
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c001b7e g     F .text	0000003e __rt_freq_init
1c000cce g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c001fc8 g     F .text	00000012 __rt_fll_init
1b001420 g       .stack	00000000 __fc_tcdm_end
1c001372 g     F .text	00000034 __rt_bridge_init
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000037c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c002f22 g     F .text	00000012 __rt_i2c_init
1c0046a4 g       .text	00000000 _etext
0000035c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c004ae0 g       .data	00000000 sdata
00000001 g       *ABS*	00000000 __rt_nb_cluster
000003e0 g     O .data_tiny_fc	00000004 __rtc_handler
1c001626 g     F .text	0000002e rt_alloc
1c0041e4 g     F .text	00000026 __rt_uart_cluster_req_done
1c000e34 g     F .text	00000028 __rt_deinit
1b000c08 g     O .stack	00000001 camera_isAwaked
1c00010e g       .text	00000000 __rt_event_enqueue
1c0017b2 g     F .text	0000001e rt_time_wait_us
1c000502 g       .text	00000000 __rt_gpio_handler
1c000246 g       .text	00000000 __rt_illegal_instr
1c001676 g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c002b80 g     F .text	0000000a __rt_padframe_init
1c0046f8 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c00346a g     F .text	00000028 puts
1c004b10  w    O .data	00000018 __rt_padframe_profiles
00000380 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000394 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c001474 g     F .text	00000022 rt_event_get_blocking
1c004d10 g       .bss	00000000 _bss_start
1c004d0c g       .data	00000000 edata
1c001654 g     F .text	00000022 __rt_alloc_init_l1
1c004bf0  w    O .data	00000004 __rt_iodev_uart_baudrate
1c000174 g       .text	00000000 __rt_remote_enqueue_event
1c004c00 g     O .data	00000010 PMUState
1c004ae0 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c001950 g     F .text	00000130 rt_periph_copy
1c00338a g     F .text	00000038 __rt_putc_uart
1b0003e8 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c00013c g       .text	00000000 __rt_bridge_enqueue_event
1c00372e g     F .text	00000ab6 _prf
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c000858 g     F .text	0000032e .hidden __umoddi3
1c00185e g     F .text	000000f2 __rt_timer_handler
1c004ef4 g     O .bss	00000004 __rt_alloc_l2
1b001420 g       .stack	00000000 stack
1c00051c g     F .text	0000033c .hidden __udivdi3
1c003546 g     F .text	00000008 abort
1c00145a g     F .text	0000001a rt_event_get
1c002a1a g     F .text	0000008a pi_uart_close
1c004f00 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c00010c g       .text	00000000 _init
1c002aa4 g     F .text	00000018 pi_uart_write_async
1c002922 g     F .text	000000f8 pi_uart_open
1c004f38 g       .bss	00000000 _bss_end
1c004af0  w    O .data	00000010 __rt_padframe_hyper
1c002c12 g     F .text	00000092 pi_pwm_open
1c00126e g     F .text	0000001e __rt_bridge_set_available
1c004614 g       .text	00000000 __rt_dma_2d
1c004498 g       .text	00000000 __rt_pe_start
1c004efc g     O .bss	00000004 first_delayed
000003dc g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c001e1a g     F .text	000000c2 __rt_pmu_cluster_power_up
1b000c20 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c004332 g     F .text	00000088 __rt_uart_open
1c004eec g     O .bss	00000001 to_send
1c002908 g     F .text	0000001a pi_uart_conf_init
1c00103a g     F .text	00000022 __rt_utils_init
1c0024a4 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c004ae0  w    O .data	00000010 __rt_padframe_default
1c003492 g     F .text	00000018 fputc_locked
1c0043ba g     F .text	0000004c rt_uart_close
1c0015da g     F .text	0000004c rt_user_free
1c0046a4 g       .init_array	00000000 __CTOR_LIST__
1c001a80 g     F .text	00000056 __rt_periph_wait_event
1c001b34 g     F .text	0000004a rt_freq_set_and_get
1c0035ce g     F .text	00000006 semihost_write0
1c000eac  w    F .text	00000002 illegal_insn_handler_c
0000038c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c0022d6 g     F .text	00000070 __rt_cluster_push_fc_event
00000370 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c004498 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c001572 g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
00000384 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c004f38 g       .bss	00000000 _l1_preload_start_inL2
1c00105c g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c0013ce g     F .text	00000018 __rt_wait_event_prepare_blocking
1c0011b2 g     F .text	00000072 __rt_bridge_handle_notif
1c00045e g       .text	00000000 __rt_soc_evt_no_udma
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
1c002dbe g     F .text	00000050 pi_gpio_mask_configure
00000390 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c001496 g     F .text	00000024 rt_event_push
1c0012ac g     F .text	0000001e __rt_bridge_clear_notif
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c004b28 g     O .data	000000c0 __hal_debug_struct
1c000bb8 g     F .text	000000c6 test_uart_helloworld
1c0017d2 g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c0000a0 g       .text	00000000 _entry
1c00151e g     F .text	0000002a __rt_wait_event
1c001f1c g     F .text	000000ac __rt_pmu_init
1c002ca4 g     F .text	00000034 pi_pwm_ioctl
1c000eae g     F .text	00000050 __rt_handle_illegal_instr
1c002ae6 g     F .text	00000072 __pi_uart_init
1c003302 g     F .text	00000010 memset
1c000c7e g     F .text	0000002a main
00000308 g     O .data_tiny_fc	00000050 __rt_udma_channels
1c001fda g     F .text	00000002 __rt_fll_deinit
1c0004a4 g       .text	00000000 udma_event_handler_end
1c004ef8 g     O .bss	00000004 __rt_alloc_fc_tcdm
1c002f18 g     F .text	0000000a __rt_himax_init
1c0010fa g     F .text	00000036 __rt_fc_cluster_unlock
00000368 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c00354e g     F .text	00000072 __rt_io_init
1c004b00  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c004be8  w    O .data	00000004 __rt_platform
1c0046ec g       .init_array	00000000 __CTOR_END__
1c002d86 g     F .text	00000038 pi_gpio_pin_read
1c0035d4 g     F .text	00000006 semihost_exit
1c0046ec g       .fini_array	00000000 __DTOR_LIST__
1c0013a6 g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0004c8 g       .text	00000000 pwm_event_handler
00000398 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c0034aa g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c001c9a g     F .text	000000de SetFllFrequency
1c001fdc g     F .text	00000002 __rt_flls_constructor
1c001738 g     F .text	0000007a rt_event_push_delayed
1c00010c g       .text	00000000 _fini
1c001548 g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c00474c g     O .rodata	00000100 .hidden __clz_tab
00000378 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c0004ec g       .text	00000000 __pi_uart_handle_copy_asm
1c0045f0 g       .text	00000000 __rt_set_slave_stack
1c004bf4  w    O .data	00000004 __rt_fc_stack_size
1c0003f4 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
000003a8 g     O .data_tiny_fc	00000034 dev_rtc
1c000200 g       .text	00000000 __rt_call_external_c_function
1c00108e g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c002d00 g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c0012ca g     F .text	0000003a __rt_bridge_printf_flush
1c004bec  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c004d0c g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c001ad6 g     F .text	0000005e __rt_periph_init
1c002f46 g     F .text	00000012 __rt_spim_init
1c001224 g     F .text	0000004a __rt_bridge_check_connection
1c0023be g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c0028aa g     F .text	0000005e __pi_uart_handle_copy
1c000e5c g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c002ec8 g     F .text	00000050 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c004f10 g     O .bss	00000028 __rt_fc_cluster_data
1c0034d2 g     F .text	00000074 exit
1c002abc g     F .text	0000002a pi_uart_write
1c001560 g     F .text	00000012 __rt_event_sched_init
0000039c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c0002b4 g       .text	00000000 udma_event_handler
1c0022a6 g     F .text	00000030 pi_cluster_close
000003a4 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c00100a g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c001c0e g     F .text	0000008c __rt_pmu_cluster_power_down
0000036c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000be8 g     O .stack	00000004 __rt_debug_config_trace
1c004ebc  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c004c14 g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c002b58 g     F .text	00000028 rt_padframe_set
1c002b8a g     F .text	00000034 pi_pad_set_function
1c004f08 g     O .bss	00000004 __rt_wakeup_use_fast
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c003312 g     F .text	0000001a strchr
1c001304 g     F .text	0000006e __rt_bridge_req_shutdown
1c004322 g     F .text	00000010 rt_uart_conf_init
1c002e0e g     F .text	00000032 pi_gpio_pin_configure
1c0046a4 g       .text	00000000 __cluster_text_end
1c00443a g     F .text	0000005c __rt_uart_init
1c004f54 g       *ABS*	00000000 __l2_end
1c00244e g     F .text	00000056 rt_cluster_mount
1c002f34 g     F .text	00000012 __rt_rtc_init
1c004406 g     F .text	00000034 rt_uart_cluster_write
1c000098 g       .vectors	00000000 __rt_semihosting_call
1b000bec g     O .stack	00000004 __rt_debug_config
1c001fde g     F .text	00000004 __rt_fll_set_freq
1c000fcc g     F .text	0000003e __rt_cbsys_add
1c002346 g     F .text	0000003c __rt_cluster_new
1c00332c g     F .text	0000005e __rt_putc_debug_bridge
1c0046a4 g       .text	00000000 _endtext
00000374 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c004c18 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0200006f          	j	1c0000a0 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	1c20006f          	j	1c000246 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	4b28                	lw	a0,80(a4)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <_entry>:
  csrw    0x7A1, x0
1c0000a0:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000a4:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c0000a8:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c0000ac:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c0000ae:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c0000b2:	00c50463          	beq	a0,a2,1c0000ba <_entry+0x1a>
1c0000b6:	3e20406f          	j	1c004498 <__cluster_text_start>
  la      t0, _bss_start
1c0000ba:	00005297          	auipc	t0,0x5
1c0000be:	c5628293          	addi	t0,t0,-938 # 1c004d10 <_bss_start>
  la      t1, _bss_end
1c0000c2:	00005317          	auipc	t1,0x5
1c0000c6:	e7630313          	addi	t1,t1,-394 # 1c004f38 <_bss_end>
  sw      zero,0(t0)
1c0000ca:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c0000ce:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c0000d0:	fe62ede3          	bltu	t0,t1,1c0000ca <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c0000d4:	00005517          	auipc	a0,0x5
1c0000d8:	b2050513          	addi	a0,a0,-1248 # 1c004bf4 <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c0000dc:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c0000de:	ff000117          	auipc	sp,0xff000
1c0000e2:	30a10113          	addi	sp,sp,778 # 1b0003e8 <__rt_fc_stack>
  add  x2, x2, a0
1c0000e6:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c0000e8:	3e7000ef          	jal	ra,1c000cce <__rt_init>
  addi  a0, x0, 0
1c0000ec:	00000513          	li	a0,0
  addi  a1, x0, 0
1c0000f0:	00000593          	li	a1,0
  la    t2, main
1c0000f4:	00001397          	auipc	t2,0x1
1c0000f8:	b8a38393          	addi	t2,t2,-1142 # 1c000c7e <main>
  jalr  x1, t2
1c0000fc:	000380e7          	jalr	t2
  mv    s0, a0
1c000100:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c000102:	533000ef          	jal	ra,1c000e34 <__rt_deinit>
  mv   a0, s0
1c000106:	8522                	mv	a0,s0
  jal  x1, exit
1c000108:	3ca030ef          	jal	ra,1c0034d2 <exit>

1c00010c <_fini>:
  ret
1c00010c:	8082                	ret

1c00010e <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c00010e:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c000112:	02051063          	bnez	a0,1c000132 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c000116:	e4000517          	auipc	a0,0xe4000
1c00011a:	f0650513          	addi	a0,a0,-250 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c00011e:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c000122:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c000124:	c601                	beqz	a2,1c00012c <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c000126:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000128:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c00012a:	a011                	j	1c00012e <__rt_common>

1c00012c <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c00012c:	c10c                	sw	a1,0(a0)

1c00012e <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c00012e:	c14c                	sw	a1,4(a0)

1c000130 <enqueue_end>:

enqueue_end:
  jr          x9
1c000130:	8482                	jr	s1

1c000132 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c000132:	5571                	li	a0,-4
  and     x11, x11, x10
1c000134:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c000136:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000138:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c00013a:	a0d9                	j	1c000200 <__rt_call_external_c_function>

1c00013c <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c00013c:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000140:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c000144:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000148:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00014c:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c000150:	00001617          	auipc	a2,0x1
1c000154:	06260613          	addi	a2,a2,98 # 1c0011b2 <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c000158:	0a8004ef          	jal	s1,1c000200 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c00015c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000160:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000164:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000168:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00016c:	fec12603          	lw	a2,-20(sp)

    mret
1c000170:	30200073          	mret

1c000174 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c000174:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000178:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00017c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000180:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c000184:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c000188:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c00018a:	00005497          	auipc	s1,0x5
1c00018e:	d8648493          	addi	s1,s1,-634 # 1c004f10 <__rt_fc_cluster_data>

1c000192 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000192:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c000194:	02058d63          	beqz	a1,1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c000198:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00019a:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c00019c:	00050e63          	beqz	a0,1c0001b8 <__rt_cluster_pool_update_end>

1c0001a0 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001a0:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001a2:	e219                	bnez	a2,1c0001a8 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001a4:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001a6:	fd6d                	bnez	a0,1c0001a0 <__rt_cluster_pool_update_loop>

1c0001a8 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c0001a8:	c501                	beqz	a0,1c0001b0 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001aa:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001ac:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c0001ae:	a029                	j	1c0001b8 <__rt_cluster_pool_update_end>

1c0001b0 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001b0:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c0001b4:	0005a423          	sw	zero,8(a1)

1c0001b8 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001b8:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c0001ba:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001bc:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c0001c0:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c0001c4:	00000497          	auipc	s1,0x0
1c0001c8:	00a48493          	addi	s1,s1,10 # 1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c0001cc:	b789                	j	1c00010e <__rt_event_enqueue>

1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c0001ce:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c0001d0:	00804e63          	bgtz	s0,1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c0001d4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001d8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001dc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001e0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001e4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001e8:	30200073          	mret

1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c0001ec:	00005497          	auipc	s1,0x5
1c0001f0:	d2448493          	addi	s1,s1,-732 # 1c004f10 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0001f4:	02800593          	li	a1,40
    mul  a1, x8, a1
1c0001f8:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c0001fc:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c0001fe:	bf51                	j	1c000192 <__rt_remote_enqueue_event_loop_cluster>

1c000200 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000200:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000202:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c000204:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c000206:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000208:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c00020a:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c00020c:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c00020e:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000210:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c000212:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c000214:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000216:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000218:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c00021a:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c00021c:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c00021e:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000220:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c000224:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000226:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000228:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c00022a:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c00022c:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c00022e:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000230:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000232:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000234:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000236:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000238:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00023a:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00023c:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00023e:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000240:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000242:	6109                	addi	sp,sp,128

    jr   x9
1c000244:	8482                	jr	s1

1c000246 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c000246:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c00024a:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c00024e:	00001517          	auipc	a0,0x1
1c000252:	c6050513          	addi	a0,a0,-928 # 1c000eae <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c000256:	010000ef          	jal	ra,1c000266 <__rt_call_c_function>
    lw   ra, -4(sp)
1c00025a:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c00025e:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c000262:	30200073          	mret

1c000266 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c000266:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000268:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00026a:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00026c:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c00026e:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000270:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000272:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c000274:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c000276:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c000278:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c00027a:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00027c:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00027e:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000280:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000282:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000284:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000286:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000288:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c00028a:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c00028e:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000290:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000292:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000294:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000296:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000298:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c00029a:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00029c:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c00029e:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002a0:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002a2:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002a4:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002a6:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c0002a8:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c0002aa:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c0002ac:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c0002ae:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c0002b0:	6109                	addi	sp,sp,128

    jr   ra
1c0002b2:	8082                	ret

1c0002b4 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002b4:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c0002b6:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c0002b8:	08040f63          	beqz	s0,1c000356 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c0002bc:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0002be:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c0002c0:	04061f63          	bnez	a2,1c00031e <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002c4:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0002c6:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c0002c8:	e15d                	bnez	a0,1c00036e <handle_special_end>

1c0002ca <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c0002ca:	02058f63          	beqz	a1,1c000308 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c0002ce:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c0002d0:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c0002d2:	c611                	beqz	a2,1c0002de <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c0002d4:	00000497          	auipc	s1,0x0
1c0002d8:	00a48493          	addi	s1,s1,10 # 1c0002de <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c0002dc:	8602                	jr	a2

1c0002de <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0002de:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c0002e0:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c0002e2:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c0002e4:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0002e6:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0002e8:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c0002ea:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c0002ec:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c0002ee:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c0002f0:	00a4ca63          	blt	s1,a0,1c000304 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c0002f4:	0064a463          	p.beqimm	s1,6,1c0002fc <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c0002f8:	0074a263          	p.beqimm	s1,7,1c0002fc <dual>

1c0002fc <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c0002fc:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c0002fe:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000302:	d088                	sw	a0,32(s1)

1c000304 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c000304:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000306:	c608                	sw	a0,8(a2)

1c000308 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000308:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c00030a:	00000497          	auipc	s1,0x0
1c00030e:	19a48493          	addi	s1,s1,410 # 1c0004a4 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c000312:	00058463          	beqz	a1,1c00031a <checkTask+0x12>
1c000316:	df9ff06f          	j	1c00010e <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c00031a:	18a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00031e <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00031e:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000320:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000322:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c000326:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000328:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c00032a:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00032c:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c00032e:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000330:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c000332:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c000334:	00964963          	blt	a2,s1,1c000346 <not_last>
  mv      x12, x9
1c000338:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c00033a:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c00033e:	00061463          	bnez	a2,1c000346 <not_last>
1c000342:	1620006f          	j	1c0004a4 <udma_event_handler_end>

1c000346 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000346:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000348:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00034a:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00034c:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c00034e:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000350:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c000352:	1520006f          	j	1c0004a4 <udma_event_handler_end>

1c000356 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c000356:	e4000497          	auipc	s1,0xe4000
1c00035a:	f5a48493          	addi	s1,s1,-166 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c00035e:	4080                	lw	s0,0(s1)
  li      x11, 1
1c000360:	4585                	li	a1,1
  sll     x10, x11, x10
1c000362:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c000366:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c000368:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c00036a:	13a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00036e <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c00036e:	04352463          	p.beqimm	a0,3,1c0003b6 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c000372:	06452063          	p.beqimm	a0,4,1c0003d2 <i2c_step2>
#endif

  j           resume_after_special_end
1c000376:	bf91                	j	1c0002ca <resume_after_special_end>

1c000378 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c000378:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00037a:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00037c:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00037e:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000380:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000382:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c000384:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000386:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c000388:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00038a:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00038c:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00038e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000390:	1140006f          	j	1c0004a4 <udma_event_handler_end>

1c000394 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c000394:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000398:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00039a:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00039c:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00039e:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003a0:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003a4:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003a6:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003a8:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c0003aa:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ac:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ae:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003b0:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003b2:	0f20006f          	j	1c0004a4 <udma_event_handler_end>

1c0003b6 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003b6:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003b8:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003ba:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003bc:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003be:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003c0:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0003c2:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003c4:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003c6:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003c8:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003ca:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003cc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003ce:	0d60006f          	j	1c0004a4 <udma_event_handler_end>

1c0003d2 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d6:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d8:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003da:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003dc:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c0003de:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c0003e2:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003e4:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003e6:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c0003e8:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ea:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ec:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003ee:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003f0:	0b40006f          	j	1c0004a4 <udma_event_handler_end>

1c0003f4 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c0003f4:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c0003f6:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c0003f8:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c0003fa:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c0003fc:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c0003fe:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000400:	00201437          	lui	s0,0x201
1c000404:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000408:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c00040a:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c00040e:	00204537          	lui	a0,0x204
1c000412:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c000416:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000418:	35802603          	lw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c00041c:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000420:	00653363          	p.bneimm	a0,6,1c000426 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c000424:	8602                	jr	a2

1c000426 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c000426:	00753363          	p.bneimm	a0,7,1c00042c <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c00042a:	8602                	jr	a2

1c00042c <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c00042c:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c00042e:	00955c63          	ble	s1,a0,1c000446 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c000432:	e4000417          	auipc	s0,0xe4000
1c000436:	bfe40413          	addi	s0,s0,-1026 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c00043a:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c00043e:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000440:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000442:	4080                	lw	s0,0(s1)

  jr   x11
1c000444:	8582                	jr	a1

1c000446 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c000446:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c000448:	00955b63          	ble	s1,a0,1c00045e <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c00044c:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c000450:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c000454:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c000458:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c00045c:	8602                	jr	a2

1c00045e <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c00045e:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c000462:	00951463          	bne	a0,s1,1c00046a <__rt_soc_evt_no_udma+0xc>
1c000466:	09c0006f          	j	1c000502 <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c00046a:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c00046e:	04a48363          	beq	s1,a0,1c0004b4 <rtc_event_handler>

1c000472 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c000472:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c000474:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c000478:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c00047a:	0095c663          	blt	a1,s1,1c000486 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c00047e:	0004c463          	bltz	s1,1c000486 <__rt_soc_evt_store>
  j pwm_event_handler
1c000482:	0460006f          	j	1c0004c8 <pwm_event_handler>

1c000486 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c000486:	e4000497          	auipc	s1,0xe4000
1c00048a:	e2a48493          	addi	s1,s1,-470 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c00048e:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c000492:	00b54463          	blt	a0,a1,1c00049a <socevents_set>
  addi    x9, x9, 4
1c000496:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c000498:	1501                	addi	a0,a0,-32

1c00049a <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c00049a:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00049c:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004a0:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004a2:	a009                	j	1c0004a4 <udma_event_handler_end>

1c0004a4 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004a4:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004a6:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c0004a8:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c0004aa:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c0004ac:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c0004ae:	6109                	addi	sp,sp,128
  mret
1c0004b0:	30200073          	mret

1c0004b4 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c0004b4:	e4000597          	auipc	a1,0xe4000
1c0004b8:	f2c5a583          	lw	a1,-212(a1) # 3e0 <__rtc_handler>
  la    x9, udma_event_handler_end
1c0004bc:	00000497          	auipc	s1,0x0
1c0004c0:	fe848493          	addi	s1,s1,-24 # 1c0004a4 <udma_event_handler_end>
  j   __rt_event_enqueue
1c0004c4:	c4bff06f          	j	1c00010e <__rt_event_enqueue>

1c0004c8 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c0004c8:	e4000517          	auipc	a0,0xe4000
1c0004cc:	edc50513          	addi	a0,a0,-292 # 3a4 <pwmEventsStatus>
  addi  x11, x0, 1
1c0004d0:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c0004d4:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c0004d6:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c0004da:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c0004dc:	002044b7          	lui	s1,0x204
1c0004e0:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c0004e4:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c0004e6:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c0004e8:	fbdff06f          	j	1c0004a4 <udma_event_handler_end>

1c0004ec <__pi_uart_handle_copy_asm>:
  .extern __pi_uart_handle_copy
  .global __pi_uart_handle_copy_asm
__pi_uart_handle_copy_asm:

//  mv        x11, x10
  mv        x11, x8
1c0004ec:	85a2                	mv	a1,s0
  la        x12, __pi_uart_handle_copy
1c0004ee:	00002617          	auipc	a2,0x2
1c0004f2:	3bc60613          	addi	a2,a2,956 # 1c0028aa <__pi_uart_handle_copy>
  la        x9, udma_event_handler_end
1c0004f6:	00000497          	auipc	s1,0x0
1c0004fa:	fae48493          	addi	s1,s1,-82 # 1c0004a4 <udma_event_handler_end>
  j         __rt_call_external_c_function
1c0004fe:	d03ff06f          	j	1c000200 <__rt_call_external_c_function>

1c000502 <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c000502:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c000504:	00002617          	auipc	a2,0x2
1c000508:	7fc60613          	addi	a2,a2,2044 # 1c002d00 <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c00050c:	00000497          	auipc	s1,0x0
1c000510:	00c48493          	addi	s1,s1,12 # 1c000518 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c000514:	cedff06f          	j	1c000200 <__rt_call_external_c_function>

1c000518 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c000518:	f8dff06f          	j	1c0004a4 <udma_event_handler_end>

1c00051c <__udivdi3>:
1c00051c:	87b2                	mv	a5,a2
1c00051e:	8736                	mv	a4,a3
1c000520:	88aa                	mv	a7,a0
1c000522:	882e                	mv	a6,a1
1c000524:	1e069d63          	bnez	a3,1c00071e <__udivdi3+0x202>
1c000528:	1c004337          	lui	t1,0x1c004
1c00052c:	74c30313          	addi	t1,t1,1868 # 1c00474c <__clz_tab>
1c000530:	0ac5fd63          	bleu	a2,a1,1c0005ea <__udivdi3+0xce>
1c000534:	6741                	lui	a4,0x10
1c000536:	0ae67363          	bleu	a4,a2,1c0005dc <__udivdi3+0xc0>
1c00053a:	0ff00693          	li	a3,255
1c00053e:	00c6b6b3          	sltu	a3,a3,a2
1c000542:	068e                	slli	a3,a3,0x3
1c000544:	00d65733          	srl	a4,a2,a3
1c000548:	933a                	add	t1,t1,a4
1c00054a:	00034703          	lbu	a4,0(t1)
1c00054e:	02000313          	li	t1,32
1c000552:	96ba                	add	a3,a3,a4
1c000554:	40d30333          	sub	t1,t1,a3
1c000558:	00030c63          	beqz	t1,1c000570 <__udivdi3+0x54>
1c00055c:	00659733          	sll	a4,a1,t1
1c000560:	00d556b3          	srl	a3,a0,a3
1c000564:	006617b3          	sll	a5,a2,t1
1c000568:	00e6e833          	or	a6,a3,a4
1c00056c:	006518b3          	sll	a7,a0,t1
1c000570:	0107d513          	srli	a0,a5,0x10
1c000574:	02a85733          	divu	a4,a6,a0
1c000578:	1007d5b3          	p.exthz	a1,a5
1c00057c:	0108d693          	srli	a3,a7,0x10
1c000580:	02a87633          	remu	a2,a6,a0
1c000584:	02e58833          	mul	a6,a1,a4
1c000588:	0642                	slli	a2,a2,0x10
1c00058a:	8ed1                	or	a3,a3,a2
1c00058c:	863a                	mv	a2,a4
1c00058e:	0106fc63          	bleu	a6,a3,1c0005a6 <__udivdi3+0x8a>
1c000592:	96be                	add	a3,a3,a5
1c000594:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c000598:	00f6e763          	bltu	a3,a5,1c0005a6 <__udivdi3+0x8a>
1c00059c:	0106f563          	bleu	a6,a3,1c0005a6 <__udivdi3+0x8a>
1c0005a0:	ffe70613          	addi	a2,a4,-2
1c0005a4:	96be                	add	a3,a3,a5
1c0005a6:	410686b3          	sub	a3,a3,a6
1c0005aa:	02a6f833          	remu	a6,a3,a0
1c0005ae:	02a6d6b3          	divu	a3,a3,a0
1c0005b2:	df0828b3          	p.insert	a7,a6,15,16
1c0005b6:	02d58733          	mul	a4,a1,a3
1c0005ba:	8536                	mv	a0,a3
1c0005bc:	00e8fb63          	bleu	a4,a7,1c0005d2 <__udivdi3+0xb6>
1c0005c0:	98be                	add	a7,a7,a5
1c0005c2:	fff68513          	addi	a0,a3,-1
1c0005c6:	00f8e663          	bltu	a7,a5,1c0005d2 <__udivdi3+0xb6>
1c0005ca:	00e8f463          	bleu	a4,a7,1c0005d2 <__udivdi3+0xb6>
1c0005ce:	ffe68513          	addi	a0,a3,-2
1c0005d2:	01061793          	slli	a5,a2,0x10
1c0005d6:	8fc9                	or	a5,a5,a0
1c0005d8:	4801                	li	a6,0
1c0005da:	a06d                	j	1c000684 <__udivdi3+0x168>
1c0005dc:	01000737          	lui	a4,0x1000
1c0005e0:	46c1                	li	a3,16
1c0005e2:	f6e661e3          	bltu	a2,a4,1c000544 <__udivdi3+0x28>
1c0005e6:	46e1                	li	a3,24
1c0005e8:	bfb1                	j	1c000544 <__udivdi3+0x28>
1c0005ea:	e601                	bnez	a2,1c0005f2 <__udivdi3+0xd6>
1c0005ec:	4685                	li	a3,1
1c0005ee:	02c6d7b3          	divu	a5,a3,a2
1c0005f2:	66c1                	lui	a3,0x10
1c0005f4:	08d7fb63          	bleu	a3,a5,1c00068a <__udivdi3+0x16e>
1c0005f8:	0ff00693          	li	a3,255
1c0005fc:	00f6f363          	bleu	a5,a3,1c000602 <__udivdi3+0xe6>
1c000600:	4721                	li	a4,8
1c000602:	00e7d6b3          	srl	a3,a5,a4
1c000606:	9336                	add	t1,t1,a3
1c000608:	00034683          	lbu	a3,0(t1)
1c00060c:	02000613          	li	a2,32
1c000610:	96ba                	add	a3,a3,a4
1c000612:	8e15                	sub	a2,a2,a3
1c000614:	e251                	bnez	a2,1c000698 <__udivdi3+0x17c>
1c000616:	40f58733          	sub	a4,a1,a5
1c00061a:	4805                	li	a6,1
1c00061c:	0107d513          	srli	a0,a5,0x10
1c000620:	1007d5b3          	p.exthz	a1,a5
1c000624:	0108d693          	srli	a3,a7,0x10
1c000628:	02a77633          	remu	a2,a4,a0
1c00062c:	02a75733          	divu	a4,a4,a0
1c000630:	0642                	slli	a2,a2,0x10
1c000632:	8ed1                	or	a3,a3,a2
1c000634:	02e58333          	mul	t1,a1,a4
1c000638:	863a                	mv	a2,a4
1c00063a:	0066fc63          	bleu	t1,a3,1c000652 <__udivdi3+0x136>
1c00063e:	96be                	add	a3,a3,a5
1c000640:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c000644:	00f6e763          	bltu	a3,a5,1c000652 <__udivdi3+0x136>
1c000648:	0066f563          	bleu	t1,a3,1c000652 <__udivdi3+0x136>
1c00064c:	ffe70613          	addi	a2,a4,-2
1c000650:	96be                	add	a3,a3,a5
1c000652:	406686b3          	sub	a3,a3,t1
1c000656:	02a6f333          	remu	t1,a3,a0
1c00065a:	02a6d6b3          	divu	a3,a3,a0
1c00065e:	df0328b3          	p.insert	a7,t1,15,16
1c000662:	02d58733          	mul	a4,a1,a3
1c000666:	8536                	mv	a0,a3
1c000668:	00e8fb63          	bleu	a4,a7,1c00067e <__udivdi3+0x162>
1c00066c:	98be                	add	a7,a7,a5
1c00066e:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c000672:	00f8e663          	bltu	a7,a5,1c00067e <__udivdi3+0x162>
1c000676:	00e8f463          	bleu	a4,a7,1c00067e <__udivdi3+0x162>
1c00067a:	ffe68513          	addi	a0,a3,-2
1c00067e:	01061793          	slli	a5,a2,0x10
1c000682:	8fc9                	or	a5,a5,a0
1c000684:	853e                	mv	a0,a5
1c000686:	85c2                	mv	a1,a6
1c000688:	8082                	ret
1c00068a:	010006b7          	lui	a3,0x1000
1c00068e:	4741                	li	a4,16
1c000690:	f6d7e9e3          	bltu	a5,a3,1c000602 <__udivdi3+0xe6>
1c000694:	4761                	li	a4,24
1c000696:	b7b5                	j	1c000602 <__udivdi3+0xe6>
1c000698:	00c797b3          	sll	a5,a5,a2
1c00069c:	00d5d333          	srl	t1,a1,a3
1c0006a0:	0107de13          	srli	t3,a5,0x10
1c0006a4:	00c59733          	sll	a4,a1,a2
1c0006a8:	00c518b3          	sll	a7,a0,a2
1c0006ac:	00d555b3          	srl	a1,a0,a3
1c0006b0:	03c35533          	divu	a0,t1,t3
1c0006b4:	8dd9                	or	a1,a1,a4
1c0006b6:	1007d733          	p.exthz	a4,a5
1c0006ba:	0105d693          	srli	a3,a1,0x10
1c0006be:	03c37633          	remu	a2,t1,t3
1c0006c2:	882a                	mv	a6,a0
1c0006c4:	02a70333          	mul	t1,a4,a0
1c0006c8:	0642                	slli	a2,a2,0x10
1c0006ca:	8ed1                	or	a3,a3,a2
1c0006cc:	0066fc63          	bleu	t1,a3,1c0006e4 <__udivdi3+0x1c8>
1c0006d0:	96be                	add	a3,a3,a5
1c0006d2:	fff50813          	addi	a6,a0,-1
1c0006d6:	00f6e763          	bltu	a3,a5,1c0006e4 <__udivdi3+0x1c8>
1c0006da:	0066f563          	bleu	t1,a3,1c0006e4 <__udivdi3+0x1c8>
1c0006de:	ffe50813          	addi	a6,a0,-2
1c0006e2:	96be                	add	a3,a3,a5
1c0006e4:	406686b3          	sub	a3,a3,t1
1c0006e8:	03c6f633          	remu	a2,a3,t3
1c0006ec:	03c6d6b3          	divu	a3,a3,t3
1c0006f0:	df0625b3          	p.insert	a1,a2,15,16
1c0006f4:	02d70733          	mul	a4,a4,a3
1c0006f8:	8636                	mv	a2,a3
1c0006fa:	00e5fc63          	bleu	a4,a1,1c000712 <__udivdi3+0x1f6>
1c0006fe:	95be                	add	a1,a1,a5
1c000700:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c000704:	00f5e763          	bltu	a1,a5,1c000712 <__udivdi3+0x1f6>
1c000708:	00e5f563          	bleu	a4,a1,1c000712 <__udivdi3+0x1f6>
1c00070c:	ffe68613          	addi	a2,a3,-2
1c000710:	95be                	add	a1,a1,a5
1c000712:	0842                	slli	a6,a6,0x10
1c000714:	40e58733          	sub	a4,a1,a4
1c000718:	00c86833          	or	a6,a6,a2
1c00071c:	b701                	j	1c00061c <__udivdi3+0x100>
1c00071e:	12d5ea63          	bltu	a1,a3,1c000852 <__udivdi3+0x336>
1c000722:	67c1                	lui	a5,0x10
1c000724:	02f6fd63          	bleu	a5,a3,1c00075e <__udivdi3+0x242>
1c000728:	0ff00793          	li	a5,255
1c00072c:	00d7b8b3          	sltu	a7,a5,a3
1c000730:	088e                	slli	a7,a7,0x3
1c000732:	1c004737          	lui	a4,0x1c004
1c000736:	0116d7b3          	srl	a5,a3,a7
1c00073a:	74c70713          	addi	a4,a4,1868 # 1c00474c <__clz_tab>
1c00073e:	97ba                	add	a5,a5,a4
1c000740:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c000744:	02000813          	li	a6,32
1c000748:	97c6                	add	a5,a5,a7
1c00074a:	40f80833          	sub	a6,a6,a5
1c00074e:	00081f63          	bnez	a6,1c00076c <__udivdi3+0x250>
1c000752:	4785                	li	a5,1
1c000754:	f2b6e8e3          	bltu	a3,a1,1c000684 <__udivdi3+0x168>
1c000758:	04a637b3          	p.sletu	a5,a2,a0
1c00075c:	b725                	j	1c000684 <__udivdi3+0x168>
1c00075e:	010007b7          	lui	a5,0x1000
1c000762:	48c1                	li	a7,16
1c000764:	fcf6e7e3          	bltu	a3,a5,1c000732 <__udivdi3+0x216>
1c000768:	48e1                	li	a7,24
1c00076a:	b7e1                	j	1c000732 <__udivdi3+0x216>
1c00076c:	00f658b3          	srl	a7,a2,a5
1c000770:	010696b3          	sll	a3,a3,a6
1c000774:	00d8e6b3          	or	a3,a7,a3
1c000778:	00f5d333          	srl	t1,a1,a5
1c00077c:	0106de13          	srli	t3,a3,0x10
1c000780:	00f55733          	srl	a4,a0,a5
1c000784:	03c377b3          	remu	a5,t1,t3
1c000788:	1006d8b3          	p.exthz	a7,a3
1c00078c:	010595b3          	sll	a1,a1,a6
1c000790:	8f4d                	or	a4,a4,a1
1c000792:	01075593          	srli	a1,a4,0x10
1c000796:	01061633          	sll	a2,a2,a6
1c00079a:	03c35333          	divu	t1,t1,t3
1c00079e:	07c2                	slli	a5,a5,0x10
1c0007a0:	8ddd                	or	a1,a1,a5
1c0007a2:	02688eb3          	mul	t4,a7,t1
1c0007a6:	879a                	mv	a5,t1
1c0007a8:	01d5fc63          	bleu	t4,a1,1c0007c0 <__udivdi3+0x2a4>
1c0007ac:	95b6                	add	a1,a1,a3
1c0007ae:	fff30793          	addi	a5,t1,-1
1c0007b2:	00d5e763          	bltu	a1,a3,1c0007c0 <__udivdi3+0x2a4>
1c0007b6:	01d5f563          	bleu	t4,a1,1c0007c0 <__udivdi3+0x2a4>
1c0007ba:	ffe30793          	addi	a5,t1,-2
1c0007be:	95b6                	add	a1,a1,a3
1c0007c0:	41d585b3          	sub	a1,a1,t4
1c0007c4:	03c5f333          	remu	t1,a1,t3
1c0007c8:	03c5d5b3          	divu	a1,a1,t3
1c0007cc:	df032733          	p.insert	a4,t1,15,16
1c0007d0:	02b888b3          	mul	a7,a7,a1
1c0007d4:	832e                	mv	t1,a1
1c0007d6:	01177c63          	bleu	a7,a4,1c0007ee <__udivdi3+0x2d2>
1c0007da:	9736                	add	a4,a4,a3
1c0007dc:	fff58313          	addi	t1,a1,-1
1c0007e0:	00d76763          	bltu	a4,a3,1c0007ee <__udivdi3+0x2d2>
1c0007e4:	01177563          	bleu	a7,a4,1c0007ee <__udivdi3+0x2d2>
1c0007e8:	ffe58313          	addi	t1,a1,-2
1c0007ec:	9736                	add	a4,a4,a3
1c0007ee:	07c2                	slli	a5,a5,0x10
1c0007f0:	6e41                	lui	t3,0x10
1c0007f2:	0067e7b3          	or	a5,a5,t1
1c0007f6:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c0007fa:	00b7f6b3          	and	a3,a5,a1
1c0007fe:	41170733          	sub	a4,a4,a7
1c000802:	8df1                	and	a1,a1,a2
1c000804:	0107d893          	srli	a7,a5,0x10
1c000808:	02b68333          	mul	t1,a3,a1
1c00080c:	8241                	srli	a2,a2,0x10
1c00080e:	02b885b3          	mul	a1,a7,a1
1c000812:	8eae                	mv	t4,a1
1c000814:	42c68eb3          	p.mac	t4,a3,a2
1c000818:	01035693          	srli	a3,t1,0x10
1c00081c:	96f6                	add	a3,a3,t4
1c00081e:	02c888b3          	mul	a7,a7,a2
1c000822:	00b6f363          	bleu	a1,a3,1c000828 <__udivdi3+0x30c>
1c000826:	98f2                	add	a7,a7,t3
1c000828:	0106d613          	srli	a2,a3,0x10
1c00082c:	98b2                	add	a7,a7,a2
1c00082e:	03176063          	bltu	a4,a7,1c00084e <__udivdi3+0x332>
1c000832:	db1713e3          	bne	a4,a7,1c0005d8 <__udivdi3+0xbc>
1c000836:	6741                	lui	a4,0x10
1c000838:	177d                	addi	a4,a4,-1
1c00083a:	8ef9                	and	a3,a3,a4
1c00083c:	06c2                	slli	a3,a3,0x10
1c00083e:	00e37333          	and	t1,t1,a4
1c000842:	01051533          	sll	a0,a0,a6
1c000846:	969a                	add	a3,a3,t1
1c000848:	4801                	li	a6,0
1c00084a:	e2d57de3          	bleu	a3,a0,1c000684 <__udivdi3+0x168>
1c00084e:	17fd                	addi	a5,a5,-1
1c000850:	b361                	j	1c0005d8 <__udivdi3+0xbc>
1c000852:	4801                	li	a6,0
1c000854:	4781                	li	a5,0
1c000856:	b53d                	j	1c000684 <__udivdi3+0x168>

1c000858 <__umoddi3>:
1c000858:	88b2                	mv	a7,a2
1c00085a:	8736                	mv	a4,a3
1c00085c:	87aa                	mv	a5,a0
1c00085e:	882e                	mv	a6,a1
1c000860:	1a069963          	bnez	a3,1c000a12 <__umoddi3+0x1ba>
1c000864:	1c0046b7          	lui	a3,0x1c004
1c000868:	74c68693          	addi	a3,a3,1868 # 1c00474c <__clz_tab>
1c00086c:	0ac5f463          	bleu	a2,a1,1c000914 <__umoddi3+0xbc>
1c000870:	6341                	lui	t1,0x10
1c000872:	08667a63          	bleu	t1,a2,1c000906 <__umoddi3+0xae>
1c000876:	0ff00313          	li	t1,255
1c00087a:	00c37363          	bleu	a2,t1,1c000880 <__umoddi3+0x28>
1c00087e:	4721                	li	a4,8
1c000880:	00e65333          	srl	t1,a2,a4
1c000884:	969a                	add	a3,a3,t1
1c000886:	0006c683          	lbu	a3,0(a3)
1c00088a:	02000313          	li	t1,32
1c00088e:	9736                	add	a4,a4,a3
1c000890:	40e30333          	sub	t1,t1,a4
1c000894:	00030c63          	beqz	t1,1c0008ac <__umoddi3+0x54>
1c000898:	006595b3          	sll	a1,a1,t1
1c00089c:	00e55733          	srl	a4,a0,a4
1c0008a0:	006618b3          	sll	a7,a2,t1
1c0008a4:	00b76833          	or	a6,a4,a1
1c0008a8:	006517b3          	sll	a5,a0,t1
1c0008ac:	0108d613          	srli	a2,a7,0x10
1c0008b0:	02c87733          	remu	a4,a6,a2
1c0008b4:	1008d533          	p.exthz	a0,a7
1c0008b8:	0107d693          	srli	a3,a5,0x10
1c0008bc:	02c85833          	divu	a6,a6,a2
1c0008c0:	0742                	slli	a4,a4,0x10
1c0008c2:	8ed9                	or	a3,a3,a4
1c0008c4:	03050833          	mul	a6,a0,a6
1c0008c8:	0106f863          	bleu	a6,a3,1c0008d8 <__umoddi3+0x80>
1c0008cc:	96c6                	add	a3,a3,a7
1c0008ce:	0116e563          	bltu	a3,a7,1c0008d8 <__umoddi3+0x80>
1c0008d2:	0106f363          	bleu	a6,a3,1c0008d8 <__umoddi3+0x80>
1c0008d6:	96c6                	add	a3,a3,a7
1c0008d8:	410686b3          	sub	a3,a3,a6
1c0008dc:	02c6f733          	remu	a4,a3,a2
1c0008e0:	02c6d6b3          	divu	a3,a3,a2
1c0008e4:	df0727b3          	p.insert	a5,a4,15,16
1c0008e8:	02d506b3          	mul	a3,a0,a3
1c0008ec:	00d7f863          	bleu	a3,a5,1c0008fc <__umoddi3+0xa4>
1c0008f0:	97c6                	add	a5,a5,a7
1c0008f2:	0117e563          	bltu	a5,a7,1c0008fc <__umoddi3+0xa4>
1c0008f6:	00d7f363          	bleu	a3,a5,1c0008fc <__umoddi3+0xa4>
1c0008fa:	97c6                	add	a5,a5,a7
1c0008fc:	8f95                	sub	a5,a5,a3
1c0008fe:	0067d533          	srl	a0,a5,t1
1c000902:	4581                	li	a1,0
1c000904:	8082                	ret
1c000906:	01000337          	lui	t1,0x1000
1c00090a:	4741                	li	a4,16
1c00090c:	f6666ae3          	bltu	a2,t1,1c000880 <__umoddi3+0x28>
1c000910:	4761                	li	a4,24
1c000912:	b7bd                	j	1c000880 <__umoddi3+0x28>
1c000914:	e601                	bnez	a2,1c00091c <__umoddi3+0xc4>
1c000916:	4605                	li	a2,1
1c000918:	031658b3          	divu	a7,a2,a7
1c00091c:	6641                	lui	a2,0x10
1c00091e:	06c8ff63          	bleu	a2,a7,1c00099c <__umoddi3+0x144>
1c000922:	0ff00613          	li	a2,255
1c000926:	01167363          	bleu	a7,a2,1c00092c <__umoddi3+0xd4>
1c00092a:	4721                	li	a4,8
1c00092c:	00e8d633          	srl	a2,a7,a4
1c000930:	96b2                	add	a3,a3,a2
1c000932:	0006c603          	lbu	a2,0(a3)
1c000936:	02000313          	li	t1,32
1c00093a:	963a                	add	a2,a2,a4
1c00093c:	40c30333          	sub	t1,t1,a2
1c000940:	06031563          	bnez	t1,1c0009aa <__umoddi3+0x152>
1c000944:	411585b3          	sub	a1,a1,a7
1c000948:	0108d713          	srli	a4,a7,0x10
1c00094c:	1008d533          	p.exthz	a0,a7
1c000950:	0107d613          	srli	a2,a5,0x10
1c000954:	02e5f6b3          	remu	a3,a1,a4
1c000958:	02e5d5b3          	divu	a1,a1,a4
1c00095c:	06c2                	slli	a3,a3,0x10
1c00095e:	8ed1                	or	a3,a3,a2
1c000960:	02b505b3          	mul	a1,a0,a1
1c000964:	00b6f863          	bleu	a1,a3,1c000974 <__umoddi3+0x11c>
1c000968:	96c6                	add	a3,a3,a7
1c00096a:	0116e563          	bltu	a3,a7,1c000974 <__umoddi3+0x11c>
1c00096e:	00b6f363          	bleu	a1,a3,1c000974 <__umoddi3+0x11c>
1c000972:	96c6                	add	a3,a3,a7
1c000974:	40b685b3          	sub	a1,a3,a1
1c000978:	02e5f6b3          	remu	a3,a1,a4
1c00097c:	02e5d5b3          	divu	a1,a1,a4
1c000980:	df06a7b3          	p.insert	a5,a3,15,16
1c000984:	02b505b3          	mul	a1,a0,a1
1c000988:	00b7f863          	bleu	a1,a5,1c000998 <__umoddi3+0x140>
1c00098c:	97c6                	add	a5,a5,a7
1c00098e:	0117e563          	bltu	a5,a7,1c000998 <__umoddi3+0x140>
1c000992:	00b7f363          	bleu	a1,a5,1c000998 <__umoddi3+0x140>
1c000996:	97c6                	add	a5,a5,a7
1c000998:	8f8d                	sub	a5,a5,a1
1c00099a:	b795                	j	1c0008fe <__umoddi3+0xa6>
1c00099c:	01000637          	lui	a2,0x1000
1c0009a0:	4741                	li	a4,16
1c0009a2:	f8c8e5e3          	bltu	a7,a2,1c00092c <__umoddi3+0xd4>
1c0009a6:	4761                	li	a4,24
1c0009a8:	b751                	j	1c00092c <__umoddi3+0xd4>
1c0009aa:	006898b3          	sll	a7,a7,t1
1c0009ae:	00c5d733          	srl	a4,a1,a2
1c0009b2:	006517b3          	sll	a5,a0,t1
1c0009b6:	00c55633          	srl	a2,a0,a2
1c0009ba:	006595b3          	sll	a1,a1,t1
1c0009be:	0108d513          	srli	a0,a7,0x10
1c0009c2:	8dd1                	or	a1,a1,a2
1c0009c4:	02a77633          	remu	a2,a4,a0
1c0009c8:	1008d833          	p.exthz	a6,a7
1c0009cc:	0105d693          	srli	a3,a1,0x10
1c0009d0:	02a75733          	divu	a4,a4,a0
1c0009d4:	0642                	slli	a2,a2,0x10
1c0009d6:	8ed1                	or	a3,a3,a2
1c0009d8:	02e80733          	mul	a4,a6,a4
1c0009dc:	00e6f863          	bleu	a4,a3,1c0009ec <__umoddi3+0x194>
1c0009e0:	96c6                	add	a3,a3,a7
1c0009e2:	0116e563          	bltu	a3,a7,1c0009ec <__umoddi3+0x194>
1c0009e6:	00e6f363          	bleu	a4,a3,1c0009ec <__umoddi3+0x194>
1c0009ea:	96c6                	add	a3,a3,a7
1c0009ec:	8e99                	sub	a3,a3,a4
1c0009ee:	02a6f733          	remu	a4,a3,a0
1c0009f2:	02a6d6b3          	divu	a3,a3,a0
1c0009f6:	df0725b3          	p.insert	a1,a4,15,16
1c0009fa:	02d806b3          	mul	a3,a6,a3
1c0009fe:	00d5f863          	bleu	a3,a1,1c000a0e <__umoddi3+0x1b6>
1c000a02:	95c6                	add	a1,a1,a7
1c000a04:	0115e563          	bltu	a1,a7,1c000a0e <__umoddi3+0x1b6>
1c000a08:	00d5f363          	bleu	a3,a1,1c000a0e <__umoddi3+0x1b6>
1c000a0c:	95c6                	add	a1,a1,a7
1c000a0e:	8d95                	sub	a1,a1,a3
1c000a10:	bf25                	j	1c000948 <__umoddi3+0xf0>
1c000a12:	eed5e9e3          	bltu	a1,a3,1c000904 <__umoddi3+0xac>
1c000a16:	6741                	lui	a4,0x10
1c000a18:	04e6f563          	bleu	a4,a3,1c000a62 <__umoddi3+0x20a>
1c000a1c:	0ff00e93          	li	t4,255
1c000a20:	00deb733          	sltu	a4,t4,a3
1c000a24:	070e                	slli	a4,a4,0x3
1c000a26:	1c004337          	lui	t1,0x1c004
1c000a2a:	00e6d8b3          	srl	a7,a3,a4
1c000a2e:	74c30313          	addi	t1,t1,1868 # 1c00474c <__clz_tab>
1c000a32:	989a                	add	a7,a7,t1
1c000a34:	0008ce83          	lbu	t4,0(a7)
1c000a38:	02000e13          	li	t3,32
1c000a3c:	9eba                	add	t4,t4,a4
1c000a3e:	41de0e33          	sub	t3,t3,t4
1c000a42:	020e1763          	bnez	t3,1c000a70 <__umoddi3+0x218>
1c000a46:	00b6e463          	bltu	a3,a1,1c000a4e <__umoddi3+0x1f6>
1c000a4a:	00c56963          	bltu	a0,a2,1c000a5c <__umoddi3+0x204>
1c000a4e:	40c507b3          	sub	a5,a0,a2
1c000a52:	8d95                	sub	a1,a1,a3
1c000a54:	00f53533          	sltu	a0,a0,a5
1c000a58:	40a58833          	sub	a6,a1,a0
1c000a5c:	853e                	mv	a0,a5
1c000a5e:	85c2                	mv	a1,a6
1c000a60:	b555                	j	1c000904 <__umoddi3+0xac>
1c000a62:	010008b7          	lui	a7,0x1000
1c000a66:	4741                	li	a4,16
1c000a68:	fb16efe3          	bltu	a3,a7,1c000a26 <__umoddi3+0x1ce>
1c000a6c:	4761                	li	a4,24
1c000a6e:	bf65                	j	1c000a26 <__umoddi3+0x1ce>
1c000a70:	01d65733          	srl	a4,a2,t4
1c000a74:	01c696b3          	sll	a3,a3,t3
1c000a78:	8ed9                	or	a3,a3,a4
1c000a7a:	01d5d7b3          	srl	a5,a1,t4
1c000a7e:	0106d813          	srli	a6,a3,0x10
1c000a82:	0307f333          	remu	t1,a5,a6
1c000a86:	1006d733          	p.exthz	a4,a3
1c000a8a:	01d558b3          	srl	a7,a0,t4
1c000a8e:	01c595b3          	sll	a1,a1,t3
1c000a92:	00b8e5b3          	or	a1,a7,a1
1c000a96:	0105d893          	srli	a7,a1,0x10
1c000a9a:	01c61633          	sll	a2,a2,t3
1c000a9e:	01c51533          	sll	a0,a0,t3
1c000aa2:	0307d7b3          	divu	a5,a5,a6
1c000aa6:	0342                	slli	t1,t1,0x10
1c000aa8:	011368b3          	or	a7,t1,a7
1c000aac:	02f70f33          	mul	t5,a4,a5
1c000ab0:	833e                	mv	t1,a5
1c000ab2:	01e8fc63          	bleu	t5,a7,1c000aca <__umoddi3+0x272>
1c000ab6:	98b6                	add	a7,a7,a3
1c000ab8:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000abc:	00d8e763          	bltu	a7,a3,1c000aca <__umoddi3+0x272>
1c000ac0:	01e8f563          	bleu	t5,a7,1c000aca <__umoddi3+0x272>
1c000ac4:	ffe78313          	addi	t1,a5,-2
1c000ac8:	98b6                	add	a7,a7,a3
1c000aca:	41e888b3          	sub	a7,a7,t5
1c000ace:	0308f7b3          	remu	a5,a7,a6
1c000ad2:	0308d8b3          	divu	a7,a7,a6
1c000ad6:	df07a5b3          	p.insert	a1,a5,15,16
1c000ada:	03170733          	mul	a4,a4,a7
1c000ade:	87c6                	mv	a5,a7
1c000ae0:	00e5fc63          	bleu	a4,a1,1c000af8 <__umoddi3+0x2a0>
1c000ae4:	95b6                	add	a1,a1,a3
1c000ae6:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000aea:	00d5e763          	bltu	a1,a3,1c000af8 <__umoddi3+0x2a0>
1c000aee:	00e5f563          	bleu	a4,a1,1c000af8 <__umoddi3+0x2a0>
1c000af2:	ffe88793          	addi	a5,a7,-2
1c000af6:	95b6                	add	a1,a1,a3
1c000af8:	0342                	slli	t1,t1,0x10
1c000afa:	6f41                	lui	t5,0x10
1c000afc:	00f36333          	or	t1,t1,a5
1c000b00:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000b04:	00f37833          	and	a6,t1,a5
1c000b08:	01035313          	srli	t1,t1,0x10
1c000b0c:	8ff1                	and	a5,a5,a2
1c000b0e:	02f808b3          	mul	a7,a6,a5
1c000b12:	8d99                	sub	a1,a1,a4
1c000b14:	01065713          	srli	a4,a2,0x10
1c000b18:	02f307b3          	mul	a5,t1,a5
1c000b1c:	8fbe                	mv	t6,a5
1c000b1e:	42e80fb3          	p.mac	t6,a6,a4
1c000b22:	0108d813          	srli	a6,a7,0x10
1c000b26:	987e                	add	a6,a6,t6
1c000b28:	02e30333          	mul	t1,t1,a4
1c000b2c:	00f87363          	bleu	a5,a6,1c000b32 <__umoddi3+0x2da>
1c000b30:	937a                	add	t1,t1,t5
1c000b32:	01085713          	srli	a4,a6,0x10
1c000b36:	933a                	add	t1,t1,a4
1c000b38:	6741                	lui	a4,0x10
1c000b3a:	177d                	addi	a4,a4,-1
1c000b3c:	00e87833          	and	a6,a6,a4
1c000b40:	0842                	slli	a6,a6,0x10
1c000b42:	00e8f733          	and	a4,a7,a4
1c000b46:	9742                	add	a4,a4,a6
1c000b48:	0065e663          	bltu	a1,t1,1c000b54 <__umoddi3+0x2fc>
1c000b4c:	00659d63          	bne	a1,t1,1c000b66 <__umoddi3+0x30e>
1c000b50:	00e57b63          	bleu	a4,a0,1c000b66 <__umoddi3+0x30e>
1c000b54:	40c70633          	sub	a2,a4,a2
1c000b58:	00c73733          	sltu	a4,a4,a2
1c000b5c:	40d30333          	sub	t1,t1,a3
1c000b60:	40e30333          	sub	t1,t1,a4
1c000b64:	8732                	mv	a4,a2
1c000b66:	40e50733          	sub	a4,a0,a4
1c000b6a:	00e53533          	sltu	a0,a0,a4
1c000b6e:	406585b3          	sub	a1,a1,t1
1c000b72:	8d89                	sub	a1,a1,a0
1c000b74:	01d597b3          	sll	a5,a1,t4
1c000b78:	01c75733          	srl	a4,a4,t3
1c000b7c:	00e7e533          	or	a0,a5,a4
1c000b80:	01c5d5b3          	srl	a1,a1,t3
1c000b84:	b341                	j	1c000904 <__umoddi3+0xac>

1c000b86 <pmsis_kickoff>:
1c000b86:	1101                	addi	sp,sp,-32
1c000b88:	ce06                	sw	ra,28(sp)
1c000b8a:	cc22                	sw	s0,24(sp)
1c000b8c:	1000                	addi	s0,sp,32
1c000b8e:	fea42623          	sw	a0,-20(s0)
1c000b92:	fec42783          	lw	a5,-20(s0)
1c000b96:	9782                	jalr	a5
1c000b98:	57fd                	li	a5,-1
1c000b9a:	853e                	mv	a0,a5
1c000b9c:	40f2                	lw	ra,28(sp)
1c000b9e:	4462                	lw	s0,24(sp)
1c000ba0:	6105                	addi	sp,sp,32
1c000ba2:	8082                	ret

1c000ba4 <pmsis_exit>:
1c000ba4:	1101                	addi	sp,sp,-32
1c000ba6:	ce06                	sw	ra,28(sp)
1c000ba8:	cc22                	sw	s0,24(sp)
1c000baa:	1000                	addi	s0,sp,32
1c000bac:	fea42623          	sw	a0,-20(s0)
1c000bb0:	fec42503          	lw	a0,-20(s0)
1c000bb4:	11f020ef          	jal	ra,1c0034d2 <exit>

1c000bb8 <test_uart_helloworld>:
1c000bb8:	7139                	addi	sp,sp,-64
1c000bba:	de06                	sw	ra,60(sp)
1c000bbc:	dc22                	sw	s0,56(sp)
1c000bbe:	0080                	addi	s0,sp,64
1c000bc0:	1c0047b7          	lui	a5,0x1c004
1c000bc4:	6f878513          	addi	a0,a5,1784 # 1c0046f8 <__DTOR_END__>
1c000bc8:	0a3020ef          	jal	ra,1c00346a <puts>
1c000bcc:	fe042423          	sw	zero,-24(s0)
1c000bd0:	fcc40793          	addi	a5,s0,-52
1c000bd4:	853e                	mv	a0,a5
1c000bd6:	533010ef          	jal	ra,1c002908 <pi_uart_conf_init>
1c000bda:	4785                	li	a5,1
1c000bdc:	fcf40a23          	sb	a5,-44(s0)
1c000be0:	fc0409a3          	sb	zero,-45(s0)
1c000be4:	67f1                	lui	a5,0x1c
1c000be6:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
1c000bea:	fcf42623          	sw	a5,-52(s0)
1c000bee:	fcc40713          	addi	a4,s0,-52
1c000bf2:	fdc40793          	addi	a5,s0,-36
1c000bf6:	85ba                	mv	a1,a4
1c000bf8:	853e                	mv	a0,a5
1c000bfa:	248d                	jal	1c000e5c <pi_open_from_conf>
1c000bfc:	fdc40793          	addi	a5,s0,-36
1c000c00:	853e                	mv	a0,a5
1c000c02:	521010ef          	jal	ra,1c002922 <pi_uart_open>
1c000c06:	87aa                	mv	a5,a0
1c000c08:	cb89                	beqz	a5,1c000c1a <test_uart_helloworld+0x62>
1c000c0a:	1c0047b7          	lui	a5,0x1c004
1c000c0e:	71478513          	addi	a0,a5,1812 # 1c004714 <__DTOR_END__+0x1c>
1c000c12:	059020ef          	jal	ra,1c00346a <puts>
1c000c16:	557d                	li	a0,-1
1c000c18:	3771                	jal	1c000ba4 <pmsis_exit>
1c000c1a:	fe0407a3          	sb	zero,-17(s0)
1c000c1e:	a825                	j	1c000c56 <test_uart_helloworld+0x9e>
1c000c20:	1c0057b7          	lui	a5,0x1c005
1c000c24:	fef44703          	lbu	a4,-17(s0)
1c000c28:	eee78623          	sb	a4,-276(a5) # 1c004eec <to_send>
1c000c2c:	fdc40713          	addi	a4,s0,-36
1c000c30:	4605                	li	a2,1
1c000c32:	1c0057b7          	lui	a5,0x1c005
1c000c36:	eec78593          	addi	a1,a5,-276 # 1c004eec <to_send>
1c000c3a:	853a                	mv	a0,a4
1c000c3c:	681010ef          	jal	ra,1c002abc <pi_uart_write>
1c000c40:	0007a7b7          	lui	a5,0x7a
1c000c44:	12078513          	addi	a0,a5,288 # 7a120 <__L1Cl+0x6a120>
1c000c48:	389000ef          	jal	ra,1c0017d0 <pi_time_wait_us>
1c000c4c:	fef44783          	lbu	a5,-17(s0)
1c000c50:	0785                	addi	a5,a5,1
1c000c52:	fef407a3          	sb	a5,-17(s0)
1c000c56:	fef44703          	lbu	a4,-17(s0)
1c000c5a:	06300793          	li	a5,99
1c000c5e:	fce7f1e3          	bleu	a4,a5,1c000c20 <test_uart_helloworld+0x68>
1c000c62:	fdc40793          	addi	a5,s0,-36
1c000c66:	853e                	mv	a0,a5
1c000c68:	5b3010ef          	jal	ra,1c002a1a <pi_uart_close>
1c000c6c:	fe842783          	lw	a5,-24(s0)
1c000c70:	853e                	mv	a0,a5
1c000c72:	3f0d                	jal	1c000ba4 <pmsis_exit>
1c000c74:	0001                	nop
1c000c76:	50f2                	lw	ra,60(sp)
1c000c78:	5462                	lw	s0,56(sp)
1c000c7a:	6121                	addi	sp,sp,64
1c000c7c:	8082                	ret

1c000c7e <main>:
1c000c7e:	1141                	addi	sp,sp,-16
1c000c80:	c606                	sw	ra,12(sp)
1c000c82:	c422                	sw	s0,8(sp)
1c000c84:	0800                	addi	s0,sp,16
1c000c86:	1c0047b7          	lui	a5,0x1c004
1c000c8a:	72878513          	addi	a0,a5,1832 # 1c004728 <__DTOR_END__+0x30>
1c000c8e:	7dc020ef          	jal	ra,1c00346a <puts>
1c000c92:	1c0017b7          	lui	a5,0x1c001
1c000c96:	bb878513          	addi	a0,a5,-1096 # 1c000bb8 <test_uart_helloworld>
1c000c9a:	35f5                	jal	1c000b86 <pmsis_kickoff>
1c000c9c:	87aa                	mv	a5,a0
1c000c9e:	853e                	mv	a0,a5
1c000ca0:	40b2                	lw	ra,12(sp)
1c000ca2:	4422                	lw	s0,8(sp)
1c000ca4:	0141                	addi	sp,sp,16
1c000ca6:	8082                	ret

1c000ca8 <cluster_start>:
  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
  */
static inline void eu_evt_maskSet(unsigned int evtMask)
{
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000ca8:	002047b7          	lui	a5,0x204
1c000cac:	00070737          	lui	a4,0x70
1c000cb0:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
#endif
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c000cb4:	0ff00713          	li	a4,255
1c000cb8:	002046b7          	lui	a3,0x204
1c000cbc:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c000cc0:	20078793          	addi	a5,a5,512
1c000cc4:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c000cc8:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c000ccc:	8082                	ret

1c000cce <__rt_init>:
{
1c000cce:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c000cd0:	1a104737          	lui	a4,0x1a104
1c000cd4:	ce06                	sw	ra,28(sp)
1c000cd6:	cc22                	sw	s0,24(sp)
1c000cd8:	ca26                	sw	s1,20(sp)
1c000cda:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c000cde:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c000ce2:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c000ce6:	2361                	jal	1c00126e <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c000ce8:	1b0007b7          	lui	a5,0x1b000
1c000cec:	3e878793          	addi	a5,a5,1000 # 1b0003e8 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c000cf0:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c000cf4:	7d179073          	csrw	0x7d1,a5
1c000cf8:	1c005737          	lui	a4,0x1c005
1c000cfc:	bf472703          	lw	a4,-1036(a4) # 1c004bf4 <__rt_fc_stack_size>
1c000d00:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c000d02:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c000d06:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c000d0a:	2ad5                	jal	1c000efe <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c000d0c:	54fd                	li	s1,-1
1c000d0e:	1a1067b7          	lui	a5,0x1a106
1c000d12:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c000d16:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c000d1a:	1c0005b7          	lui	a1,0x1c000
1c000d1e:	3f458593          	addi	a1,a1,1012 # 1c0003f4 <__rt_fc_socevents_handler>
1c000d22:	456d                	li	a0,27
1c000d24:	2a35                	jal	1c000e60 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c000d26:	080007b7          	lui	a5,0x8000
1c000d2a:	00204737          	lui	a4,0x204
1c000d2e:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000d32:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c000d36:	1e6010ef          	jal	ra,1c001f1c <__rt_pmu_init>
  __rt_freq_init();
1c000d3a:	645000ef          	jal	ra,1c001b7e <__rt_freq_init>
1c000d3e:	002017b7          	lui	a5,0x201
1c000d42:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c000d46:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000d48:	01402473          	csrr	s0,uhartid
1c000d4c:	1c0044b7          	lui	s1,0x1c004
  return (hart_id >> 5) & 0x3f;
1c000d50:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c000d52:	24e5                	jal	1c00103a <__rt_utils_init>
1c000d54:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c000d58:	147000ef          	jal	ra,1c00169e <__rt_allocs_init>
1c000d5c:	6ac48493          	addi	s1,s1,1708 # 1c0046ac <ctor_list+0x4>
  __rt_event_sched_init();
1c000d60:	001000ef          	jal	ra,1c001560 <__rt_event_sched_init>
  __rt_padframe_init();
1c000d64:	61d010ef          	jal	ra,1c002b80 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c000d68:	0044a78b          	p.lw	a5,4(s1!)
1c000d6c:	ebad                	bnez	a5,1c000dde <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c000d6e:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c000d72:	4501                	li	a0,0
1c000d74:	2c59                	jal	1c00100a <__rt_cbsys_exec>
1c000d76:	e539                	bnez	a0,1c000dc4 <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000d78:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c000d7c:	8795                	srai	a5,a5,0x5
1c000d7e:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c000d82:	02000713          	li	a4,32
1c000d86:	0ae78263          	beq	a5,a4,1c000e2a <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c000d8a:	4681                	li	a3,0
1c000d8c:	4601                	li	a2,0
1c000d8e:	4581                	li	a1,0
1c000d90:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c000d92:	cba1                	beqz	a5,1c000de2 <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c000d94:	6ba010ef          	jal	ra,1c00244e <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c000d98:	6591                	lui	a1,0x4
1c000d9a:	4509                	li	a0,2
1c000d9c:	08b000ef          	jal	ra,1c001626 <rt_alloc>
1c000da0:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c000da2:	c10d                	beqz	a0,1c000dc4 <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c000da4:	6805                	lui	a6,0x1
1c000da6:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c000daa:	1c001637          	lui	a2,0x1c001
1c000dae:	c002                	sw	zero,0(sp)
1c000db0:	48a1                	li	a7,8
1c000db2:	87c2                	mv	a5,a6
1c000db4:	4681                	li	a3,0
1c000db6:	ca860613          	addi	a2,a2,-856 # 1c000ca8 <cluster_start>
1c000dba:	4581                	li	a1,0
1c000dbc:	4501                	li	a0,0
1c000dbe:	600010ef          	jal	ra,1c0023be <rt_cluster_call>
1c000dc2:	c525                	beqz	a0,1c000e2a <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c000dc4:	1c005537          	lui	a0,0x1c005
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000dc8:	01402673          	csrr	a2,uhartid
1c000dcc:	85a2                	mv	a1,s0
1c000dce:	f4563633          	p.bclr	a2,a2,26,5
1c000dd2:	84c50513          	addi	a0,a0,-1972 # 1c00484c <__clz_tab+0x100>
1c000dd6:	005020ef          	jal	ra,1c0035da <printf>
1c000dda:	76c020ef          	jal	ra,1c003546 <abort>
    (**fpp)();
1c000dde:	9782                	jalr	a5
1c000de0:	b761                	j	1c000d68 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c000de2:	66c010ef          	jal	ra,1c00244e <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c000de6:	6591                	lui	a1,0x4
1c000de8:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c000dec:	4509                	li	a0,2
1c000dee:	039000ef          	jal	ra,1c001626 <rt_alloc>
    if (stacks == NULL) return -1;
1c000df2:	d969                	beqz	a0,1c000dc4 <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c000df4:	00204737          	lui	a4,0x204
1c000df8:	0ff00793          	li	a5,255
1c000dfc:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c000e00:	1c0047b7          	lui	a5,0x1c004
1c000e04:	5f078793          	addi	a5,a5,1520 # 1c0045f0 <__rt_set_slave_stack>
1c000e08:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c000e0c:	08f72023          	sw	a5,128(a4)
1c000e10:	6785                	lui	a5,0x1
1c000e12:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c000e16:	08f72023          	sw	a5,128(a4)
1c000e1a:	08a72023          	sw	a0,128(a4)
}
1c000e1e:	4462                	lw	s0,24(sp)
1c000e20:	40f2                	lw	ra,28(sp)
1c000e22:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c000e24:	4501                	li	a0,0
}
1c000e26:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c000e28:	b541                	j	1c000ca8 <cluster_start>
}
1c000e2a:	40f2                	lw	ra,28(sp)
1c000e2c:	4462                	lw	s0,24(sp)
1c000e2e:	44d2                	lw	s1,20(sp)
1c000e30:	6105                	addi	sp,sp,32
1c000e32:	8082                	ret

1c000e34 <__rt_deinit>:
{
1c000e34:	1141                	addi	sp,sp,-16
1c000e36:	c606                	sw	ra,12(sp)
1c000e38:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c000e3a:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c000e3e:	4505                	li	a0,1
1c000e40:	1c004437          	lui	s0,0x1c004
1c000e44:	22d9                	jal	1c00100a <__rt_cbsys_exec>
1c000e46:	6f440413          	addi	s0,s0,1780 # 1c0046f4 <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c000e4a:	0044278b          	p.lw	a5,4(s0!)
1c000e4e:	e789                	bnez	a5,1c000e58 <__rt_deinit+0x24>
}
1c000e50:	40b2                	lw	ra,12(sp)
1c000e52:	4422                	lw	s0,8(sp)
1c000e54:	0141                	addi	sp,sp,16
1c000e56:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c000e58:	9782                	jalr	a5
1c000e5a:	bfc5                	j	1c000e4a <__rt_deinit+0x16>

1c000e5c <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c000e5c:	c14c                	sw	a1,4(a0)
}
1c000e5e:	8082                	ret

1c000e60 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000e60:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c000e64:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c000e68:	ca5797b3          	p.extractu	a5,a5,5,5
1c000e6c:	02e79c63          	bne	a5,a4,1c000ea4 <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c000e70:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c000e74:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c000e76:	8d89                	sub	a1,a1,a0
1c000e78:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c000e7a:	c14586b3          	p.extract	a3,a1,0,20
1c000e7e:	06f00793          	li	a5,111
1c000e82:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c000e86:	d21586b3          	p.extract	a3,a1,9,1
1c000e8a:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c000e8e:	c0b586b3          	p.extract	a3,a1,0,11
1c000e92:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c000e96:	cec585b3          	p.extract	a1,a1,7,12
1c000e9a:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c000e9e:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c000ea2:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c000ea4:	002007b7          	lui	a5,0x200
1c000ea8:	43b8                	lw	a4,64(a5)
1c000eaa:	b7e9                	j	1c000e74 <rt_irq_set_handler+0x14>

1c000eac <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c000eac:	8082                	ret

1c000eae <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c000eae:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c000eb2:	bec7a703          	lw	a4,-1044(a5) # 1b000bec <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c000eb6:	1141                	addi	sp,sp,-16
1c000eb8:	c422                	sw	s0,8(sp)
1c000eba:	c606                	sw	ra,12(sp)
1c000ebc:	fc173733          	p.bclr	a4,a4,30,1
1c000ec0:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c000ec2:	c315                	beqz	a4,1c000ee6 <__rt_handle_illegal_instr+0x38>
1c000ec4:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000ec8:	01402673          	csrr	a2,uhartid
1c000ecc:	1c005537          	lui	a0,0x1c005
1c000ed0:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c000ed2:	40565593          	srai	a1,a2,0x5
1c000ed6:	f265b5b3          	p.bclr	a1,a1,25,6
1c000eda:	f4563633          	p.bclr	a2,a2,26,5
1c000ede:	8a450513          	addi	a0,a0,-1884 # 1c0048a4 <__clz_tab+0x158>
1c000ee2:	6f8020ef          	jal	ra,1c0035da <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c000ee6:	bec42783          	lw	a5,-1044(s0)
1c000eea:	c01797b3          	p.extractu	a5,a5,0,1
1c000eee:	c399                	beqz	a5,1c000ef4 <__rt_handle_illegal_instr+0x46>
1c000ef0:	656020ef          	jal	ra,1c003546 <abort>
  illegal_insn_handler_c();
#endif
}
1c000ef4:	4422                	lw	s0,8(sp)
1c000ef6:	40b2                	lw	ra,12(sp)
1c000ef8:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c000efa:	fb3ff06f          	j	1c000eac <illegal_insn_handler_c>

1c000efe <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c000efe:	57fd                	li	a5,-1
1c000f00:	00204737          	lui	a4,0x204
1c000f04:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c000f08:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000f0c:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c000f10:	ca5797b3          	p.extractu	a5,a5,5,5
1c000f14:	00e79763          	bne	a5,a4,1c000f22 <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000f18:	57fd                	li	a5,-1
1c000f1a:	00204737          	lui	a4,0x204
1c000f1e:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c000f22:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c000f26:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c000f2a:	ca5797b3          	p.extractu	a5,a5,5,5
1c000f2e:	00e79963          	bne	a5,a4,1c000f40 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c000f32:	1c0007b7          	lui	a5,0x1c000
1c000f36:	00078793          	mv	a5,a5
1c000f3a:	30579073          	csrw	mtvec,a5
1c000f3e:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c000f40:	1c0007b7          	lui	a5,0x1c000
1c000f44:	00200737          	lui	a4,0x200
1c000f48:	00078793          	mv	a5,a5
1c000f4c:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c000f4e:	8082                	ret

1c000f50 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c000f50:	300476f3          	csrrci	a3,mstatus,8
1c000f54:	08a54703          	lbu	a4,138(a0)
1c000f58:	411c                	lw	a5,0(a0)
1c000f5a:	c321                	beqz	a4,1c000f9a <__rt_fc_cluster_lock_req+0x4a>
1c000f5c:	4398                	lw	a4,0(a5)
1c000f5e:	cf09                	beqz	a4,1c000f78 <__rt_fc_cluster_lock_req+0x28>
1c000f60:	43d8                	lw	a4,4(a5)
1c000f62:	cb09                	beqz	a4,1c000f74 <__rt_fc_cluster_lock_req+0x24>
1c000f64:	4798                	lw	a4,8(a5)
1c000f66:	c348                	sw	a0,4(a4)
1c000f68:	c788                	sw	a0,8(a5)
1c000f6a:	00052223          	sw	zero,4(a0)
1c000f6e:	30069073          	csrw	mstatus,a3
1c000f72:	8082                	ret
1c000f74:	c3c8                	sw	a0,4(a5)
1c000f76:	bfcd                	j	1c000f68 <__rt_fc_cluster_lock_req+0x18>
1c000f78:	4705                	li	a4,1
1c000f7a:	08e50423          	sb	a4,136(a0)
1c000f7e:	4705                	li	a4,1
1c000f80:	c398                	sw	a4,0(a5)
1c000f82:	08954783          	lbu	a5,137(a0)
1c000f86:	00201737          	lui	a4,0x201
1c000f8a:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c000f8e:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c000f92:	07da                	slli	a5,a5,0x16
1c000f94:	0007e723          	p.sw	zero,a4(a5)
1c000f98:	bfd9                	j	1c000f6e <__rt_fc_cluster_lock_req+0x1e>
1c000f9a:	43d8                	lw	a4,4(a5)
1c000f9c:	e719                	bnez	a4,1c000faa <__rt_fc_cluster_lock_req+0x5a>
1c000f9e:	0007a023          	sw	zero,0(a5)
1c000fa2:	4785                	li	a5,1
1c000fa4:	08f50423          	sb	a5,136(a0)
1c000fa8:	bfe9                	j	1c000f82 <__rt_fc_cluster_lock_req+0x32>
1c000faa:	4350                	lw	a2,4(a4)
1c000fac:	c3d0                	sw	a2,4(a5)
1c000fae:	4785                	li	a5,1
1c000fb0:	08f70423          	sb	a5,136(a4)
1c000fb4:	08974783          	lbu	a5,137(a4)
1c000fb8:	00201737          	lui	a4,0x201
1c000fbc:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c000fc0:	04078793          	addi	a5,a5,64
1c000fc4:	07da                	slli	a5,a5,0x16
1c000fc6:	0007e723          	p.sw	zero,a4(a5)
1c000fca:	bfe1                	j	1c000fa2 <__rt_fc_cluster_lock_req+0x52>

1c000fcc <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c000fcc:	1101                	addi	sp,sp,-32
1c000fce:	cc22                	sw	s0,24(sp)
1c000fd0:	ca26                	sw	s1,20(sp)
1c000fd2:	842a                	mv	s0,a0
1c000fd4:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c000fd6:	4501                	li	a0,0
1c000fd8:	45b1                	li	a1,12
1c000fda:	c632                	sw	a2,12(sp)
{
1c000fdc:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c000fde:	25a1                	jal	1c001626 <rt_alloc>
  if (cbsys == NULL) return -1;
1c000fe0:	4632                	lw	a2,12(sp)
1c000fe2:	c115                	beqz	a0,1c001006 <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c000fe4:	1b0017b7          	lui	a5,0x1b001
1c000fe8:	040a                	slli	s0,s0,0x2
1c000fea:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c000fee:	97a2                	add	a5,a5,s0
1c000ff0:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c000ff2:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c000ff4:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c000ff6:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c000ff8:	c388                	sw	a0,0(a5)

  return 0;
1c000ffa:	4501                	li	a0,0
}
1c000ffc:	40f2                	lw	ra,28(sp)
1c000ffe:	4462                	lw	s0,24(sp)
1c001000:	44d2                	lw	s1,20(sp)
1c001002:	6105                	addi	sp,sp,32
1c001004:	8082                	ret
  if (cbsys == NULL) return -1;
1c001006:	557d                	li	a0,-1
1c001008:	bfd5                	j	1c000ffc <__rt_cbsys_add+0x30>

1c00100a <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c00100a:	1141                	addi	sp,sp,-16
1c00100c:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c00100e:	1b001437          	lui	s0,0x1b001
1c001012:	050a                	slli	a0,a0,0x2
1c001014:	bf040413          	addi	s0,s0,-1040 # 1b000bf0 <cbsys_first>
1c001018:	20a47403          	p.lw	s0,a0(s0)
{
1c00101c:	c606                	sw	ra,12(sp)
  while (cbsys)
1c00101e:	e411                	bnez	s0,1c00102a <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c001020:	4501                	li	a0,0
}
1c001022:	40b2                	lw	ra,12(sp)
1c001024:	4422                	lw	s0,8(sp)
1c001026:	0141                	addi	sp,sp,16
1c001028:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c00102a:	401c                	lw	a5,0(s0)
1c00102c:	4048                	lw	a0,4(s0)
1c00102e:	9782                	jalr	a5
1c001030:	e119                	bnez	a0,1c001036 <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c001032:	4400                	lw	s0,8(s0)
1c001034:	b7ed                	j	1c00101e <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c001036:	557d                	li	a0,-1
1c001038:	b7ed                	j	1c001022 <__rt_cbsys_exec+0x18>

1c00103a <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c00103a:	1b0017b7          	lui	a5,0x1b001
1c00103e:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c001042:	0007a023          	sw	zero,0(a5)
1c001046:	0007a223          	sw	zero,4(a5)
1c00104a:	0007a423          	sw	zero,8(a5)
1c00104e:	0007a623          	sw	zero,12(a5)
1c001052:	0007a823          	sw	zero,16(a5)
1c001056:	0007aa23          	sw	zero,20(a5)
  }
}
1c00105a:	8082                	ret

1c00105c <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c00105c:	1141                	addi	sp,sp,-16
1c00105e:	c422                	sw	s0,8(sp)
1c001060:	842a                	mv	s0,a0
1c001062:	c606                	sw	ra,12(sp)
1c001064:	c226                	sw	s1,4(sp)
1c001066:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001068:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c00106c:	401c                	lw	a5,0(s0)
1c00106e:	eb99                	bnez	a5,1c001084 <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c001070:	4785                	li	a5,1
1c001072:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c001074:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c001078:	40b2                	lw	ra,12(sp)
1c00107a:	4422                	lw	s0,8(sp)
1c00107c:	4492                	lw	s1,4(sp)
1c00107e:	4902                	lw	s2,0(sp)
1c001080:	0141                	addi	sp,sp,16
1c001082:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c001084:	4585                	li	a1,1
1c001086:	01c00513          	li	a0,28
1c00108a:	2905                	jal	1c0014ba <__rt_event_execute>
1c00108c:	b7c5                	j	1c00106c <__rt_fc_lock+0x10>

1c00108e <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00108e:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c001092:	415c                	lw	a5,4(a0)
1c001094:	e791                	bnez	a5,1c0010a0 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c001096:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c00109a:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c00109e:	8082                	ret
    lock->waiting = req->next;
1c0010a0:	43d8                	lw	a4,4(a5)
1c0010a2:	c158                	sw	a4,4(a0)
    req->done = 1;
1c0010a4:	4705                	li	a4,1
1c0010a6:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c0010aa:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c0010ae:	00201737          	lui	a4,0x201
1c0010b2:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0010b6:	04078793          	addi	a5,a5,64
1c0010ba:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c0010bc:	0007e723          	p.sw	zero,a4(a5)
1c0010c0:	bfe9                	j	1c00109a <__rt_fc_unlock+0xc>

1c0010c2 <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0010c2:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0010c6:	8795                	srai	a5,a5,0x5
1c0010c8:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c0010cc:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c0010d0:	4785                	li	a5,1
1c0010d2:	08f58523          	sb	a5,138(a1)
}

static inline rt_event_t *__rt_init_event(rt_event_t *event, rt_event_sched_t *sched, void (*callback)(void *), void *arg)
{
  __rt_event_min_init(event);
  event->arg[0] = (uintptr_t)callback;
1c0010d6:	1c0017b7          	lui	a5,0x1c001
1c0010da:	f5078793          	addi	a5,a5,-176 # 1c000f50 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c0010de:	c188                	sw	a0,0(a1)
  req->done = 0;
1c0010e0:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c0010e4:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c0010e8:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c0010ec:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c0010ee:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c0010f0:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c0010f2:	c005c533          	p.bset	a0,a1,0,0
1c0010f6:	1e00106f          	j	1c0022d6 <__rt_cluster_push_fc_event>

1c0010fa <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0010fa:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0010fe:	8795                	srai	a5,a5,0x5
1c001100:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c001104:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c001108:	1c0017b7          	lui	a5,0x1c001
1c00110c:	f5078793          	addi	a5,a5,-176 # 1c000f50 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c001110:	c188                	sw	a0,0(a1)
  req->done = 0;
1c001112:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c001116:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c00111a:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c00111e:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c001122:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c001124:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c001126:	05a1                	addi	a1,a1,8
1c001128:	c005c533          	p.bset	a0,a1,0,0
1c00112c:	1aa0106f          	j	1c0022d6 <__rt_cluster_push_fc_event>

1c001130 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c001130:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c001134:	00052023          	sw	zero,0(a0)
1c001138:	01c00713          	li	a4,28
1c00113c:	c689                	beqz	a3,1c001146 <__rt_event_enqueue+0x16>
1c00113e:	435c                	lw	a5,4(a4)
1c001140:	c388                	sw	a0,0(a5)
1c001142:	c348                	sw	a0,4(a4)
1c001144:	8082                	ret
1c001146:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c00114a:	bfe5                	j	1c001142 <__rt_event_enqueue+0x12>

1c00114c <__rt_bridge_check_bridge_req.part.5>:
1c00114c:	1c005737          	lui	a4,0x1c005
1c001150:	b2870793          	addi	a5,a4,-1240 # 1c004b28 <__hal_debug_struct>
1c001154:	0a47a783          	lw	a5,164(a5)
1c001158:	b2870713          	addi	a4,a4,-1240
1c00115c:	c789                	beqz	a5,1c001166 <__rt_bridge_check_bridge_req.part.5+0x1a>
1c00115e:	4f94                	lw	a3,24(a5)
1c001160:	e681                	bnez	a3,1c001168 <__rt_bridge_check_bridge_req.part.5+0x1c>
1c001162:	0af72623          	sw	a5,172(a4)
1c001166:	8082                	ret
1c001168:	479c                	lw	a5,8(a5)
1c00116a:	bfcd                	j	1c00115c <__rt_bridge_check_bridge_req.part.5+0x10>

1c00116c <__rt_bridge_wait>:
1c00116c:	014027f3          	csrr	a5,uhartid
1c001170:	02000713          	li	a4,32
1c001174:	ca5797b3          	p.extractu	a5,a5,5,5
1c001178:	02e79c63          	bne	a5,a4,1c0011b0 <__rt_bridge_wait+0x44>
1c00117c:	1141                	addi	sp,sp,-16
1c00117e:	c422                	sw	s0,8(sp)
1c001180:	1a106437          	lui	s0,0x1a106
1c001184:	c606                	sw	ra,12(sp)
1c001186:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c00118a:	c187b7b3          	p.bclr	a5,a5,0,24
1c00118e:	00f42223          	sw	a5,4(s0)
1c001192:	4585                	li	a1,1
1c001194:	03800513          	li	a0,56
1c001198:	0e9000ef          	jal	ra,1c001a80 <__rt_periph_wait_event>
1c00119c:	00442783          	lw	a5,4(s0)
1c0011a0:	c187c7b3          	p.bset	a5,a5,0,24
1c0011a4:	00f42223          	sw	a5,4(s0)
1c0011a8:	40b2                	lw	ra,12(sp)
1c0011aa:	4422                	lw	s0,8(sp)
1c0011ac:	0141                	addi	sp,sp,16
1c0011ae:	8082                	ret
1c0011b0:	8082                	ret

1c0011b2 <__rt_bridge_handle_notif>:
1c0011b2:	1141                	addi	sp,sp,-16
1c0011b4:	c422                	sw	s0,8(sp)
1c0011b6:	1c005437          	lui	s0,0x1c005
1c0011ba:	b2840793          	addi	a5,s0,-1240 # 1c004b28 <__hal_debug_struct>
1c0011be:	0a47a783          	lw	a5,164(a5)
1c0011c2:	c606                	sw	ra,12(sp)
1c0011c4:	c226                	sw	s1,4(sp)
1c0011c6:	c04a                	sw	s2,0(sp)
1c0011c8:	b2840413          	addi	s0,s0,-1240
1c0011cc:	c399                	beqz	a5,1c0011d2 <__rt_bridge_handle_notif+0x20>
1c0011ce:	4bd8                	lw	a4,20(a5)
1c0011d0:	e30d                	bnez	a4,1c0011f2 <__rt_bridge_handle_notif+0x40>
1c0011d2:	0b442783          	lw	a5,180(s0)
1c0011d6:	c789                	beqz	a5,1c0011e0 <__rt_bridge_handle_notif+0x2e>
1c0011d8:	43a8                	lw	a0,64(a5)
1c0011da:	0a042a23          	sw	zero,180(s0)
1c0011de:	3f89                	jal	1c001130 <__rt_event_enqueue>
1c0011e0:	0ac42783          	lw	a5,172(s0)
1c0011e4:	eb95                	bnez	a5,1c001218 <__rt_bridge_handle_notif+0x66>
1c0011e6:	4422                	lw	s0,8(sp)
1c0011e8:	40b2                	lw	ra,12(sp)
1c0011ea:	4492                	lw	s1,4(sp)
1c0011ec:	4902                	lw	s2,0(sp)
1c0011ee:	0141                	addi	sp,sp,16
1c0011f0:	bfb1                	j	1c00114c <__rt_bridge_check_bridge_req.part.5>
1c0011f2:	4784                	lw	s1,8(a5)
1c0011f4:	4fd8                	lw	a4,28(a5)
1c0011f6:	0a942223          	sw	s1,164(s0)
1c0011fa:	cb01                	beqz	a4,1c00120a <__rt_bridge_handle_notif+0x58>
1c0011fc:	0b042703          	lw	a4,176(s0)
1c001200:	c798                	sw	a4,8(a5)
1c001202:	0af42823          	sw	a5,176(s0)
1c001206:	87a6                	mv	a5,s1
1c001208:	b7d1                	j	1c0011cc <__rt_bridge_handle_notif+0x1a>
1c00120a:	43a8                	lw	a0,64(a5)
1c00120c:	30047973          	csrrci	s2,mstatus,8
1c001210:	3705                	jal	1c001130 <__rt_event_enqueue>
1c001212:	30091073          	csrw	mstatus,s2
1c001216:	bfc5                	j	1c001206 <__rt_bridge_handle_notif+0x54>
1c001218:	40b2                	lw	ra,12(sp)
1c00121a:	4422                	lw	s0,8(sp)
1c00121c:	4492                	lw	s1,4(sp)
1c00121e:	4902                	lw	s2,0(sp)
1c001220:	0141                	addi	sp,sp,16
1c001222:	8082                	ret

1c001224 <__rt_bridge_check_connection>:
1c001224:	1c0056b7          	lui	a3,0x1c005
1c001228:	b2868693          	addi	a3,a3,-1240 # 1c004b28 <__hal_debug_struct>
1c00122c:	469c                	lw	a5,8(a3)
1c00122e:	ef9d                	bnez	a5,1c00126c <__rt_bridge_check_connection+0x48>
1c001230:	1a1047b7          	lui	a5,0x1a104
1c001234:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c001238:	4398                	lw	a4,0(a5)
1c00123a:	8325                	srli	a4,a4,0x9
1c00123c:	f8373733          	p.bclr	a4,a4,28,3
1c001240:	02773663          	p.bneimm	a4,7,1c00126c <__rt_bridge_check_connection+0x48>
1c001244:	1141                	addi	sp,sp,-16
1c001246:	c422                	sw	s0,8(sp)
1c001248:	c606                	sw	ra,12(sp)
1c00124a:	4705                	li	a4,1
1c00124c:	c698                	sw	a4,8(a3)
1c00124e:	4709                	li	a4,2
1c001250:	c398                	sw	a4,0(a5)
1c001252:	843e                	mv	s0,a5
1c001254:	401c                	lw	a5,0(s0)
1c001256:	83a5                	srli	a5,a5,0x9
1c001258:	f837b7b3          	p.bclr	a5,a5,28,3
1c00125c:	0077a663          	p.beqimm	a5,7,1c001268 <__rt_bridge_check_connection+0x44>
1c001260:	40b2                	lw	ra,12(sp)
1c001262:	4422                	lw	s0,8(sp)
1c001264:	0141                	addi	sp,sp,16
1c001266:	8082                	ret
1c001268:	3711                	jal	1c00116c <__rt_bridge_wait>
1c00126a:	b7ed                	j	1c001254 <__rt_bridge_check_connection+0x30>
1c00126c:	8082                	ret

1c00126e <__rt_bridge_set_available>:
1c00126e:	1c0057b7          	lui	a5,0x1c005
1c001272:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
1c001276:	4798                	lw	a4,8(a5)
1c001278:	1a1047b7          	lui	a5,0x1a104
1c00127c:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c001280:	e701                	bnez	a4,1c001288 <__rt_bridge_set_available+0x1a>
1c001282:	4721                	li	a4,8
1c001284:	c398                	sw	a4,0(a5)
1c001286:	8082                	ret
1c001288:	4709                	li	a4,2
1c00128a:	bfed                	j	1c001284 <__rt_bridge_set_available+0x16>

1c00128c <__rt_bridge_send_notif>:
1c00128c:	1141                	addi	sp,sp,-16
1c00128e:	c606                	sw	ra,12(sp)
1c001290:	3f51                	jal	1c001224 <__rt_bridge_check_connection>
1c001292:	1c0057b7          	lui	a5,0x1c005
1c001296:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
1c00129a:	479c                	lw	a5,8(a5)
1c00129c:	c789                	beqz	a5,1c0012a6 <__rt_bridge_send_notif+0x1a>
1c00129e:	1a1047b7          	lui	a5,0x1a104
1c0012a2:	4719                	li	a4,6
1c0012a4:	dbf8                	sw	a4,116(a5)
1c0012a6:	40b2                	lw	ra,12(sp)
1c0012a8:	0141                	addi	sp,sp,16
1c0012aa:	8082                	ret

1c0012ac <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c0012ac:	1141                	addi	sp,sp,-16
1c0012ae:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c0012b0:	3f95                	jal	1c001224 <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c0012b2:	1c0057b7          	lui	a5,0x1c005
1c0012b6:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
1c0012ba:	479c                	lw	a5,8(a5)
1c0012bc:	c781                	beqz	a5,1c0012c4 <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c0012be:	40b2                	lw	ra,12(sp)
1c0012c0:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c0012c2:	b775                	j	1c00126e <__rt_bridge_set_available>
}
1c0012c4:	40b2                	lw	ra,12(sp)
1c0012c6:	0141                	addi	sp,sp,16
1c0012c8:	8082                	ret

1c0012ca <__rt_bridge_printf_flush>:
{
1c0012ca:	1141                	addi	sp,sp,-16
1c0012cc:	c422                	sw	s0,8(sp)
1c0012ce:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c0012d0:	1c005437          	lui	s0,0x1c005
  __rt_bridge_check_connection();
1c0012d4:	3f81                	jal	1c001224 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0012d6:	b2840793          	addi	a5,s0,-1240 # 1c004b28 <__hal_debug_struct>
1c0012da:	479c                	lw	a5,8(a5)
1c0012dc:	c385                	beqz	a5,1c0012fc <__rt_bridge_printf_flush+0x32>
1c0012de:	b2840413          	addi	s0,s0,-1240
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0012e2:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c0012e4:	e399                	bnez	a5,1c0012ea <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c0012e6:	4c1c                	lw	a5,24(s0)
1c0012e8:	cb91                	beqz	a5,1c0012fc <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c0012ea:	374d                	jal	1c00128c <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0012ec:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c0012ee:	e789                	bnez	a5,1c0012f8 <__rt_bridge_printf_flush+0x2e>
}
1c0012f0:	4422                	lw	s0,8(sp)
1c0012f2:	40b2                	lw	ra,12(sp)
1c0012f4:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c0012f6:	bf5d                	j	1c0012ac <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c0012f8:	3d95                	jal	1c00116c <__rt_bridge_wait>
1c0012fa:	bfcd                	j	1c0012ec <__rt_bridge_printf_flush+0x22>
}
1c0012fc:	40b2                	lw	ra,12(sp)
1c0012fe:	4422                	lw	s0,8(sp)
1c001300:	0141                	addi	sp,sp,16
1c001302:	8082                	ret

1c001304 <__rt_bridge_req_shutdown>:
{
1c001304:	1141                	addi	sp,sp,-16
1c001306:	c606                	sw	ra,12(sp)
1c001308:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c00130a:	3f29                	jal	1c001224 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c00130c:	1c0057b7          	lui	a5,0x1c005
1c001310:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
1c001314:	479c                	lw	a5,8(a5)
1c001316:	c7a1                	beqz	a5,1c00135e <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c001318:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c00131c:	377d                	jal	1c0012ca <__rt_bridge_printf_flush>
1c00131e:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c001322:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c001324:	83a5                	srli	a5,a5,0x9
1c001326:	f837b7b3          	p.bclr	a5,a5,28,3
1c00132a:	0277ae63          	p.beqimm	a5,7,1c001366 <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00132e:	4791                	li	a5,4
1c001330:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c001332:	1a104437          	lui	s0,0x1a104
1c001336:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00133a:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c00133c:	83a5                	srli	a5,a5,0x9
1c00133e:	f837b7b3          	p.bclr	a5,a5,28,3
1c001342:	0277b463          	p.bneimm	a5,7,1c00136a <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c001346:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00134a:	1a104437          	lui	s0,0x1a104
1c00134e:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c001352:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c001354:	83a5                	srli	a5,a5,0x9
1c001356:	f837b7b3          	p.bclr	a5,a5,28,3
1c00135a:	0077aa63          	p.beqimm	a5,7,1c00136e <__rt_bridge_req_shutdown+0x6a>
}
1c00135e:	40b2                	lw	ra,12(sp)
1c001360:	4422                	lw	s0,8(sp)
1c001362:	0141                	addi	sp,sp,16
1c001364:	8082                	ret
      __rt_bridge_wait();
1c001366:	3519                	jal	1c00116c <__rt_bridge_wait>
1c001368:	bf6d                	j	1c001322 <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c00136a:	3509                	jal	1c00116c <__rt_bridge_wait>
1c00136c:	b7f9                	j	1c00133a <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c00136e:	3bfd                	jal	1c00116c <__rt_bridge_wait>
1c001370:	b7cd                	j	1c001352 <__rt_bridge_req_shutdown+0x4e>

1c001372 <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c001372:	1c0057b7          	lui	a5,0x1c005
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c001376:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c00137a:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00137e:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ff9f0>
1c001382:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c001386:	4705                	li	a4,1
  bridge->first_req = 0;
1c001388:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c00138c:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c001390:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c001394:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c001398:	00400793          	li	a5,4
1c00139c:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c0013a0:	0007a023          	sw	zero,0(a5)
}
1c0013a4:	8082                	ret

1c0013a6 <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c0013a6:	1141                	addi	sp,sp,-16
1c0013a8:	c422                	sw	s0,8(sp)
1c0013aa:	c606                	sw	ra,12(sp)
1c0013ac:	842a                	mv	s0,a0
1c0013ae:	02052223          	sw	zero,36(a0)
1c0013b2:	02052423          	sw	zero,40(a0)
1c0013b6:	45c1                	li	a1,16
1c0013b8:	4501                	li	a0,0
1c0013ba:	24b5                	jal	1c001626 <rt_alloc>
1c0013bc:	dc68                	sw	a0,124(s0)
1c0013be:	02042a23          	sw	zero,52(s0)
1c0013c2:	00042223          	sw	zero,4(s0)
1c0013c6:	40b2                	lw	ra,12(sp)
1c0013c8:	4422                	lw	s0,8(sp)
1c0013ca:	0141                	addi	sp,sp,16
1c0013cc:	8082                	ret

1c0013ce <__rt_wait_event_prepare_blocking>:
1c0013ce:	01800793          	li	a5,24
1c0013d2:	4388                	lw	a0,0(a5)
1c0013d4:	4118                	lw	a4,0(a0)
1c0013d6:	02052423          	sw	zero,40(a0)
1c0013da:	00052223          	sw	zero,4(a0)
1c0013de:	c398                	sw	a4,0(a5)
1c0013e0:	4785                	li	a5,1
1c0013e2:	d15c                	sw	a5,36(a0)
1c0013e4:	8082                	ret

1c0013e6 <rt_event_alloc>:
1c0013e6:	1101                	addi	sp,sp,-32
1c0013e8:	c64e                	sw	s3,12(sp)
1c0013ea:	89ae                	mv	s3,a1
1c0013ec:	ce06                	sw	ra,28(sp)
1c0013ee:	cc22                	sw	s0,24(sp)
1c0013f0:	ca26                	sw	s1,20(sp)
1c0013f2:	c84a                	sw	s2,16(sp)
1c0013f4:	c452                	sw	s4,8(sp)
1c0013f6:	c256                	sw	s5,4(sp)
1c0013f8:	30047a73          	csrrci	s4,mstatus,8
1c0013fc:	014027f3          	csrr	a5,uhartid
1c001400:	8795                	srai	a5,a5,0x5
1c001402:	f267b7b3          	p.bclr	a5,a5,25,6
1c001406:	02000713          	li	a4,32
1c00140a:	00278513          	addi	a0,a5,2
1c00140e:	00e79363          	bne	a5,a4,1c001414 <rt_event_alloc+0x2e>
1c001412:	4505                	li	a0,1
1c001414:	00799593          	slli	a1,s3,0x7
1c001418:	2439                	jal	1c001626 <rt_alloc>
1c00141a:	842a                	mv	s0,a0
1c00141c:	557d                	li	a0,-1
1c00141e:	c819                	beqz	s0,1c001434 <rt_event_alloc+0x4e>
1c001420:	01800493          	li	s1,24
1c001424:	4901                	li	s2,0
1c001426:	00448a93          	addi	s5,s1,4
1c00142a:	01394e63          	blt	s2,s3,1c001446 <rt_event_alloc+0x60>
1c00142e:	300a1073          	csrw	mstatus,s4
1c001432:	4501                	li	a0,0
1c001434:	40f2                	lw	ra,28(sp)
1c001436:	4462                	lw	s0,24(sp)
1c001438:	44d2                	lw	s1,20(sp)
1c00143a:	4942                	lw	s2,16(sp)
1c00143c:	49b2                	lw	s3,12(sp)
1c00143e:	4a22                	lw	s4,8(sp)
1c001440:	4a92                	lw	s5,4(sp)
1c001442:	6105                	addi	sp,sp,32
1c001444:	8082                	ret
1c001446:	8522                	mv	a0,s0
1c001448:	85d6                	mv	a1,s5
1c00144a:	3fb1                	jal	1c0013a6 <__rt_event_init>
1c00144c:	409c                	lw	a5,0(s1)
1c00144e:	0905                	addi	s2,s2,1
1c001450:	c01c                	sw	a5,0(s0)
1c001452:	c080                	sw	s0,0(s1)
1c001454:	08040413          	addi	s0,s0,128
1c001458:	bfc9                	j	1c00142a <rt_event_alloc+0x44>

1c00145a <rt_event_get>:
1c00145a:	30047773          	csrrci	a4,mstatus,8
1c00145e:	01800793          	li	a5,24
1c001462:	4388                	lw	a0,0(a5)
1c001464:	c509                	beqz	a0,1c00146e <rt_event_get+0x14>
1c001466:	4114                	lw	a3,0(a0)
1c001468:	c14c                	sw	a1,4(a0)
1c00146a:	c510                	sw	a2,8(a0)
1c00146c:	c394                	sw	a3,0(a5)
1c00146e:	30071073          	csrw	mstatus,a4
1c001472:	8082                	ret

1c001474 <rt_event_get_blocking>:
1c001474:	30047773          	csrrci	a4,mstatus,8
1c001478:	01800793          	li	a5,24
1c00147c:	4388                	lw	a0,0(a5)
1c00147e:	c909                	beqz	a0,1c001490 <rt_event_get_blocking+0x1c>
1c001480:	4114                	lw	a3,0(a0)
1c001482:	00052223          	sw	zero,4(a0)
1c001486:	00052423          	sw	zero,8(a0)
1c00148a:	c394                	sw	a3,0(a5)
1c00148c:	4785                	li	a5,1
1c00148e:	d15c                	sw	a5,36(a0)
1c001490:	30071073          	csrw	mstatus,a4
1c001494:	8082                	ret

1c001496 <rt_event_push>:
1c001496:	30047773          	csrrci	a4,mstatus,8
1c00149a:	01800693          	li	a3,24
1c00149e:	42d4                	lw	a3,4(a3)
1c0014a0:	00052023          	sw	zero,0(a0)
1c0014a4:	01800793          	li	a5,24
1c0014a8:	e691                	bnez	a3,1c0014b4 <rt_event_push+0x1e>
1c0014aa:	c3c8                	sw	a0,4(a5)
1c0014ac:	c788                	sw	a0,8(a5)
1c0014ae:	30071073          	csrw	mstatus,a4
1c0014b2:	8082                	ret
1c0014b4:	4794                	lw	a3,8(a5)
1c0014b6:	c288                	sw	a0,0(a3)
1c0014b8:	bfd5                	j	1c0014ac <rt_event_push+0x16>

1c0014ba <__rt_event_execute>:
1c0014ba:	1141                	addi	sp,sp,-16
1c0014bc:	c422                	sw	s0,8(sp)
1c0014be:	01800793          	li	a5,24
1c0014c2:	43dc                	lw	a5,4(a5)
1c0014c4:	c606                	sw	ra,12(sp)
1c0014c6:	c226                	sw	s1,4(sp)
1c0014c8:	01800413          	li	s0,24
1c0014cc:	ef81                	bnez	a5,1c0014e4 <__rt_event_execute+0x2a>
1c0014ce:	c1b9                	beqz	a1,1c001514 <__rt_event_execute+0x5a>
1c0014d0:	002047b7          	lui	a5,0x204
1c0014d4:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c0014d8:	300467f3          	csrrsi	a5,mstatus,8
1c0014dc:	300477f3          	csrrci	a5,mstatus,8
1c0014e0:	405c                	lw	a5,4(s0)
1c0014e2:	cb8d                	beqz	a5,1c001514 <__rt_event_execute+0x5a>
1c0014e4:	4485                	li	s1,1
1c0014e6:	4398                	lw	a4,0(a5)
1c0014e8:	5794                	lw	a3,40(a5)
1c0014ea:	00978a23          	sb	s1,20(a5)
1c0014ee:	c058                	sw	a4,4(s0)
1c0014f0:	4788                	lw	a0,8(a5)
1c0014f2:	43d8                	lw	a4,4(a5)
1c0014f4:	e691                	bnez	a3,1c001500 <__rt_event_execute+0x46>
1c0014f6:	53d4                	lw	a3,36(a5)
1c0014f8:	e681                	bnez	a3,1c001500 <__rt_event_execute+0x46>
1c0014fa:	4014                	lw	a3,0(s0)
1c0014fc:	c394                	sw	a3,0(a5)
1c0014fe:	c01c                	sw	a5,0(s0)
1c001500:	0207a223          	sw	zero,36(a5)
1c001504:	c711                	beqz	a4,1c001510 <__rt_event_execute+0x56>
1c001506:	300467f3          	csrrsi	a5,mstatus,8
1c00150a:	9702                	jalr	a4
1c00150c:	300477f3          	csrrci	a5,mstatus,8
1c001510:	405c                	lw	a5,4(s0)
1c001512:	fbf1                	bnez	a5,1c0014e6 <__rt_event_execute+0x2c>
1c001514:	40b2                	lw	ra,12(sp)
1c001516:	4422                	lw	s0,8(sp)
1c001518:	4492                	lw	s1,4(sp)
1c00151a:	0141                	addi	sp,sp,16
1c00151c:	8082                	ret

1c00151e <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c00151e:	1141                	addi	sp,sp,-16
1c001520:	c422                	sw	s0,8(sp)
1c001522:	c606                	sw	ra,12(sp)
1c001524:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c001526:	505c                	lw	a5,36(s0)
1c001528:	ef81                	bnez	a5,1c001540 <__rt_wait_event+0x22>
1c00152a:	585c                	lw	a5,52(s0)
1c00152c:	eb91                	bnez	a5,1c001540 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c00152e:	01800793          	li	a5,24
1c001532:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c001534:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c001536:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c001538:	c380                	sw	s0,0(a5)
}
1c00153a:	4422                	lw	s0,8(sp)
1c00153c:	0141                	addi	sp,sp,16
1c00153e:	8082                	ret
    __rt_event_execute(NULL, 1);
1c001540:	4585                	li	a1,1
1c001542:	4501                	li	a0,0
1c001544:	3f9d                	jal	1c0014ba <__rt_event_execute>
1c001546:	b7c5                	j	1c001526 <__rt_wait_event+0x8>

1c001548 <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c001548:	1141                	addi	sp,sp,-16
1c00154a:	c606                	sw	ra,12(sp)
1c00154c:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00154e:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c001552:	37f1                	jal	1c00151e <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c001554:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c001558:	40b2                	lw	ra,12(sp)
1c00155a:	4422                	lw	s0,8(sp)
1c00155c:	0141                	addi	sp,sp,16
1c00155e:	8082                	ret

1c001560 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c001560:	01800513          	li	a0,24
1c001564:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c001568:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c00156c:	4585                	li	a1,1
1c00156e:	0511                	addi	a0,a0,4
1c001570:	bd9d                	j	1c0013e6 <rt_event_alloc>

1c001572 <rt_user_alloc_init>:
      flags++;
      if (flags == 3) flags = 0;
    }
    return NULL;
#else
    return rt_user_alloc_align(rt_alloc_l2(), size, align);
1c001572:	00758793          	addi	a5,a1,7
1c001576:	c407b7b3          	p.bclr	a5,a5,2,0
1c00157a:	40b785b3          	sub	a1,a5,a1
1c00157e:	c11c                	sw	a5,0(a0)
1c001580:	8e0d                	sub	a2,a2,a1
1c001582:	00c05763          	blez	a2,1c001590 <rt_user_alloc_init+0x1e>
1c001586:	c4063633          	p.bclr	a2,a2,2,0
1c00158a:	c390                	sw	a2,0(a5)
1c00158c:	0007a223          	sw	zero,4(a5)
1c001590:	8082                	ret

1c001592 <rt_user_alloc>:
1c001592:	411c                	lw	a5,0(a0)
1c001594:	059d                	addi	a1,a1,7
1c001596:	c405b5b3          	p.bclr	a1,a1,2,0
1c00159a:	4701                	li	a4,0
1c00159c:	cb89                	beqz	a5,1c0015ae <rt_user_alloc+0x1c>
1c00159e:	4394                	lw	a3,0(a5)
1c0015a0:	43d0                	lw	a2,4(a5)
1c0015a2:	00b6c863          	blt	a3,a1,1c0015b2 <rt_user_alloc+0x20>
1c0015a6:	00b69b63          	bne	a3,a1,1c0015bc <rt_user_alloc+0x2a>
1c0015aa:	c719                	beqz	a4,1c0015b8 <rt_user_alloc+0x26>
1c0015ac:	c350                	sw	a2,4(a4)
1c0015ae:	853e                	mv	a0,a5
1c0015b0:	8082                	ret
1c0015b2:	873e                	mv	a4,a5
1c0015b4:	87b2                	mv	a5,a2
1c0015b6:	b7dd                	j	1c00159c <rt_user_alloc+0xa>
1c0015b8:	c110                	sw	a2,0(a0)
1c0015ba:	bfd5                	j	1c0015ae <rt_user_alloc+0x1c>
1c0015bc:	00b78833          	add	a6,a5,a1
1c0015c0:	40b685b3          	sub	a1,a3,a1
1c0015c4:	00b82023          	sw	a1,0(a6)
1c0015c8:	00c82223          	sw	a2,4(a6)
1c0015cc:	c701                	beqz	a4,1c0015d4 <rt_user_alloc+0x42>
1c0015ce:	01072223          	sw	a6,4(a4)
1c0015d2:	bff1                	j	1c0015ae <rt_user_alloc+0x1c>
1c0015d4:	01052023          	sw	a6,0(a0)
1c0015d8:	bfd9                	j	1c0015ae <rt_user_alloc+0x1c>

1c0015da <rt_user_free>:
1c0015da:	411c                	lw	a5,0(a0)
1c0015dc:	061d                	addi	a2,a2,7
1c0015de:	c4063633          	p.bclr	a2,a2,2,0
1c0015e2:	4701                	li	a4,0
1c0015e4:	c399                	beqz	a5,1c0015ea <rt_user_free+0x10>
1c0015e6:	02b7e763          	bltu	a5,a1,1c001614 <rt_user_free+0x3a>
1c0015ea:	00c586b3          	add	a3,a1,a2
1c0015ee:	02d79663          	bne	a5,a3,1c00161a <rt_user_free+0x40>
1c0015f2:	4394                	lw	a3,0(a5)
1c0015f4:	43dc                	lw	a5,4(a5)
1c0015f6:	9636                	add	a2,a2,a3
1c0015f8:	c190                	sw	a2,0(a1)
1c0015fa:	c1dc                	sw	a5,4(a1)
1c0015fc:	c31d                	beqz	a4,1c001622 <rt_user_free+0x48>
1c0015fe:	4314                	lw	a3,0(a4)
1c001600:	00d707b3          	add	a5,a4,a3
1c001604:	00f59d63          	bne	a1,a5,1c00161e <rt_user_free+0x44>
1c001608:	419c                	lw	a5,0(a1)
1c00160a:	97b6                	add	a5,a5,a3
1c00160c:	c31c                	sw	a5,0(a4)
1c00160e:	41dc                	lw	a5,4(a1)
1c001610:	c35c                	sw	a5,4(a4)
1c001612:	8082                	ret
1c001614:	873e                	mv	a4,a5
1c001616:	43dc                	lw	a5,4(a5)
1c001618:	b7f1                	j	1c0015e4 <rt_user_free+0xa>
1c00161a:	c190                	sw	a2,0(a1)
1c00161c:	bff9                	j	1c0015fa <rt_user_free+0x20>
1c00161e:	c34c                	sw	a1,4(a4)
1c001620:	8082                	ret
1c001622:	c10c                	sw	a1,0(a0)
1c001624:	8082                	ret

1c001626 <rt_alloc>:
1c001626:	4785                	li	a5,1
1c001628:	00a7fa63          	bleu	a0,a5,1c00163c <rt_alloc+0x16>
1c00162c:	1c0057b7          	lui	a5,0x1c005
1c001630:	ef07a783          	lw	a5,-272(a5) # 1c004ef0 <__rt_alloc_l1>
1c001634:	1579                	addi	a0,a0,-2
1c001636:	050a                	slli	a0,a0,0x2
1c001638:	953e                	add	a0,a0,a5
1c00163a:	bfa1                	j	1c001592 <rt_user_alloc>
1c00163c:	00153763          	p.bneimm	a0,1,1c00164a <rt_alloc+0x24>
1c001640:	1c005537          	lui	a0,0x1c005
1c001644:	ef850513          	addi	a0,a0,-264 # 1c004ef8 <__rt_alloc_fc_tcdm>
1c001648:	bfcd                	j	1c00163a <rt_alloc+0x14>
1c00164a:	1c005537          	lui	a0,0x1c005
1c00164e:	ef450513          	addi	a0,a0,-268 # 1c004ef4 <__rt_alloc_l2>
1c001652:	b7e5                	j	1c00163a <rt_alloc+0x14>

1c001654 <__rt_alloc_init_l1>:
#if defined(ARCHI_HAS_L1)
void __rt_alloc_init_l1(int cid)
{
  // TODO support multu cluster
  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid), rt_l1_size(cid));
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid), rt_l1_size(cid));
1c001654:	1c0057b7          	lui	a5,0x1c005
1c001658:	ef07a703          	lw	a4,-272(a5) # 1c004ef0 <__rt_alloc_l1>
1c00165c:	100007b7          	lui	a5,0x10000
  return ((char *)&__l1_heap_start) + cid * ARCHI_CLUSTER_SIZE;
1c001660:	01651593          	slli	a1,a0,0x16
1c001664:	6641                	lui	a2,0x10
1c001666:	050a                	slli	a0,a0,0x2
1c001668:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c00166c:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c001670:	95be                	add	a1,a1,a5
1c001672:	953a                	add	a0,a0,a4
1c001674:	bdfd                	j	1c001572 <rt_user_alloc_init>

1c001676 <__rt_alloc_init_l1_for_fc>:
1c001676:	100005b7          	lui	a1,0x10000
1c00167a:	01651793          	slli	a5,a0,0x16
1c00167e:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c001682:	00b78733          	add	a4,a5,a1

  int size = sizeof(rt_alloc_t)*rt_nb_cluster();
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);

  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid)+size, rt_l1_size(cid)-size);
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001686:	050a                	slli	a0,a0,0x2
1c001688:	0791                	addi	a5,a5,4
1c00168a:	6641                	lui	a2,0x10
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c00168c:	1c0056b7          	lui	a3,0x1c005
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001690:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c001694:	95be                	add	a1,a1,a5
1c001696:	953a                	add	a0,a0,a4
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c001698:	eee6a823          	sw	a4,-272(a3) # 1c004ef0 <__rt_alloc_l1>
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c00169c:	bdd9                	j	1c001572 <rt_user_alloc_init>

1c00169e <__rt_allocs_init>:
static inline int rt_l2_size() { return ARCHI_L2_ADDR + ARCHI_L2_SIZE - (int)&__l2_end; }
1c00169e:	1c0055b7          	lui	a1,0x1c005
1c0016a2:	f5458793          	addi	a5,a1,-172 # 1c004f54 <__l2_end>
  __rt_alloc_l2[2].first_bank_addr = ARCHI_L2_SHARED_ADDR;
  __rt_alloc_account_free(&__rt_alloc_l2[2], rt_l2_shared_base() - sizeof(rt_alloc_chunk_t), rt_l2_shared_size() + sizeof(rt_alloc_chunk_t));
#endif
#else
  rt_trace(RT_TRACE_INIT, "Initializing L2 allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_l2_base(), rt_l2_size());
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c0016a6:	1c080637          	lui	a2,0x1c080
1c0016aa:	1c005537          	lui	a0,0x1c005
{
1c0016ae:	1141                	addi	sp,sp,-16
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c0016b0:	8e1d                	sub	a2,a2,a5
1c0016b2:	f5458593          	addi	a1,a1,-172
1c0016b6:	ef450513          	addi	a0,a0,-268 # 1c004ef4 <__rt_alloc_l2>
{
1c0016ba:	c606                	sw	ra,12(sp)
1c0016bc:	c422                	sw	s0,8(sp)
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c0016be:	3d55                	jal	1c001572 <rt_user_alloc_init>
  return ARCHI_FC_TCDM_ADDR + ARCHI_FC_TCDM_SIZE - (int)&__fc_tcdm_end;
1c0016c0:	1b0015b7          	lui	a1,0x1b001
1c0016c4:	42058793          	addi	a5,a1,1056 # 1b001420 <__fc_tcdm_end>
#endif
#endif

#if defined(ARCHI_HAS_FC_TCDM)
  rt_trace(RT_TRACE_INIT, "Initializing FC TCDM allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_fc_tcdm_base(), rt_fc_tcdm_size());
  rt_user_alloc_init(&__rt_alloc_fc_tcdm, rt_fc_tcdm_base(), rt_fc_tcdm_size());
1c0016c8:	1b004637          	lui	a2,0x1b004
1c0016cc:	1c005437          	lui	s0,0x1c005
1c0016d0:	8e1d                	sub	a2,a2,a5
1c0016d2:	42058593          	addi	a1,a1,1056
1c0016d6:	ef840513          	addi	a0,s0,-264 # 1c004ef8 <__rt_alloc_fc_tcdm>
1c0016da:	3d61                	jal	1c001572 <rt_user_alloc_init>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0016dc:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0016e0:	ca5797b3          	p.extractu	a5,a5,5,5
#endif

#if defined(ARCHI_HAS_L1)
  // If the FC is running on cluster 0, initialize now the L1 allocator
  // as it is used for FC data
  if (rt_cluster_id() == 0)
1c0016e4:	e791                	bnez	a5,1c0016f0 <__rt_allocs_init+0x52>
  else
  {
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
  }
#endif
}
1c0016e6:	4422                	lw	s0,8(sp)
1c0016e8:	40b2                	lw	ra,12(sp)
    __rt_alloc_init_l1_for_fc(0);
1c0016ea:	4501                	li	a0,0
}
1c0016ec:	0141                	addi	sp,sp,16
    __rt_alloc_init_l1_for_fc(0);
1c0016ee:	b761                	j	1c001676 <__rt_alloc_init_l1_for_fc>
  if (flags == RT_ALLOC_FC_DATA) return rt_user_alloc(rt_alloc_fc_tcdm(), size);
1c0016f0:	ef840513          	addi	a0,s0,-264
1c0016f4:	4591                	li	a1,4
1c0016f6:	3d71                	jal	1c001592 <rt_user_alloc>
}
1c0016f8:	40b2                	lw	ra,12(sp)
1c0016fa:	4422                	lw	s0,8(sp)
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
1c0016fc:	1c0057b7          	lui	a5,0x1c005
1c001700:	eea7a823          	sw	a0,-272(a5) # 1c004ef0 <__rt_alloc_l1>
}
1c001704:	0141                	addi	sp,sp,16
1c001706:	8082                	ret

1c001708 <__rt_time_poweroff>:
  {
    timer->current_time += timer->period;
    __rt_event_set_pending(timer->event);
    rt_event_push_delayed(timer->event, timer->current_time - rt_time_get_us());
  }
}
1c001708:	002007b7          	lui	a5,0x200
1c00170c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001710:	0087a783          	lw	a5,8(a5)
1c001714:	1c005737          	lui	a4,0x1c005
1c001718:	ecf72023          	sw	a5,-320(a4) # 1c004ec0 <timer_count>
1c00171c:	4501                	li	a0,0
1c00171e:	8082                	ret

1c001720 <__rt_time_poweron>:
1c001720:	1c0057b7          	lui	a5,0x1c005
1c001724:	ec07a703          	lw	a4,-320(a5) # 1c004ec0 <timer_count>
1c001728:	002007b7          	lui	a5,0x200
1c00172c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001730:	00e7a423          	sw	a4,8(a5)
1c001734:	4501                	li	a0,0
1c001736:	8082                	ret

1c001738 <rt_event_push_delayed>:
1c001738:	30047373          	csrrci	t1,mstatus,8
1c00173c:	1c005637          	lui	a2,0x1c005
1c001740:	efc62703          	lw	a4,-260(a2) # 1c004efc <first_delayed>
1c001744:	002007b7          	lui	a5,0x200
1c001748:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00174c:	0087a783          	lw	a5,8(a5)
1c001750:	46f9                	li	a3,30
1c001752:	0405e5b3          	p.max	a1,a1,zero
1c001756:	02d5c5b3          	div	a1,a1,a3
1c00175a:	800006b7          	lui	a3,0x80000
1c00175e:	fff6c693          	not	a3,a3
1c001762:	00d7f833          	and	a6,a5,a3
1c001766:	0585                	addi	a1,a1,1
1c001768:	97ae                	add	a5,a5,a1
1c00176a:	dd1c                	sw	a5,56(a0)
1c00176c:	982e                	add	a6,a6,a1
1c00176e:	4781                	li	a5,0
1c001770:	c719                	beqz	a4,1c00177e <rt_event_push_delayed+0x46>
1c001772:	03872883          	lw	a7,56(a4)
1c001776:	00d8f8b3          	and	a7,a7,a3
1c00177a:	0108e863          	bltu	a7,a6,1c00178a <rt_event_push_delayed+0x52>
1c00177e:	cb89                	beqz	a5,1c001790 <rt_event_push_delayed+0x58>
1c001780:	cfc8                	sw	a0,28(a5)
1c001782:	cd58                	sw	a4,28(a0)
1c001784:	30031073          	csrw	mstatus,t1
1c001788:	8082                	ret
1c00178a:	87ba                	mv	a5,a4
1c00178c:	4f58                	lw	a4,28(a4)
1c00178e:	b7cd                	j	1c001770 <rt_event_push_delayed+0x38>
1c001790:	002007b7          	lui	a5,0x200
1c001794:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c001798:	eea62e23          	sw	a0,-260(a2)
1c00179c:	cd58                	sw	a4,28(a0)
1c00179e:	0087a703          	lw	a4,8(a5)
1c0017a2:	95ba                	add	a1,a1,a4
1c0017a4:	00b7a823          	sw	a1,16(a5)
1c0017a8:	08500713          	li	a4,133
1c0017ac:	00e7a023          	sw	a4,0(a5)
1c0017b0:	bfd1                	j	1c001784 <rt_event_push_delayed+0x4c>

1c0017b2 <rt_time_wait_us>:
{
1c0017b2:	1101                	addi	sp,sp,-32
1c0017b4:	85aa                	mv	a1,a0
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0017b6:	4501                	li	a0,0
{
1c0017b8:	ce06                	sw	ra,28(sp)
1c0017ba:	cc22                	sw	s0,24(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0017bc:	c62e                	sw	a1,12(sp)
1c0017be:	395d                	jal	1c001474 <rt_event_get_blocking>
  rt_event_push_delayed(event, time_us);
1c0017c0:	45b2                	lw	a1,12(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0017c2:	842a                	mv	s0,a0
  rt_event_push_delayed(event, time_us);
1c0017c4:	3f95                	jal	1c001738 <rt_event_push_delayed>
  rt_event_wait(event);
1c0017c6:	8522                	mv	a0,s0
}
1c0017c8:	4462                	lw	s0,24(sp)
1c0017ca:	40f2                	lw	ra,28(sp)
1c0017cc:	6105                	addi	sp,sp,32
  rt_event_wait(event);
1c0017ce:	bbad                	j	1c001548 <rt_event_wait>

1c0017d0 <pi_time_wait_us>:
  rt_time_wait_us(time_us);
1c0017d0:	b7cd                	j	1c0017b2 <rt_time_wait_us>

1c0017d2 <__rt_time_init>:
  first_delayed = NULL;
1c0017d2:	1c0057b7          	lui	a5,0x1c005
1c0017d6:	ee07ae23          	sw	zero,-260(a5) # 1c004efc <first_delayed>
//

#ifndef LANGUAGE_ASSEMBLY

static inline uint32_t timer_cfg_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_LO_OFFSET); }
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c0017da:	002007b7          	lui	a5,0x200
{
1c0017de:	1141                	addi	sp,sp,-16
1c0017e0:	08300713          	li	a4,131
1c0017e4:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0017e8:	c606                	sw	ra,12(sp)
1c0017ea:	c422                	sw	s0,8(sp)
1c0017ec:	00e7a023          	sw	a4,0(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c0017f0:	1c0025b7          	lui	a1,0x1c002
1c0017f4:	85e58593          	addi	a1,a1,-1954 # 1c00185e <__rt_timer_handler>
1c0017f8:	452d                	li	a0,11
1c0017fa:	e66ff0ef          	jal	ra,1c000e60 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c0017fe:	6785                	lui	a5,0x1
1c001800:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c001804:	00204737          	lui	a4,0x204
1c001808:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00180c:	00f72423          	sw	a5,8(a4)
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c001810:	1c0015b7          	lui	a1,0x1c001
1c001814:	4601                	li	a2,0
1c001816:	70858593          	addi	a1,a1,1800 # 1c001708 <__rt_time_poweroff>
1c00181a:	4509                	li	a0,2
1c00181c:	fb0ff0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c001820:	1c0015b7          	lui	a1,0x1c001
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c001824:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c001826:	4601                	li	a2,0
1c001828:	72058593          	addi	a1,a1,1824 # 1c001720 <__rt_time_poweron>
1c00182c:	450d                	li	a0,3
1c00182e:	f9eff0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
1c001832:	8d41                	or	a0,a0,s0
  if (err) rt_fatal("Unable to initialize time driver\n");
1c001834:	c10d                	beqz	a0,1c001856 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001836:	01402673          	csrr	a2,uhartid
1c00183a:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c00183e:	40565593          	srai	a1,a2,0x5
1c001842:	f265b5b3          	p.bclr	a1,a1,25,6
1c001846:	f4563633          	p.bclr	a2,a2,26,5
1c00184a:	90050513          	addi	a0,a0,-1792 # 1c004900 <__clz_tab+0x1b4>
1c00184e:	58d010ef          	jal	ra,1c0035da <printf>
1c001852:	4f5010ef          	jal	ra,1c003546 <abort>
}
1c001856:	40b2                	lw	ra,12(sp)
1c001858:	4422                	lw	s0,8(sp)
1c00185a:	0141                	addi	sp,sp,16
1c00185c:	8082                	ret

1c00185e <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c00185e:	7179                	addi	sp,sp,-48
1c001860:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c001862:	1c005637          	lui	a2,0x1c005
{
1c001866:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c001868:	efc62783          	lw	a5,-260(a2) # 1c004efc <first_delayed>
{
1c00186c:	ce36                	sw	a3,28(sp)

static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }

static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c00186e:	002006b7          	lui	a3,0x200
1c001872:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c001876:	d61a                	sw	t1,44(sp)
1c001878:	d42a                	sw	a0,40(sp)
1c00187a:	d22e                	sw	a1,36(sp)
1c00187c:	cc3a                	sw	a4,24(sp)
1c00187e:	c842                	sw	a6,16(sp)
1c001880:	c646                	sw	a7,12(sp)
1c001882:	c472                	sw	t3,8(sp)
1c001884:	c276                	sw	t4,4(sp)
1c001886:	0086a683          	lw	a3,8(a3)
1c00188a:	01c00593          	li	a1,28
1c00188e:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c001892:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c001894:	80000337          	lui	t1,0x80000
1c001898:	4801                	li	a6,0
1c00189a:	4881                	li	a7,0
1c00189c:	01c00e93          	li	t4,28
1c0018a0:	ffe34313          	xori	t1,t1,-2
1c0018a4:	e7ad                	bnez	a5,1c00190e <__rt_timer_handler+0xb0>
1c0018a6:	00088463          	beqz	a7,1c0018ae <__rt_timer_handler+0x50>
1c0018aa:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c0018ae:	00080463          	beqz	a6,1c0018b6 <__rt_timer_handler+0x58>
1c0018b2:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c0018b6:	002007b7          	lui	a5,0x200
1c0018ba:	08100713          	li	a4,129
1c0018be:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c0018c2:	ee062e23          	sw	zero,-260(a2)
1c0018c6:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c0018ca:	6785                	lui	a5,0x1
1c0018cc:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0018d0:	00204737          	lui	a4,0x204
1c0018d4:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c0018d8:	5332                	lw	t1,44(sp)
1c0018da:	5522                	lw	a0,40(sp)
1c0018dc:	5592                	lw	a1,36(sp)
1c0018de:	5602                	lw	a2,32(sp)
1c0018e0:	46f2                	lw	a3,28(sp)
1c0018e2:	4762                	lw	a4,24(sp)
1c0018e4:	47d2                	lw	a5,20(sp)
1c0018e6:	4842                	lw	a6,16(sp)
1c0018e8:	48b2                	lw	a7,12(sp)
1c0018ea:	4e22                	lw	t3,8(sp)
1c0018ec:	4e92                	lw	t4,4(sp)
1c0018ee:	6145                	addi	sp,sp,48
1c0018f0:	30200073          	mret
  rt_irq_restore(irq);
}

static inline __attribute__((always_inline)) void __rt_enqueue_event_to_sched(rt_event_sched_t *sched, rt_event_t *event)
{
  event->next = NULL;
1c0018f4:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c0018f8:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c0018fc:	c511                	beqz	a0,1c001908 <__rt_timer_handler+0xaa>
    sched->first = event;
  } else {
    sched->last->next = event;
1c0018fe:	c19c                	sw	a5,0(a1)
    event = next;
1c001900:	85be                	mv	a1,a5
1c001902:	4805                	li	a6,1
1c001904:	87f2                	mv	a5,t3
1c001906:	bf79                	j	1c0018a4 <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c001908:	853e                	mv	a0,a5
1c00190a:	4885                	li	a7,1
1c00190c:	bfd5                	j	1c001900 <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c00190e:	0387ae03          	lw	t3,56(a5)
1c001912:	41c68e33          	sub	t3,a3,t3
1c001916:	fdc37fe3          	bleu	t3,t1,1c0018f4 <__rt_timer_handler+0x96>
1c00191a:	00088463          	beqz	a7,1c001922 <__rt_timer_handler+0xc4>
1c00191e:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c001922:	00080463          	beqz	a6,1c00192a <__rt_timer_handler+0xcc>
1c001926:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c00192a:	00200737          	lui	a4,0x200
1c00192e:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c001932:	eef62e23          	sw	a5,-260(a2)
1c001936:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c00193a:	5f9c                	lw	a5,56(a5)
1c00193c:	40d786b3          	sub	a3,a5,a3
1c001940:	96b2                	add	a3,a3,a2

static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }

static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c001942:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001946:	08500793          	li	a5,133
1c00194a:	00f72023          	sw	a5,0(a4)
}
1c00194e:	b769                	j	1c0018d8 <__rt_timer_handler+0x7a>

1c001950 <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c001950:	7179                	addi	sp,sp,-48
1c001952:	d422                	sw	s0,40(sp)
1c001954:	842a                	mv	s0,a0
1c001956:	d606                	sw	ra,44(sp)
1c001958:	d226                	sw	s1,36(sp)
1c00195a:	d04a                	sw	s2,32(sp)
1c00195c:	30047973          	csrrci	s2,mstatus,8
1c001960:	4015d493          	srai	s1,a1,0x1
1c001964:	1a102537          	lui	a0,0x1a102
1c001968:	049e                	slli	s1,s1,0x7
1c00196a:	94aa                	add	s1,s1,a0
1c00196c:	00459513          	slli	a0,a1,0x4
1c001970:	8941                	andi	a0,a0,16
1c001972:	94aa                	add	s1,s1,a0
1c001974:	853e                	mv	a0,a5
1c001976:	ef81                	bnez	a5,1c00198e <rt_periph_copy+0x3e>
1c001978:	ce2e                	sw	a1,28(sp)
1c00197a:	cc32                	sw	a2,24(sp)
1c00197c:	ca36                	sw	a3,20(sp)
1c00197e:	c83a                	sw	a4,16(sp)
1c001980:	c63e                	sw	a5,12(sp)
1c001982:	34b1                	jal	1c0013ce <__rt_wait_event_prepare_blocking>
1c001984:	47b2                	lw	a5,12(sp)
1c001986:	4742                	lw	a4,16(sp)
1c001988:	46d2                	lw	a3,20(sp)
1c00198a:	4662                	lw	a2,24(sp)
1c00198c:	45f2                	lw	a1,28(sp)
1c00198e:	e419                	bnez	s0,1c00199c <rt_periph_copy+0x4c>
1c001990:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c001994:	04052223          	sw	zero,68(a0)
1c001998:	04052a23          	sw	zero,84(a0)
1c00199c:	00c42803          	lw	a6,12(s0)
1c0019a0:	c054                	sw	a3,4(s0)
1c0019a2:	cc08                	sw	a0,24(s0)
1c0019a4:	f6483833          	p.bclr	a6,a6,27,4
1c0019a8:	4891                	li	a7,4
1c0019aa:	c0474733          	p.bset	a4,a4,0,4
1c0019ae:	0908e063          	bltu	a7,a6,1c001a2e <rt_periph_copy+0xde>
1c0019b2:	03000893          	li	a7,48
1c0019b6:	0596                	slli	a1,a1,0x5
1c0019b8:	98ae                	add	a7,a7,a1
1c0019ba:	0008a303          	lw	t1,0(a7)
1c0019be:	00042a23          	sw	zero,20(s0)
1c0019c2:	03000813          	li	a6,48
1c0019c6:	02031b63          	bnez	t1,1c0019fc <rt_periph_copy+0xac>
1c0019ca:	0088a023          	sw	s0,0(a7)
1c0019ce:	00b808b3          	add	a7,a6,a1
1c0019d2:	0088a303          	lw	t1,8(a7)
1c0019d6:	0088a223          	sw	s0,4(a7)
1c0019da:	02031663          	bnez	t1,1c001a06 <rt_periph_copy+0xb6>
1c0019de:	00848893          	addi	a7,s1,8
1c0019e2:	0008a883          	lw	a7,0(a7)
1c0019e6:	0208f893          	andi	a7,a7,32
1c0019ea:	00089e63          	bnez	a7,1c001a06 <rt_periph_copy+0xb6>
1c0019ee:	00c4a023          	sw	a2,0(s1)
1c0019f2:	00d4a223          	sw	a3,4(s1)
1c0019f6:	00e4a423          	sw	a4,8(s1)
1c0019fa:	a005                	j	1c001a1a <rt_periph_copy+0xca>
1c0019fc:	0048a883          	lw	a7,4(a7)
1c001a00:	0088aa23          	sw	s0,20(a7)
1c001a04:	b7e9                	j	1c0019ce <rt_periph_copy+0x7e>
1c001a06:	00042823          	sw	zero,16(s0)
1c001a0a:	c010                	sw	a2,0(s0)
1c001a0c:	c054                	sw	a3,4(s0)
1c001a0e:	c418                	sw	a4,8(s0)
1c001a10:	00031563          	bnez	t1,1c001a1a <rt_periph_copy+0xca>
1c001a14:	982e                	add	a6,a6,a1
1c001a16:	00882423          	sw	s0,8(a6)
1c001a1a:	e391                	bnez	a5,1c001a1e <rt_periph_copy+0xce>
1c001a1c:	3609                	jal	1c00151e <__rt_wait_event>
1c001a1e:	30091073          	csrw	mstatus,s2
1c001a22:	50b2                	lw	ra,44(sp)
1c001a24:	5422                	lw	s0,40(sp)
1c001a26:	5492                	lw	s1,36(sp)
1c001a28:	5902                	lw	s2,32(sp)
1c001a2a:	6145                	addi	sp,sp,48
1c001a2c:	8082                	ret
1c001a2e:	fe6836e3          	p.bneimm	a6,6,1c001a1a <rt_periph_copy+0xca>
1c001a32:	03000893          	li	a7,48
1c001a36:	0596                	slli	a1,a1,0x5
1c001a38:	98ae                	add	a7,a7,a1
1c001a3a:	0008a303          	lw	t1,0(a7)
1c001a3e:	00042a23          	sw	zero,20(s0)
1c001a42:	03000813          	li	a6,48
1c001a46:	00031f63          	bnez	t1,1c001a64 <rt_periph_copy+0x114>
1c001a4a:	0088a023          	sw	s0,0(a7)
1c001a4e:	95c2                	add	a1,a1,a6
1c001a50:	c1c0                	sw	s0,4(a1)
1c001a52:	00031e63          	bnez	t1,1c001a6e <rt_periph_copy+0x11e>
1c001a56:	02442803          	lw	a6,36(s0)
1c001a5a:	1a1025b7          	lui	a1,0x1a102
1c001a5e:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c001a62:	b771                	j	1c0019ee <rt_periph_copy+0x9e>
1c001a64:	0048a883          	lw	a7,4(a7)
1c001a68:	0088aa23          	sw	s0,20(a7)
1c001a6c:	b7cd                	j	1c001a4e <rt_periph_copy+0xfe>
1c001a6e:	c418                	sw	a4,8(s0)
1c001a70:	4598                	lw	a4,8(a1)
1c001a72:	c010                	sw	a2,0(s0)
1c001a74:	c054                	sw	a3,4(s0)
1c001a76:	00042823          	sw	zero,16(s0)
1c001a7a:	f345                	bnez	a4,1c001a1a <rt_periph_copy+0xca>
1c001a7c:	c580                	sw	s0,8(a1)
1c001a7e:	bf71                	j	1c001a1a <rt_periph_copy+0xca>

1c001a80 <__rt_periph_wait_event>:
1c001a80:	30047673          	csrrci	a2,mstatus,8
1c001a84:	477d                	li	a4,31
1c001a86:	4781                	li	a5,0
1c001a88:	00a75463          	ble	a0,a4,1c001a90 <__rt_periph_wait_event+0x10>
1c001a8c:	1501                	addi	a0,a0,-32
1c001a8e:	4785                	li	a5,1
1c001a90:	00279713          	slli	a4,a5,0x2
1c001a94:	4685                	li	a3,1
1c001a96:	03000793          	li	a5,48
1c001a9a:	00a696b3          	sll	a3,a3,a0
1c001a9e:	97ba                	add	a5,a5,a4
1c001aa0:	00204837          	lui	a6,0x204
1c001aa4:	2807a703          	lw	a4,640(a5)
1c001aa8:	8f75                	and	a4,a4,a3
1c001aaa:	cf19                	beqz	a4,1c001ac8 <__rt_periph_wait_event+0x48>
1c001aac:	c999                	beqz	a1,1c001ac2 <__rt_periph_wait_event+0x42>
1c001aae:	2807a683          	lw	a3,640(a5)
1c001ab2:	4705                	li	a4,1
1c001ab4:	00a71533          	sll	a0,a4,a0
1c001ab8:	fff54513          	not	a0,a0
1c001abc:	8d75                	and	a0,a0,a3
1c001abe:	28a7a023          	sw	a0,640(a5)
1c001ac2:	30061073          	csrw	mstatus,a2
1c001ac6:	8082                	ret
1c001ac8:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c001acc:	30046773          	csrrsi	a4,mstatus,8
1c001ad0:	30047773          	csrrci	a4,mstatus,8
1c001ad4:	bfc1                	j	1c001aa4 <__rt_periph_wait_event+0x24>

1c001ad6 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c001ad6:	1c000537          	lui	a0,0x1c000
1c001ada:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c001ade:	4601                	li	a2,0
1c001ae0:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c001ae4:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c001ae8:	2b450513          	addi	a0,a0,692 # 1c0002b4 <udma_event_handler>
1c001aec:	014950fb          	lp.setupi	x1,20,1c001b10 <__rt_periph_init+0x3a>
1c001af0:	40165793          	srai	a5,a2,0x1
1c001af4:	00461813          	slli	a6,a2,0x4
1c001af8:	079e                	slli	a5,a5,0x7
1c001afa:	97c6                	add	a5,a5,a7
1c001afc:	01087813          	andi	a6,a6,16
1c001b00:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c001b02:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c001b06:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c001b0a:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c001b0c:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c001b0e:	0605                	addi	a2,a2,1
1c001b10:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c001b14:	1c0006b7          	lui	a3,0x1c000
1c001b18:	28870613          	addi	a2,a4,648
1c001b1c:	45e68693          	addi	a3,a3,1118 # 1c00045e <__rt_soc_evt_no_udma>
1c001b20:	00a250fb          	lp.setupi	x1,10,1c001b28 <__rt_periph_init+0x52>
1c001b24:	00d6222b          	p.sw	a3,4(a2!)
1c001b28:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c001b2a:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c001b2e:	28072223          	sw	zero,644(a4)
}
1c001b32:	8082                	ret

1c001b34 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c001b34:	1141                	addi	sp,sp,-16
1c001b36:	c226                	sw	s1,4(sp)
1c001b38:	84ae                	mv	s1,a1
1c001b3a:	c606                	sw	ra,12(sp)
1c001b3c:	c422                	sw	s0,8(sp)
1c001b3e:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001b40:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c001b44:	1c005437          	lui	s0,0x1c005
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c001b48:	00153f63          	p.bneimm	a0,1,1c001b66 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c001b4c:	f0040413          	addi	s0,s0,-256 # 1c004f00 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c001b50:	2179                	jal	1c001fde <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c001b52:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c001b54:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c001b58:	40b2                	lw	ra,12(sp)
1c001b5a:	4422                	lw	s0,8(sp)
1c001b5c:	4492                	lw	s1,4(sp)
1c001b5e:	4902                	lw	s2,0(sp)
1c001b60:	4501                	li	a0,0
1c001b62:	0141                	addi	sp,sp,16
1c001b64:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c001b66:	4511                	li	a0,4
1c001b68:	ca2ff0ef          	jal	ra,1c00100a <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c001b6c:	85a6                	mv	a1,s1
1c001b6e:	4501                	li	a0,0
1c001b70:	21bd                	jal	1c001fde <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c001b72:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c001b74:	f0942023          	sw	s1,-256(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c001b78:	c92ff0ef          	jal	ra,1c00100a <__rt_cbsys_exec>
1c001b7c:	bfe1                	j	1c001b54 <rt_freq_set_and_get+0x20>

1c001b7e <__rt_freq_init>:

void __rt_freq_init()
{
1c001b7e:	1141                	addi	sp,sp,-16
1c001b80:	c422                	sw	s0,8(sp)
1c001b82:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c001b84:	29a1                	jal	1c001fdc <__rt_flls_constructor>
  return __rt_platform;
1c001b86:	1c0057b7          	lui	a5,0x1c005

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c001b8a:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
1c001b8e:	1c005437          	lui	s0,0x1c005
1c001b92:	0017ae63          	p.beqimm	a5,1,1c001bae <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c001b96:	4501                	li	a0,0
1c001b98:	2905                	jal	1c001fc8 <__rt_fll_init>
1c001b9a:	f0a42023          	sw	a0,-256(s0) # 1c004f00 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c001b9e:	f0040413          	addi	s0,s0,-256
1c001ba2:	00042223          	sw	zero,4(s0)

}
1c001ba6:	40b2                	lw	ra,12(sp)
1c001ba8:	4422                	lw	s0,8(sp)
1c001baa:	0141                	addi	sp,sp,16
1c001bac:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c001bae:	026267b7          	lui	a5,0x2626
1c001bb2:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c001bb6:	f0f42023          	sw	a5,-256(s0)
1c001bba:	b7d5                	j	1c001b9e <__rt_freq_init+0x20>

1c001bbc <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c001bbc:	100517b3          	p.fl1	a5,a0
1c001bc0:	4769                	li	a4,26
1c001bc2:	8f1d                	sub	a4,a4,a5
1c001bc4:	4785                	li	a5,1
1c001bc6:	04f76733          	p.max	a4,a4,a5
1c001bca:	47a1                	li	a5,8
1c001bcc:	04f74733          	p.min	a4,a4,a5
1c001bd0:	fff70693          	addi	a3,a4,-1
1c001bd4:	00f55793          	srli	a5,a0,0xf
1c001bd8:	00d797b3          	sll	a5,a5,a3
1c001bdc:	c19c                	sw	a5,0(a1)
1c001bde:	07be                	slli	a5,a5,0xf
1c001be0:	c218                	sw	a4,0(a2)
1c001be2:	00d7d533          	srl	a0,a5,a3
1c001be6:	8082                	ret

1c001be8 <soc_eu_fcEventMask_setEvent>:
1c001be8:	47fd                	li	a5,31
1c001bea:	4721                	li	a4,8
1c001bec:	00f50463          	beq	a0,a5,1c001bf4 <soc_eu_fcEventMask_setEvent+0xc>
1c001bf0:	1501                	addi	a0,a0,-32
1c001bf2:	4711                	li	a4,4
1c001bf4:	1a1066b7          	lui	a3,0x1a106
1c001bf8:	20e6f603          	p.lw	a2,a4(a3)
1c001bfc:	4785                	li	a5,1
1c001bfe:	00a79533          	sll	a0,a5,a0
1c001c02:	fff54513          	not	a0,a0
1c001c06:	8d71                	and	a0,a0,a2
1c001c08:	00a6e723          	p.sw	a0,a4(a3)
1c001c0c:	8082                	ret

1c001c0e <__rt_pmu_cluster_power_down>:
1c001c0e:	1c0057b7          	lui	a5,0x1c005
1c001c12:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
1c001c16:	0817a163          	p.beqimm	a5,1,1c001c98 <__rt_pmu_cluster_power_down+0x8a>
1c001c1a:	1141                	addi	sp,sp,-16
1c001c1c:	1a1046b7          	lui	a3,0x1a104
1c001c20:	c606                	sw	ra,12(sp)
1c001c22:	c422                	sw	s0,8(sp)
1c001c24:	c226                	sw	s1,4(sp)
1c001c26:	c04a                	sw	s2,0(sp)
1c001c28:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c001c2c:	1c005737          	lui	a4,0x1c005
1c001c30:	bf870713          	addi	a4,a4,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001c34:	00874783          	lbu	a5,8(a4)
1c001c38:	8436                	mv	s0,a3
1c001c3a:	c0079933          	p.extractu	s2,a5,0,0
1c001c3e:	04193763          	p.bneimm	s2,1,1c001c8c <__rt_pmu_cluster_power_down+0x7e>
1c001c42:	01069613          	slli	a2,a3,0x10
1c001c46:	04064363          	bltz	a2,1c001c8c <__rt_pmu_cluster_power_down+0x7e>
1c001c4a:	c007b7b3          	p.bclr	a5,a5,0,0
1c001c4e:	c0a92433          	p.insert	s0,s2,0,10
1c001c52:	1a1044b7          	lui	s1,0x1a104
1c001c56:	00f70423          	sb	a5,8(a4)
1c001c5a:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c001c5e:	4585                	li	a1,1
1c001c60:	02300513          	li	a0,35
1c001c64:	3d31                	jal	1c001a80 <__rt_periph_wait_event>
1c001c66:	4785                	li	a5,1
1c001c68:	00f4a623          	sw	a5,12(s1)
1c001c6c:	c0302433          	p.insert	s0,zero,0,3
1c001c70:	0684a823          	sw	s0,112(s1)
1c001c74:	c0d92433          	p.insert	s0,s2,0,13
1c001c78:	0684a823          	sw	s0,112(s1)
1c001c7c:	4422                	lw	s0,8(sp)
1c001c7e:	40b2                	lw	ra,12(sp)
1c001c80:	4492                	lw	s1,4(sp)
1c001c82:	4902                	lw	s2,0(sp)
1c001c84:	4585                	li	a1,1
1c001c86:	457d                	li	a0,31
1c001c88:	0141                	addi	sp,sp,16
1c001c8a:	bbdd                	j	1c001a80 <__rt_periph_wait_event>
1c001c8c:	40b2                	lw	ra,12(sp)
1c001c8e:	4422                	lw	s0,8(sp)
1c001c90:	4492                	lw	s1,4(sp)
1c001c92:	4902                	lw	s2,0(sp)
1c001c94:	0141                	addi	sp,sp,16
1c001c96:	8082                	ret
1c001c98:	8082                	ret

1c001c9a <SetFllFrequency>:
1c001c9a:	7179                	addi	sp,sp,-48
1c001c9c:	d422                	sw	s0,40(sp)
1c001c9e:	d226                	sw	s1,36(sp)
1c001ca0:	1c005437          	lui	s0,0x1c005
1c001ca4:	84aa                	mv	s1,a0
1c001ca6:	d606                	sw	ra,44(sp)
1c001ca8:	852e                	mv	a0,a1
1c001caa:	bf840413          	addi	s0,s0,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001cae:	0014be63          	p.bneimm	s1,1,1c001cca <SetFllFrequency+0x30>
1c001cb2:	00844783          	lbu	a5,8(s0)
1c001cb6:	c0079733          	p.extractu	a4,a5,0,0
1c001cba:	08172663          	p.beqimm	a4,1,1c001d46 <SetFllFrequency+0xac>
1c001cbe:	4501                	li	a0,0
1c001cc0:	50b2                	lw	ra,44(sp)
1c001cc2:	5422                	lw	s0,40(sp)
1c001cc4:	5492                	lw	s1,36(sp)
1c001cc6:	6145                	addi	sp,sp,48
1c001cc8:	8082                	ret
1c001cca:	ce25                	beqz	a2,1c001d42 <SetFllFrequency+0xa8>
1c001ccc:	00844783          	lbu	a5,8(s0)
1c001cd0:	03200713          	li	a4,50
1c001cd4:	c21797b3          	p.extractu	a5,a5,1,1
1c001cd8:	97a2                	add	a5,a5,s0
1c001cda:	00a7c783          	lbu	a5,10(a5)
1c001cde:	00e787db          	p.mac	a5,a5,a4,zero
1c001ce2:	22678793          	addi	a5,a5,550
1c001ce6:	eca5                	bnez	s1,1c001d5e <SetFllFrequency+0xc4>
1c001ce8:	0007a6b7          	lui	a3,0x7a
1c001cec:	eb237737          	lui	a4,0xeb237
1c001cf0:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c001cf4:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c001cf8:	42d78733          	p.mac	a4,a5,a3
1c001cfc:	fcb761e3          	bltu	a4,a1,1c001cbe <SetFllFrequency+0x24>
1c001d00:	c62a                	sw	a0,12(sp)
1c001d02:	e02ff0ef          	jal	ra,1c001304 <__rt_bridge_req_shutdown>
1c001d06:	4532                	lw	a0,12(sp)
1c001d08:	0870                	addi	a2,sp,28
1c001d0a:	082c                	addi	a1,sp,24
1c001d0c:	3d45                	jal	1c001bbc <SetFllMultDivFactors>
1c001d0e:	4762                	lw	a4,24(sp)
1c001d10:	800007b7          	lui	a5,0x80000
1c001d14:	1a1006b7          	lui	a3,0x1a100
1c001d18:	de0727b3          	p.insert	a5,a4,15,0
1c001d1c:	4772                	lw	a4,28(sp)
1c001d1e:	c7a727b3          	p.insert	a5,a4,3,26
1c001d22:	00449713          	slli	a4,s1,0x4
1c001d26:	0711                	addi	a4,a4,4
1c001d28:	00f6e723          	p.sw	a5,a4(a3)
1c001d2c:	00249793          	slli	a5,s1,0x2
1c001d30:	943e                	add	s0,s0,a5
1c001d32:	d008                	sw	a0,32(s0)
1c001d34:	c808                	sw	a0,16(s0)
1c001d36:	f4c9                	bnez	s1,1c001cc0 <SetFllFrequency+0x26>
1c001d38:	c62a                	sw	a0,12(sp)
1c001d3a:	d34ff0ef          	jal	ra,1c00126e <__rt_bridge_set_available>
1c001d3e:	4532                	lw	a0,12(sp)
1c001d40:	b741                	j	1c001cc0 <SetFllFrequency+0x26>
1c001d42:	f0f9                	bnez	s1,1c001d08 <SetFllFrequency+0x6e>
1c001d44:	bf75                	j	1c001d00 <SetFllFrequency+0x66>
1c001d46:	d269                	beqz	a2,1c001d08 <SetFllFrequency+0x6e>
1c001d48:	c21797b3          	p.extractu	a5,a5,1,1
1c001d4c:	97a2                	add	a5,a5,s0
1c001d4e:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c001d52:	03200713          	li	a4,50
1c001d56:	00e787db          	p.mac	a5,a5,a4,zero
1c001d5a:	22678793          	addi	a5,a5,550
1c001d5e:	0006b6b7          	lui	a3,0x6b
1c001d62:	eaf5a737          	lui	a4,0xeaf5a
1c001d66:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c001d6a:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c001d6e:	42d78733          	p.mac	a4,a5,a3
1c001d72:	f8a77be3          	bleu	a0,a4,1c001d08 <SetFllFrequency+0x6e>
1c001d76:	b7a1                	j	1c001cbe <SetFllFrequency+0x24>

1c001d78 <InitOneFll>:
1c001d78:	7179                	addi	sp,sp,-48
1c001d7a:	00451713          	slli	a4,a0,0x4
1c001d7e:	ce4e                	sw	s3,28(sp)
1c001d80:	1a1007b7          	lui	a5,0x1a100
1c001d84:	00470993          	addi	s3,a4,4
1c001d88:	d606                	sw	ra,44(sp)
1c001d8a:	d422                	sw	s0,40(sp)
1c001d8c:	d226                	sw	s1,36(sp)
1c001d8e:	d04a                	sw	s2,32(sp)
1c001d90:	2137f783          	p.lw	a5,s3(a5)
1c001d94:	1c005437          	lui	s0,0x1c005
1c001d98:	bf840413          	addi	s0,s0,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001d9c:	00251913          	slli	s2,a0,0x2
1c001da0:	c585                	beqz	a1,1c001dc8 <InitOneFll+0x50>
1c001da2:	c7a79733          	p.extractu	a4,a5,3,26
1c001da6:	1007d7b3          	p.exthz	a5,a5
1c001daa:	07be                	slli	a5,a5,0xf
1c001dac:	c701                	beqz	a4,1c001db4 <InitOneFll+0x3c>
1c001dae:	177d                	addi	a4,a4,-1
1c001db0:	00e7d7b3          	srl	a5,a5,a4
1c001db4:	944a                	add	s0,s0,s2
1c001db6:	d01c                	sw	a5,32(s0)
1c001db8:	c81c                	sw	a5,16(s0)
1c001dba:	50b2                	lw	ra,44(sp)
1c001dbc:	5422                	lw	s0,40(sp)
1c001dbe:	5492                	lw	s1,36(sp)
1c001dc0:	5902                	lw	s2,32(sp)
1c001dc2:	49f2                	lw	s3,28(sp)
1c001dc4:	6145                	addi	sp,sp,48
1c001dc6:	8082                	ret
1c001dc8:	0007d363          	bgez	a5,1c001dce <InitOneFll+0x56>
1c001dcc:	c105                	beqz	a0,1c001dec <InitOneFll+0x74>
1c001dce:	810047b7          	lui	a5,0x81004
1c001dd2:	1a1006b7          	lui	a3,0x1a100
1c001dd6:	00870613          	addi	a2,a4,8
1c001dda:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c001dde:	00f6e623          	p.sw	a5,a2(a3)
1c001de2:	014c04b7          	lui	s1,0x14c0
1c001de6:	0731                	addi	a4,a4,12
1c001de8:	0096e723          	p.sw	s1,a4(a3)
1c001dec:	02faf537          	lui	a0,0x2faf
1c001df0:	0070                	addi	a2,sp,12
1c001df2:	002c                	addi	a1,sp,8
1c001df4:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c001df8:	33d1                	jal	1c001bbc <SetFllMultDivFactors>
1c001dfa:	47a2                	lw	a5,8(sp)
1c001dfc:	c00004b7          	lui	s1,0xc0000
1c001e00:	de07a4b3          	p.insert	s1,a5,15,0
1c001e04:	47b2                	lw	a5,12(sp)
1c001e06:	c7a7a4b3          	p.insert	s1,a5,3,26
1c001e0a:	1a1007b7          	lui	a5,0x1a100
1c001e0e:	0097e9a3          	p.sw	s1,s3(a5)
1c001e12:	944a                	add	s0,s0,s2
1c001e14:	d008                	sw	a0,32(s0)
1c001e16:	c808                	sw	a0,16(s0)
1c001e18:	b74d                	j	1c001dba <InitOneFll+0x42>

1c001e1a <__rt_pmu_cluster_power_up>:
1c001e1a:	1141                	addi	sp,sp,-16
1c001e1c:	c226                	sw	s1,4(sp)
1c001e1e:	1c0054b7          	lui	s1,0x1c005
1c001e22:	c606                	sw	ra,12(sp)
1c001e24:	c422                	sw	s0,8(sp)
1c001e26:	c04a                	sw	s2,0(sp)
1c001e28:	bf848793          	addi	a5,s1,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001e2c:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c001e30:	4501                	li	a0,0
1c001e32:	c00797b3          	p.extractu	a5,a5,0,0
1c001e36:	e785                	bnez	a5,1c001e5e <__rt_pmu_cluster_power_up+0x44>
1c001e38:	1c0057b7          	lui	a5,0x1c005
1c001e3c:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
1c001e40:	bf848493          	addi	s1,s1,-1032
1c001e44:	0217b363          	p.bneimm	a5,1,1c001e6a <__rt_pmu_cluster_power_up+0x50>
1c001e48:	1a1047b7          	lui	a5,0x1a104
1c001e4c:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c001e50:	0084c783          	lbu	a5,8(s1)
1c001e54:	4505                	li	a0,1
1c001e56:	c007c7b3          	p.bset	a5,a5,0,0
1c001e5a:	00f48423          	sb	a5,8(s1)
1c001e5e:	40b2                	lw	ra,12(sp)
1c001e60:	4422                	lw	s0,8(sp)
1c001e62:	4492                	lw	s1,4(sp)
1c001e64:	4902                	lw	s2,0(sp)
1c001e66:	0141                	addi	sp,sp,16
1c001e68:	8082                	ret
1c001e6a:	1a104437          	lui	s0,0x1a104
1c001e6e:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c001e72:	c0a417b3          	p.extractu	a5,s0,0,10
1c001e76:	ef81                	bnez	a5,1c001e8e <__rt_pmu_cluster_power_up+0x74>
1c001e78:	4785                	li	a5,1
1c001e7a:	c0a7a433          	p.insert	s0,a5,0,10
1c001e7e:	1a1047b7          	lui	a5,0x1a104
1c001e82:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c001e86:	4585                	li	a1,1
1c001e88:	02300513          	li	a0,35
1c001e8c:	3ed5                	jal	1c001a80 <__rt_periph_wait_event>
1c001e8e:	4785                	li	a5,1
1c001e90:	c037a433          	p.insert	s0,a5,0,3
1c001e94:	1a104937          	lui	s2,0x1a104
1c001e98:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c001e9c:	4585                	li	a1,1
1c001e9e:	457d                	li	a0,31
1c001ea0:	36c5                	jal	1c001a80 <__rt_periph_wait_event>
1c001ea2:	00092623          	sw	zero,12(s2)
1c001ea6:	c0d02433          	p.insert	s0,zero,0,13
1c001eaa:	06892823          	sw	s0,112(s2)
1c001eae:	c0a02433          	p.insert	s0,zero,0,10
1c001eb2:	06892823          	sw	s0,112(s2)
1c001eb6:	4585                	li	a1,1
1c001eb8:	02300513          	li	a0,35
1c001ebc:	36d1                	jal	1c001a80 <__rt_periph_wait_event>
1c001ebe:	01c4c783          	lbu	a5,28(s1)
1c001ec2:	0207f793          	andi	a5,a5,32
1c001ec6:	e781                	bnez	a5,1c001ece <__rt_pmu_cluster_power_up+0xb4>
1c001ec8:	4581                	li	a1,0
1c001eca:	4505                	li	a0,1
1c001ecc:	3575                	jal	1c001d78 <InitOneFll>
1c001ece:	c0e44433          	p.bset	s0,s0,0,14
1c001ed2:	1a1047b7          	lui	a5,0x1a104
1c001ed6:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c001eda:	bf9d                	j	1c001e50 <__rt_pmu_cluster_power_up+0x36>

1c001edc <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c001edc:	1141                	addi	sp,sp,-16
1c001ede:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c001ee0:	1c005437          	lui	s0,0x1c005
{
1c001ee4:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c001ee6:	bf840413          	addi	s0,s0,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c001eea:	c1aff0ef          	jal	ra,1c001304 <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c001eee:	01c44583          	lbu	a1,28(s0)
1c001ef2:	4501                	li	a0,0
1c001ef4:	c04595b3          	p.extractu	a1,a1,0,4
1c001ef8:	3541                	jal	1c001d78 <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c001efa:	00844783          	lbu	a5,8(s0)
1c001efe:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c001f02:	0017b863          	p.bneimm	a5,1,1c001f12 <InitFlls+0x36>
1c001f06:	01c44583          	lbu	a1,28(s0)
1c001f0a:	4505                	li	a0,1
1c001f0c:	c05595b3          	p.extractu	a1,a1,0,5
1c001f10:	35a5                	jal	1c001d78 <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c001f12:	4422                	lw	s0,8(sp)
1c001f14:	40b2                	lw	ra,12(sp)
1c001f16:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c001f18:	b56ff06f          	j	1c00126e <__rt_bridge_set_available>

1c001f1c <__rt_pmu_init>:
1c001f1c:	1c0057b7          	lui	a5,0x1c005
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c001f20:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
1c001f24:	0a17a163          	p.beqimm	a5,1,1c001fc6 <__rt_pmu_init+0xaa>
{
1c001f28:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c001f2a:	1c0057b7          	lui	a5,0x1c005
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c001f2e:	1a104637          	lui	a2,0x1a104
{
1c001f32:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c001f34:	f007a423          	sw	zero,-248(a5) # 1c004f08 <__rt_wakeup_use_fast>
1c001f38:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c001f3c:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c001f40:	1c0057b7          	lui	a5,0x1c005
1c001f44:	bf878793          	addi	a5,a5,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001f48:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c001f4a:	c2e696b3          	p.extractu	a3,a3,1,14
1c001f4e:	96be                	add	a3,a3,a5
1c001f50:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c001f54:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c001f58:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c001f5c:	c80716b3          	p.extractu	a3,a4,4,0
1c001f60:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c001f64:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c001f68:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c001f6c:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c001f70:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c001f74:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c001f78:	4705                	li	a4,1
1c001f7a:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c001f7e:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c001f82:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c001f86:	3f99                	jal	1c001edc <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c001f88:	457d                	li	a0,31
1c001f8a:	39b9                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c001f8c:	02000513          	li	a0,32
1c001f90:	39a1                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c001f92:	02100513          	li	a0,33
1c001f96:	3989                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c001f98:	02200513          	li	a0,34
1c001f9c:	31b1                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c001f9e:	02300513          	li	a0,35
1c001fa2:	3199                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c001fa4:	02400513          	li	a0,36
1c001fa8:	3181                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c001faa:	02500513          	li	a0,37
1c001fae:	392d                	jal	1c001be8 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c001fb0:	1a1077b7          	lui	a5,0x1a107
1c001fb4:	471d                	li	a4,7
1c001fb6:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c001fba:	4761                	li	a4,24
1c001fbc:	00e7a823          	sw	a4,16(a5)
}
1c001fc0:	40b2                	lw	ra,12(sp)
1c001fc2:	0141                	addi	sp,sp,16
1c001fc4:	8082                	ret
1c001fc6:	8082                	ret

1c001fc8 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c001fc8:	00251793          	slli	a5,a0,0x2
1c001fcc:	1c005537          	lui	a0,0x1c005
1c001fd0:	bf850513          	addi	a0,a0,-1032 # 1c004bf8 <SystemStateToSCUFastSeq>
1c001fd4:	953e                	add	a0,a0,a5
}
1c001fd6:	5108                	lw	a0,32(a0)
1c001fd8:	8082                	ret

1c001fda <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c001fda:	8082                	ret

1c001fdc <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c001fdc:	8082                	ret

1c001fde <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c001fde:	4601                	li	a2,0
1c001fe0:	b96d                	j	1c001c9a <SetFllFrequency>

1c001fe2 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c001fe2:	04050713          	addi	a4,a0,64
1c001fe6:	00400793          	li	a5,4
1c001fea:	01671613          	slli	a2,a4,0x16
1c001fee:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c001ff2:	1c0056b7          	lui	a3,0x1c005
1c001ff6:	97b2                	add	a5,a5,a2
1c001ff8:	f3868693          	addi	a3,a3,-200 # 1c004f38 <_bss_end>
1c001ffc:	01c00713          	li	a4,28
1c002000:	8f95                	sub	a5,a5,a3
1c002002:	00f685b3          	add	a1,a3,a5
1c002006:	02e04963          	bgtz	a4,1c002038 <__rt_init_cluster_data+0x56>
1c00200a:	1c0057b7          	lui	a5,0x1c005
1c00200e:	02800713          	li	a4,40
1c002012:	f1078793          	addi	a5,a5,-240 # 1c004f10 <__rt_fc_cluster_data>
1c002016:	42e507b3          	p.mac	a5,a0,a4
1c00201a:	00201737          	lui	a4,0x201
1c00201e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002022:	9732                	add	a4,a4,a2
1c002024:	cb98                	sw	a4,16(a5)
1c002026:	00400713          	li	a4,4
1c00202a:	e6c73733          	p.bclr	a4,a4,19,12
1c00202e:	9732                	add	a4,a4,a2
1c002030:	0007a423          	sw	zero,8(a5)
1c002034:	cbd8                	sw	a4,20(a5)
1c002036:	8082                	ret
1c002038:	0046a80b          	p.lw	a6,4(a3!)
1c00203c:	1771                	addi	a4,a4,-4
1c00203e:	0105a023          	sw	a6,0(a1)
1c002042:	b7c1                	j	1c002002 <__rt_init_cluster_data+0x20>

1c002044 <__rt_cluster_init>:
1c002044:	1c005537          	lui	a0,0x1c005
1c002048:	1141                	addi	sp,sp,-16
1c00204a:	02800613          	li	a2,40
1c00204e:	4581                	li	a1,0
1c002050:	f1050513          	addi	a0,a0,-240 # 1c004f10 <__rt_fc_cluster_data>
1c002054:	c606                	sw	ra,12(sp)
1c002056:	2ac010ef          	jal	ra,1c003302 <memset>
1c00205a:	1c0045b7          	lui	a1,0x1c004
1c00205e:	61458593          	addi	a1,a1,1556 # 1c004614 <__rt_dma_2d>
1c002062:	4525                	li	a0,9
1c002064:	dfdfe0ef          	jal	ra,1c000e60 <rt_irq_set_handler>
1c002068:	1c0005b7          	lui	a1,0x1c000
1c00206c:	17458593          	addi	a1,a1,372 # 1c000174 <__rt_remote_enqueue_event>
1c002070:	4505                	li	a0,1
1c002072:	deffe0ef          	jal	ra,1c000e60 <rt_irq_set_handler>
1c002076:	4789                	li	a5,2
1c002078:	00204737          	lui	a4,0x204
1c00207c:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c002080:	00f72423          	sw	a5,8(a4)
1c002084:	1c0005b7          	lui	a1,0x1c000
1c002088:	13c58593          	addi	a1,a1,316 # 1c00013c <__rt_bridge_enqueue_event>
1c00208c:	4511                	li	a0,4
1c00208e:	dd3fe0ef          	jal	ra,1c000e60 <rt_irq_set_handler>
1c002092:	47c1                	li	a5,16
1c002094:	00204737          	lui	a4,0x204
1c002098:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00209c:	00f72423          	sw	a5,8(a4)
1c0020a0:	40b2                	lw	ra,12(sp)
1c0020a2:	4501                	li	a0,0
1c0020a4:	0141                	addi	sp,sp,16
1c0020a6:	8082                	ret

1c0020a8 <__rt_cluster_mount_step>:
{
1c0020a8:	7179                	addi	sp,sp,-48
1c0020aa:	ce4e                	sw	s3,28(sp)
1c0020ac:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0020ae:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c0020b2:	00400993          	li	s3,4
1c0020b6:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c0020ba:	d422                	sw	s0,40(sp)
1c0020bc:	d606                	sw	ra,44(sp)
1c0020be:	d226                	sw	s1,36(sp)
1c0020c0:	d04a                	sw	s2,32(sp)
1c0020c2:	ca56                	sw	s5,20(sp)
1c0020c4:	842a                	mv	s0,a0
1c0020c6:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0020ca:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c0020ce:	4c5c                	lw	a5,28(s0)
1c0020d0:	0217ac63          	p.beqimm	a5,1,1c002108 <__rt_cluster_mount_step+0x60>
1c0020d4:	0c27a363          	p.beqimm	a5,2,1c00219a <__rt_cluster_mount_step+0xf2>
1c0020d8:	efcd                	bnez	a5,1c002192 <__rt_cluster_mount_step+0xea>
  int cid = cluster->cid;
1c0020da:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c0020dc:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c0020e0:	e719                	bnez	a4,1c0020ee <__rt_cluster_mount_step+0x46>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0020e2:	5048                	lw	a0,36(s0)
1c0020e4:	006c                	addi	a1,sp,12
    int pending = 0;
1c0020e6:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0020e8:	3b0d                	jal	1c001e1a <__rt_pmu_cluster_power_up>
    return pending;
1c0020ea:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0020ec:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c0020ee:	4c58                	lw	a4,28(s0)
1c0020f0:	0705                	addi	a4,a4,1
1c0020f2:	cc58                	sw	a4,28(s0)
  while(!end)
1c0020f4:	dfe9                	beqz	a5,1c0020ce <__rt_cluster_mount_step+0x26>
}
1c0020f6:	50b2                	lw	ra,44(sp)
1c0020f8:	5422                	lw	s0,40(sp)
1c0020fa:	5492                	lw	s1,36(sp)
1c0020fc:	5902                	lw	s2,32(sp)
1c0020fe:	49f2                	lw	s3,28(sp)
1c002100:	4a62                	lw	s4,24(sp)
1c002102:	4ad2                	lw	s5,20(sp)
1c002104:	6145                	addi	sp,sp,48
1c002106:	8082                	ret
1c002108:	02042a83          	lw	s5,32(s0)
1c00210c:	040a8493          	addi	s1,s5,64
1c002110:	04da                	slli	s1,s1,0x16
1c002112:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c002116:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c00211a:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c00211e:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c002122:	100007b7          	lui	a5,0x10000
1c002126:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c00212a:	1c0057b7          	lui	a5,0x1c005
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00212e:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
1c002132:	0017ae63          	p.beqimm	a5,1,1c00214e <__rt_cluster_mount_step+0xa6>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c002136:	4505                	li	a0,1
1c002138:	3d41                	jal	1c001fc8 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c00213a:	1c0057b7          	lui	a5,0x1c005
1c00213e:	f0078793          	addi	a5,a5,-256 # 1c004f00 <__rt_freq_domains>
1c002142:	43cc                	lw	a1,4(a5)
      if (freq)
1c002144:	c9a9                	beqz	a1,1c002196 <__rt_cluster_mount_step+0xee>
    return rt_freq_set_and_get(domain, freq, NULL);
1c002146:	4601                	li	a2,0
1c002148:	4505                	li	a0,1
1c00214a:	9ebff0ef          	jal	ra,1c001b34 <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c00214e:	00200937          	lui	s2,0x200
1c002152:	01248733          	add	a4,s1,s2
1c002156:	4785                	li	a5,1
1c002158:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c00215c:	8556                	mv	a0,s5
1c00215e:	3551                	jal	1c001fe2 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c002160:	8556                	mv	a0,s5
1c002162:	cf2ff0ef          	jal	ra,1c001654 <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c002166:	002017b7          	lui	a5,0x201
1c00216a:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00216e:	577d                	li	a4,-1
1c002170:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c002174:	00e4e7a3          	p.sw	a4,a5(s1)
1c002178:	9926                	add	s2,s2,s1
1c00217a:	008250fb          	lp.setupi	x1,8,1c002182 <__rt_cluster_mount_step+0xda>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c00217e:	0149222b          	p.sw	s4,4(s2!)
1c002182:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c002184:	002007b7          	lui	a5,0x200
1c002188:	07a1                	addi	a5,a5,8
1c00218a:	0ff00713          	li	a4,255
1c00218e:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c002192:	4781                	li	a5,0
1c002194:	bfa9                	j	1c0020ee <__rt_cluster_mount_step+0x46>
    __rt_freq_domains[domain] = freq;
1c002196:	c3c8                	sw	a0,4(a5)
1c002198:	bf5d                	j	1c00214e <__rt_cluster_mount_step+0xa6>
        __rt_event_restore(cluster->mount_event);
1c00219a:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c00219c:	5bd8                	lw	a4,52(a5)
1c00219e:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c0021a0:	57d8                	lw	a4,44(a5)
1c0021a2:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c0021a4:	5b98                	lw	a4,48(a5)
1c0021a6:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c0021a8:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c0021ac:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c0021ae:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c0021b2:	01c00693          	li	a3,28
  event->next = NULL;
1c0021b6:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c0021ba:	c611                	beqz	a2,1c0021c6 <__rt_cluster_mount_step+0x11e>
    sched->last->next = event;
1c0021bc:	42d8                	lw	a4,4(a3)
1c0021be:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c0021c0:	c2dc                	sw	a5,4(a3)
        end = 1;
1c0021c2:	4785                	li	a5,1
1c0021c4:	b72d                	j	1c0020ee <__rt_cluster_mount_step+0x46>
    sched->first = event;
1c0021c6:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c0021ca:	bfdd                	j	1c0021c0 <__rt_cluster_mount_step+0x118>

1c0021cc <pi_cluster_conf_init>:
  conf->id = 0;
1c0021cc:	00052223          	sw	zero,4(a0)
}
1c0021d0:	8082                	ret

1c0021d2 <pi_cluster_open>:
{
1c0021d2:	1101                	addi	sp,sp,-32
1c0021d4:	ce06                	sw	ra,28(sp)
1c0021d6:	cc22                	sw	s0,24(sp)
1c0021d8:	ca26                	sw	s1,20(sp)
1c0021da:	c84a                	sw	s2,16(sp)
1c0021dc:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0021de:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c0021e2:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0021e6:	1c0054b7          	lui	s1,0x1c005
1c0021ea:	02800793          	li	a5,40
  int cid = conf->id;
1c0021ee:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0021f2:	f1048493          	addi	s1,s1,-240 # 1c004f10 <__rt_fc_cluster_data>
1c0021f6:	42f704b3          	p.mac	s1,a4,a5
1c0021fa:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c0021fc:	9d2ff0ef          	jal	ra,1c0013ce <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c002200:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002204:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002208:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c00220c:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c00220e:	04e79463          	bne	a5,a4,1c002256 <pi_cluster_open+0x84>
  event->implem.saved_pending = event->implem.pending;
1c002212:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c002214:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c002218:	d0c8                	sw	a0,36(s1)
1c00221a:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c00221c:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c00221e:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c002222:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c002224:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c002226:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c002228:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c00222a:	1c0027b7          	lui	a5,0x1c002
1c00222e:	0a878793          	addi	a5,a5,168 # 1c0020a8 <__rt_cluster_mount_step>
1c002232:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c002234:	4785                	li	a5,1
1c002236:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c002238:	8526                	mv	a0,s1
1c00223a:	35bd                	jal	1c0020a8 <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c00223c:	8522                	mv	a0,s0
1c00223e:	ae0ff0ef          	jal	ra,1c00151e <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c002242:	30091073          	csrw	mstatus,s2
}
1c002246:	40f2                	lw	ra,28(sp)
1c002248:	4462                	lw	s0,24(sp)
1c00224a:	44d2                	lw	s1,20(sp)
1c00224c:	4942                	lw	s2,16(sp)
1c00224e:	49b2                	lw	s3,12(sp)
1c002250:	4501                	li	a0,0
1c002252:	6105                	addi	sp,sp,32
1c002254:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c002256:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c00225a:	8526                	mv	a0,s1
1c00225c:	3359                	jal	1c001fe2 <__rt_init_cluster_data>
1c00225e:	04048513          	addi	a0,s1,64
1c002262:	002017b7          	lui	a5,0x201
1c002266:	055a                	slli	a0,a0,0x16
1c002268:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00226c:	577d                	li	a4,-1
1c00226e:	00e567a3          	p.sw	a4,a5(a0)
1c002272:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c002276:	1c000737          	lui	a4,0x1c000
1c00227a:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c00227e:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c002282:	97aa                	add	a5,a5,a0
1c002284:	ce073733          	p.bclr	a4,a4,7,0
1c002288:	007250fb          	lp.setupi	x1,7,1c002290 <pi_cluster_open+0xbe>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c00228c:	00e7a22b          	p.sw	a4,4(a5!)
1c002290:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c002292:	002007b7          	lui	a5,0x200
1c002296:	07a1                	addi	a5,a5,8
1c002298:	577d                	li	a4,-1
1c00229a:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c00229e:	8522                	mv	a0,s0
1c0022a0:	9f6ff0ef          	jal	ra,1c001496 <rt_event_push>
1c0022a4:	bf61                	j	1c00223c <pi_cluster_open+0x6a>

1c0022a6 <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0022a6:	451c                	lw	a5,8(a0)
{
1c0022a8:	1101                	addi	sp,sp,-32
1c0022aa:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0022ac:	5380                	lw	s0,32(a5)
1c0022ae:	1c0057b7          	lui	a5,0x1c005
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0022b2:	be87a783          	lw	a5,-1048(a5) # 1c004be8 <__rt_platform>
{
1c0022b6:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0022b8:	0017a463          	p.beqimm	a5,1,1c0022c0 <pi_cluster_close+0x1a>
      __rt_fll_deinit(__RT_FLL_CL);
1c0022bc:	4505                	li	a0,1
1c0022be:	3b31                	jal	1c001fda <__rt_fll_deinit>
    int pending = 0;
1c0022c0:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c0022c2:	e409                	bnez	s0,1c0022cc <pi_cluster_close+0x26>
1c0022c4:	006c                	addi	a1,sp,12
1c0022c6:	4501                	li	a0,0
1c0022c8:	947ff0ef          	jal	ra,1c001c0e <__rt_pmu_cluster_power_down>
}
1c0022cc:	40f2                	lw	ra,28(sp)
1c0022ce:	4462                	lw	s0,24(sp)
1c0022d0:	4501                	li	a0,0
1c0022d2:	6105                	addi	sp,sp,32
1c0022d4:	8082                	ret

1c0022d6 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c0022d6:	100006b7          	lui	a3,0x10000
1c0022da:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c0022de:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0022e2:	4709                	li	a4,2
1c0022e4:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c0022e8:	4190                	lw	a2,0(a1)
1c0022ea:	05f62063          	p.beqimm	a2,-1,1c00232a <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0022ee:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c0022f2:	1c0057b7          	lui	a5,0x1c005
  return (hart_id >> 5) & 0x3f;
1c0022f6:	8715                	srai	a4,a4,0x5
1c0022f8:	f2673733          	p.bclr	a4,a4,25,6
1c0022fc:	02800613          	li	a2,40
1c002300:	f1078793          	addi	a5,a5,-240 # 1c004f10 <__rt_fc_cluster_data>
1c002304:	42c707b3          	p.mac	a5,a4,a2
1c002308:	4609                	li	a2,2
1c00230a:	00204737          	lui	a4,0x204
1c00230e:	43cc                	lw	a1,4(a5)
1c002310:	e585                	bnez	a1,1c002338 <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c002312:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c002314:	1b2017b7          	lui	a5,0x1b201
1c002318:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
  *(volatile signed int *)addr = value;
1c00231c:	0006a023          	sw	zero,0(a3)
1c002320:	002047b7          	lui	a5,0x204
1c002324:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c002328:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00232a:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00232e:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002332:	00e7a223          	sw	a4,4(a5)
1c002336:	bf4d                	j	1c0022e8 <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002338:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00233c:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002340:	00c72223          	sw	a2,4(a4)
1c002344:	b7e9                	j	1c00230e <__rt_cluster_push_fc_event+0x38>

1c002346 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c002346:	1c0025b7          	lui	a1,0x1c002
{
1c00234a:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00234c:	4601                	li	a2,0
1c00234e:	04458593          	addi	a1,a1,68 # 1c002044 <__rt_cluster_init>
1c002352:	4501                	li	a0,0
{
1c002354:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c002356:	c77fe0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c00235a:	c10d                	beqz	a0,1c00237c <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00235c:	01402673          	csrr	a2,uhartid
1c002360:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c002364:	40565593          	srai	a1,a2,0x5
1c002368:	f265b5b3          	p.bclr	a1,a1,25,6
1c00236c:	f4563633          	p.bclr	a2,a2,26,5
1c002370:	90050513          	addi	a0,a0,-1792 # 1c004900 <__clz_tab+0x1b4>
1c002374:	266010ef          	jal	ra,1c0035da <printf>
1c002378:	1ce010ef          	jal	ra,1c003546 <abort>
}
1c00237c:	40b2                	lw	ra,12(sp)
1c00237e:	0141                	addi	sp,sp,16
1c002380:	8082                	ret

1c002382 <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c002382:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c002384:	45b1                	li	a1,12
1c002386:	4505                	li	a0,1
{
1c002388:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c00238a:	a9cff0ef          	jal	ra,1c001626 <rt_alloc>
1c00238e:	1c0057b7          	lui	a5,0x1c005
1c002392:	eca7a223          	sw	a0,-316(a5) # 1c004ec4 <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c002396:	e10d                	bnez	a0,1c0023b8 <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002398:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c00239c:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c0023a0:	40565593          	srai	a1,a2,0x5
1c0023a4:	f265b5b3          	p.bclr	a1,a1,25,6
1c0023a8:	f4563633          	p.bclr	a2,a2,26,5
1c0023ac:	94850513          	addi	a0,a0,-1720 # 1c004948 <__clz_tab+0x1fc>
1c0023b0:	22a010ef          	jal	ra,1c0035da <printf>
1c0023b4:	192010ef          	jal	ra,1c003546 <abort>
    return;
  }
}
1c0023b8:	40b2                	lw	ra,12(sp)
1c0023ba:	0141                	addi	sp,sp,16
1c0023bc:	8082                	ret

1c0023be <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c0023be:	7139                	addi	sp,sp,-64
1c0023c0:	d84a                	sw	s2,48(sp)
1c0023c2:	4906                	lw	s2,64(sp)
1c0023c4:	dc22                	sw	s0,56(sp)
1c0023c6:	842e                	mv	s0,a1
1c0023c8:	de06                	sw	ra,60(sp)
1c0023ca:	da26                	sw	s1,52(sp)
1c0023cc:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0023ce:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c0023d2:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c0023d4:	02091163          	bnez	s2,1c0023f6 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c0023d8:	ce32                	sw	a2,28(sp)
1c0023da:	cc36                	sw	a3,24(sp)
1c0023dc:	ca3a                	sw	a4,20(sp)
1c0023de:	c83e                	sw	a5,16(sp)
1c0023e0:	c642                	sw	a6,12(sp)
1c0023e2:	c446                	sw	a7,8(sp)
1c0023e4:	febfe0ef          	jal	ra,1c0013ce <__rt_wait_event_prepare_blocking>
1c0023e8:	48a2                	lw	a7,8(sp)
1c0023ea:	4832                	lw	a6,12(sp)
1c0023ec:	47c2                	lw	a5,16(sp)
1c0023ee:	4752                	lw	a4,20(sp)
1c0023f0:	46e2                	lw	a3,24(sp)
1c0023f2:	4672                	lw	a2,28(sp)
1c0023f4:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c0023f6:	1c0055b7          	lui	a1,0x1c005
1c0023fa:	d1058513          	addi	a0,a1,-752 # 1c004d10 <_bss_start>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c0023fe:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002400:	1c0057b7          	lui	a5,0x1c005
1c002404:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c002406:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c002408:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c00240a:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c00240e:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002412:	ec47a503          	lw	a0,-316(a5) # 1c004ec4 <__rt_fc_cluster_device>
1c002416:	47b1                	li	a5,12
1c002418:	8626                	mv	a2,s1
1c00241a:	42f40533          	p.mac	a0,s0,a5
1c00241e:	d1058593          	addi	a1,a1,-752
1c002422:	2049                	jal	1c0024a4 <pi_cluster_send_task_to_cl_async>
1c002424:	842a                	mv	s0,a0
1c002426:	cd01                	beqz	a0,1c00243e <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c002428:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c00242c:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c00242e:	8522                	mv	a0,s0
1c002430:	50f2                	lw	ra,60(sp)
1c002432:	5462                	lw	s0,56(sp)
1c002434:	54d2                	lw	s1,52(sp)
1c002436:	5942                	lw	s2,48(sp)
1c002438:	59b2                	lw	s3,44(sp)
1c00243a:	6121                	addi	sp,sp,64
1c00243c:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c00243e:	00091563          	bnez	s2,1c002448 <rt_cluster_call+0x8a>
1c002442:	8526                	mv	a0,s1
1c002444:	8daff0ef          	jal	ra,1c00151e <__rt_wait_event>
1c002448:	30099073          	csrw	mstatus,s3
  return 0;
1c00244c:	b7cd                	j	1c00242e <rt_cluster_call+0x70>

1c00244e <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c00244e:	7139                	addi	sp,sp,-64
1c002450:	dc22                	sw	s0,56(sp)
1c002452:	da26                	sw	s1,52(sp)
1c002454:	d84a                	sw	s2,48(sp)
1c002456:	4431                	li	s0,12
1c002458:	1c0054b7          	lui	s1,0x1c005
1c00245c:	de06                	sw	ra,60(sp)
1c00245e:	d64e                	sw	s3,44(sp)
1c002460:	8936                	mv	s2,a3
1c002462:	02858433          	mul	s0,a1,s0
1c002466:	ec448493          	addi	s1,s1,-316 # 1c004ec4 <__rt_fc_cluster_device>
  if (mount)
1c00246a:	c90d                	beqz	a0,1c00249c <rt_cluster_mount+0x4e>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c00246c:	0028                	addi	a0,sp,8
1c00246e:	89ae                	mv	s3,a1
1c002470:	3bb1                	jal	1c0021cc <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c002472:	4088                	lw	a0,0(s1)
1c002474:	002c                	addi	a1,sp,8
1c002476:	9522                	add	a0,a0,s0
1c002478:	9e5fe0ef          	jal	ra,1c000e5c <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00247c:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c00247e:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c002480:	9522                	add	a0,a0,s0
1c002482:	3b81                	jal	1c0021d2 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c002484:	00090563          	beqz	s2,1c00248e <rt_cluster_mount+0x40>
    rt_event_push(event);
1c002488:	854a                	mv	a0,s2
1c00248a:	80cff0ef          	jal	ra,1c001496 <rt_event_push>
}
1c00248e:	50f2                	lw	ra,60(sp)
1c002490:	5462                	lw	s0,56(sp)
1c002492:	54d2                	lw	s1,52(sp)
1c002494:	5942                	lw	s2,48(sp)
1c002496:	59b2                	lw	s3,44(sp)
1c002498:	6121                	addi	sp,sp,64
1c00249a:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c00249c:	4088                	lw	a0,0(s1)
1c00249e:	9522                	add	a0,a0,s0
1c0024a0:	3519                	jal	1c0022a6 <pi_cluster_close>
1c0024a2:	b7cd                	j	1c002484 <rt_cluster_mount+0x36>

1c0024a4 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c0024a4:	1101                	addi	sp,sp,-32
1c0024a6:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c0024a8:	4504                	lw	s1,8(a0)
{
1c0024aa:	cc22                	sw	s0,24(sp)
1c0024ac:	c256                	sw	s5,4(sp)
1c0024ae:	842e                	mv	s0,a1
1c0024b0:	8ab2                	mv	s5,a2
1c0024b2:	ce06                	sw	ra,28(sp)
1c0024b4:	c84a                	sw	s2,16(sp)
1c0024b6:	c64e                	sw	s3,12(sp)
1c0024b8:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0024ba:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c0024be:	4785                	li	a5,1

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c0024c0:	00060a23          	sb	zero,20(a2)
1c0024c4:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c0024c6:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c0024c8:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c0024cc:	e399                	bnez	a5,1c0024d2 <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c0024ce:	47a1                	li	a5,8
1c0024d0:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c0024d2:	441c                	lw	a5,8(s0)
1c0024d4:	ef85                	bnez	a5,1c00250c <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c0024d6:	445c                	lw	a5,12(s0)
1c0024d8:	eb81                	bnez	a5,1c0024e8 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c0024da:	6785                	lui	a5,0x1
1c0024dc:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0024e0:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c0024e2:	40000793          	li	a5,1024
1c0024e6:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c0024e8:	481c                	lw	a5,16(s0)
1c0024ea:	00c42903          	lw	s2,12(s0)
1c0024ee:	e399                	bnez	a5,1c0024f4 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c0024f0:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0024f4:	485c                	lw	a5,20(s0)
1c0024f6:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c0024f8:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0024fa:	17fd                	addi	a5,a5,-1
1c0024fc:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c002500:	c9b5                	beqz	a1,1c002574 <pi_cluster_send_task_to_cl_async+0xd0>
1c002502:	44d0                	lw	a2,12(s1)
1c002504:	05261f63          	bne	a2,s2,1c002562 <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c002508:	449c                	lw	a5,8(s1)
1c00250a:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00250c:	4858                	lw	a4,20(s0)
1c00250e:	4785                	li	a5,1
  task->completion_callback = async_task;
1c002510:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c002514:	00e797b3          	sll	a5,a5,a4
1c002518:	17fd                	addi	a5,a5,-1
1c00251a:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c00251c:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c002520:	0089a783          	lw	a5,8(s3)
1c002524:	cbb5                	beqz	a5,1c002598 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c002526:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c002528:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c00252c:	0009a783          	lw	a5,0(s3)
1c002530:	e399                	bnez	a5,1c002536 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c002532:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002536:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c002538:	00201737          	lui	a4,0x201
1c00253c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002540:	04078793          	addi	a5,a5,64
1c002544:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c002546:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c00254a:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c00254e:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c002550:	40f2                	lw	ra,28(sp)
1c002552:	4462                	lw	s0,24(sp)
1c002554:	44d2                	lw	s1,20(sp)
1c002556:	4942                	lw	s2,16(sp)
1c002558:	49b2                	lw	s3,12(sp)
1c00255a:	4a22                	lw	s4,8(sp)
1c00255c:	4a92                	lw	s5,4(sp)
1c00255e:	6105                	addi	sp,sp,32
1c002560:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c002562:	509c                	lw	a5,32(s1)
1c002564:	1c005737          	lui	a4,0x1c005
1c002568:	ef072503          	lw	a0,-272(a4) # 1c004ef0 <__rt_alloc_l1>
1c00256c:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c00256e:	953e                	add	a0,a0,a5
1c002570:	86aff0ef          	jal	ra,1c0015da <rt_user_free>
1c002574:	509c                	lw	a5,32(s1)
1c002576:	1c005737          	lui	a4,0x1c005
1c00257a:	ef072503          	lw	a0,-272(a4) # 1c004ef0 <__rt_alloc_l1>
1c00257e:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c002580:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c002584:	85ca                	mv	a1,s2
1c002586:	953e                	add	a0,a0,a5
1c002588:	80aff0ef          	jal	ra,1c001592 <rt_user_alloc>
1c00258c:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c00258e:	fd2d                	bnez	a0,1c002508 <pi_cluster_send_task_to_cl_async+0x64>
1c002590:	300a1073          	csrw	mstatus,s4
  return -1;
1c002594:	557d                	li	a0,-1
1c002596:	bf6d                	j	1c002550 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c002598:	0089a223          	sw	s0,4(s3)
1c00259c:	b771                	j	1c002528 <pi_cluster_send_task_to_cl_async+0x84>

1c00259e <__pi_uart_flow_control_enable>:
}

static inline void plp_uart_tx_enable(int channel)
{
  unsigned int setup = plp_uart_reg_read(channel, UART_SETUP_OFFSET);
  setup |= UART_TX_ENA;
1c00259e:	7179                	addi	sp,sp,-48
1c0025a0:	d422                	sw	s0,40(sp)
1c0025a2:	d04a                	sw	s2,32(sp)
1c0025a4:	03c50413          	addi	s0,a0,60
1c0025a8:	892a                	mv	s2,a0
1c0025aa:	0808                	addi	a0,sp,16
1c0025ac:	d606                	sw	ra,44(sp)
1c0025ae:	d226                	sw	s1,36(sp)
1c0025b0:	c802                	sw	zero,16(sp)
1c0025b2:	ca02                	sw	zero,20(sp)
1c0025b4:	cc02                	sw	zero,24(sp)
1c0025b6:	00011e23          	sh	zero,28(sp)
1c0025ba:	00010f23          	sb	zero,30(sp)
1c0025be:	2599                	jal	1c002c04 <pi_pwm_conf_init>
1c0025c0:	4789                	li	a5,2
1c0025c2:	00f12aa3          	sw	a5,21(sp)
1c0025c6:	080c                	addi	a1,sp,16
1c0025c8:	40000793          	li	a5,1024
1c0025cc:	8522                	mv	a0,s0
1c0025ce:	00f12d23          	sw	a5,26(sp)
1c0025d2:	00010a23          	sb	zero,20(sp)
1c0025d6:	887fe0ef          	jal	ra,1c000e5c <pi_open_from_conf>
1c0025da:	8522                	mv	a0,s0
1c0025dc:	2d1d                	jal	1c002c12 <pi_pwm_open>
1c0025de:	84aa                	mv	s1,a0
1c0025e0:	c105                	beqz	a0,1c002600 <__pi_uart_flow_control_enable+0x62>
1c0025e2:	85aa                	mv	a1,a0
1c0025e4:	1c005537          	lui	a0,0x1c005
1c0025e8:	99c50513          	addi	a0,a0,-1636 # 1c00499c <__clz_tab+0x250>
1c0025ec:	7ef000ef          	jal	ra,1c0035da <printf>
1c0025f0:	54d5                	li	s1,-11
1c0025f2:	50b2                	lw	ra,44(sp)
1c0025f4:	5422                	lw	s0,40(sp)
1c0025f6:	8526                	mv	a0,s1
1c0025f8:	5902                	lw	s2,32(sp)
1c0025fa:	5492                	lw	s1,36(sp)
1c0025fc:	6145                	addi	sp,sp,48
1c0025fe:	8082                	ret
1c002600:	4601                	li	a2,0
1c002602:	4589                	li	a1,2
1c002604:	8522                	mv	a0,s0
1c002606:	2d79                	jal	1c002ca4 <pi_pwm_ioctl>
1c002608:	57fd                	li	a5,-1
1c00260a:	00f11223          	sh	a5,4(sp)
1c00260e:	01512783          	lw	a5,21(sp)
1c002612:	0050                	addi	a2,sp,4
1c002614:	458d                	li	a1,3
1c002616:	8522                	mv	a0,s0
1c002618:	00f12323          	sw	a5,6(sp)
1c00261c:	00012523          	sw	zero,10(sp)
1c002620:	2551                	jal	1c002ca4 <pi_pwm_ioctl>
1c002622:	4611                	li	a2,4
1c002624:	4581                	li	a1,0
1c002626:	8522                	mv	a0,s0
1c002628:	2db5                	jal	1c002ca4 <pi_pwm_ioctl>
1c00262a:	4641                	li	a2,16
1c00262c:	4581                	li	a1,0
1c00262e:	8522                	mv	a0,s0
1c002630:	2d95                	jal	1c002ca4 <pi_pwm_ioctl>
1c002632:	4605                	li	a2,1
1c002634:	4581                	li	a1,0
1c002636:	8522                	mv	a0,s0
1c002638:	25b5                	jal	1c002ca4 <pi_pwm_ioctl>
1c00263a:	4581                	li	a1,0
1c00263c:	4565                	li	a0,25
1c00263e:	23b1                	jal	1c002b8a <pi_pad_set_function>
1c002640:	800005b7          	lui	a1,0x80000
1c002644:	4601                	li	a2,0
1c002646:	10158593          	addi	a1,a1,257 # 80000101 <pulp__FC+0x80000102>
1c00264a:	4501                	li	a0,0
1c00264c:	7c2000ef          	jal	ra,1c002e0e <pi_gpio_pin_configure>
1c002650:	4601                	li	a2,0
1c002652:	800005b7          	lui	a1,0x80000
1c002656:	4501                	li	a0,0
1c002658:	7b6000ef          	jal	ra,1c002e0e <pi_gpio_pin_configure>
1c00265c:	4785                	li	a5,1
1c00265e:	00f90b23          	sb	a5,22(s2)
1c002662:	bf41                	j	1c0025f2 <__pi_uart_flow_control_enable+0x54>

1c002664 <__rt_uart_setup>:
1c002664:	01254783          	lbu	a5,18(a0)
1c002668:	01054683          	lbu	a3,16(a0)
1c00266c:	01154703          	lbu	a4,17(a0)
1c002670:	4550                	lw	a2,12(a0)
1c002672:	068e                	slli	a3,a3,0x3
1c002674:	0786                	slli	a5,a5,0x1
1c002676:	8fd5                	or	a5,a5,a3
1c002678:	8fd9                	or	a5,a5,a4
1c00267a:	4709                	li	a4,2
1c00267c:	02e64733          	div	a4,a2,a4
1c002680:	01454683          	lbu	a3,20(a0)
1c002684:	06a2                	slli	a3,a3,0x8
1c002686:	8fd5                	or	a5,a5,a3
1c002688:	01354683          	lbu	a3,19(a0)
1c00268c:	06a6                	slli	a3,a3,0x9
1c00268e:	8fd5                	or	a5,a5,a3
1c002690:	1c0056b7          	lui	a3,0x1c005
1c002694:	f006a683          	lw	a3,-256(a3) # 1c004f00 <__rt_freq_domains>
1c002698:	9736                	add	a4,a4,a3
1c00269a:	02c75733          	divu	a4,a4,a2
1c00269e:	177d                	addi	a4,a4,-1
1c0026a0:	0742                	slli	a4,a4,0x10
1c0026a2:	8fd9                	or	a5,a5,a4
1c0026a4:	1a102737          	lui	a4,0x1a102
1c0026a8:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c0026ac:	8082                	ret

1c0026ae <__rt_uart_setfreq_after>:
1c0026ae:	1c005537          	lui	a0,0x1c005
1c0026b2:	c2452783          	lw	a5,-988(a0) # 1c004c24 <__rt_uart>
1c0026b6:	cb91                	beqz	a5,1c0026ca <__rt_uart_setfreq_after+0x1c>
1c0026b8:	1141                	addi	sp,sp,-16
1c0026ba:	c2450513          	addi	a0,a0,-988
1c0026be:	c606                	sw	ra,12(sp)
1c0026c0:	3755                	jal	1c002664 <__rt_uart_setup>
1c0026c2:	40b2                	lw	ra,12(sp)
1c0026c4:	4501                	li	a0,0
1c0026c6:	0141                	addi	sp,sp,16
1c0026c8:	8082                	ret
1c0026ca:	4501                	li	a0,0
1c0026cc:	8082                	ret

1c0026ce <__pi_uart_copy_enqueue_exec_flow_control>:
1c0026ce:	7179                	addi	sp,sp,-48
1c0026d0:	ce4e                	sw	s3,28(sp)
1c0026d2:	45bc                	lw	a5,72(a1)
1c0026d4:	0385a983          	lw	s3,56(a1) # 80000038 <pulp__FC+0x80000039>
1c0026d8:	d422                	sw	s0,40(sp)
1c0026da:	d04a                	sw	s2,32(sp)
1c0026dc:	cc52                	sw	s4,24(sp)
1c0026de:	d606                	sw	ra,44(sp)
1c0026e0:	d226                	sw	s1,36(sp)
1c0026e2:	842a                	mv	s0,a0
1c0026e4:	0405a903          	lw	s2,64(a1)
1c0026e8:	99be                	add	s3,s3,a5
1c0026ea:	04c5aa03          	lw	s4,76(a1)
1c0026ee:	45bc                	lw	a5,72(a1)
1c0026f0:	0785                	addi	a5,a5,1
1c0026f2:	c5bc                	sw	a5,72(a1)
1c0026f4:	41fc                	lw	a5,68(a1)
1c0026f6:	17fd                	addi	a5,a5,-1
1c0026f8:	c1fc                	sw	a5,68(a1)
1c0026fa:	021a3063          	p.bneimm	s4,1,1c00271a <__pi_uart_copy_enqueue_exec_flow_control+0x4c>
1c0026fe:	800004b7          	lui	s1,0x80000
1c002702:	10148593          	addi	a1,s1,257 # 80000101 <pulp__FC+0x80000102>
1c002706:	0070                	addi	a2,sp,12
1c002708:	4501                	li	a0,0
1c00270a:	c602                	sw	zero,12(sp)
1c00270c:	2dad                	jal	1c002d86 <pi_gpio_pin_read>
1c00270e:	c62a                	sw	a0,12(sp)
1c002710:	10148493          	addi	s1,s1,257
1c002714:	47b2                	lw	a5,12(sp)
1c002716:	0217ae63          	p.beqimm	a5,1,1c002752 <__pi_uart_copy_enqueue_exec_flow_control+0x84>
1c00271a:	01392023          	sw	s3,0(s2)
1c00271e:	4785                	li	a5,1
1c002720:	00f92223          	sw	a5,4(s2)
1c002724:	47c1                	li	a5,16
1c002726:	00f92423          	sw	a5,8(s2)
1c00272a:	000a1c63          	bnez	s4,1c002742 <__pi_uart_copy_enqueue_exec_flow_control+0x74>
1c00272e:	03c40413          	addi	s0,s0,60
1c002732:	4609                	li	a2,2
1c002734:	4581                	li	a1,0
1c002736:	8522                	mv	a0,s0
1c002738:	23b5                	jal	1c002ca4 <pi_pwm_ioctl>
1c00273a:	4605                	li	a2,1
1c00273c:	4581                	li	a1,0
1c00273e:	8522                	mv	a0,s0
1c002740:	2395                	jal	1c002ca4 <pi_pwm_ioctl>
1c002742:	50b2                	lw	ra,44(sp)
1c002744:	5422                	lw	s0,40(sp)
1c002746:	5492                	lw	s1,36(sp)
1c002748:	5902                	lw	s2,32(sp)
1c00274a:	49f2                	lw	s3,28(sp)
1c00274c:	4a62                	lw	s4,24(sp)
1c00274e:	6145                	addi	sp,sp,48
1c002750:	8082                	ret
1c002752:	0070                	addi	a2,sp,12
1c002754:	85a6                	mv	a1,s1
1c002756:	4501                	li	a0,0
1c002758:	253d                	jal	1c002d86 <pi_gpio_pin_read>
1c00275a:	c62a                	sw	a0,12(sp)
1c00275c:	bf65                	j	1c002714 <__pi_uart_copy_enqueue_exec_flow_control+0x46>

1c00275e <__pi_uart_copy_enqueue_exec.isra.14>:
1c00275e:	5d58                	lw	a4,60(a0)
1c002760:	000206b7          	lui	a3,0x20
1c002764:	16ed                	addi	a3,a3,-5
1c002766:	413c                	lw	a5,64(a0)
1c002768:	5d10                	lw	a2,56(a0)
1c00276a:	04d75733          	p.minu	a4,a4,a3
1c00276e:	5d14                	lw	a3,56(a0)
1c002770:	96ba                	add	a3,a3,a4
1c002772:	dd14                	sw	a3,56(a0)
1c002774:	5d54                	lw	a3,60(a0)
1c002776:	8e99                	sub	a3,a3,a4
1c002778:	c174                	sw	a3,68(a0)
1c00277a:	dd54                	sw	a3,60(a0)
1c00277c:	00c7a023          	sw	a2,0(a5)
1c002780:	00e7a223          	sw	a4,4(a5)
1c002784:	4741                	li	a4,16
1c002786:	00e7a423          	sw	a4,8(a5)
1c00278a:	8082                	ret

1c00278c <__pi_uart_copy_enqueue>:
1c00278c:	1141                	addi	sp,sp,-16
1c00278e:	c606                	sw	ra,12(sp)
1c002790:	c422                	sw	s0,8(sp)
1c002792:	30047473          	csrrci	s0,mstatus,8
1c002796:	df0c                	sw	a1,56(a4)
1c002798:	01654803          	lbu	a6,22(a0)
1c00279c:	4785                	li	a5,1
1c00279e:	00081363          	bnez	a6,1c0027a4 <__pi_uart_copy_enqueue+0x18>
1c0027a2:	87b2                	mv	a5,a2
1c0027a4:	df5c                	sw	a5,60(a4)
1c0027a6:	415c                	lw	a5,4(a0)
1c0027a8:	1a1028b7          	lui	a7,0x1a102
1c0027ac:	97b6                	add	a5,a5,a3
1c0027ae:	4017d593          	srai	a1,a5,0x1
1c0027b2:	059e                	slli	a1,a1,0x7
1c0027b4:	0792                	slli	a5,a5,0x4
1c0027b6:	95c6                	add	a1,a1,a7
1c0027b8:	8bc1                	andi	a5,a5,16
1c0027ba:	97ae                	add	a5,a5,a1
1c0027bc:	c33c                	sw	a5,64(a4)
1c0027be:	00081363          	bnez	a6,1c0027c4 <__pi_uart_copy_enqueue+0x38>
1c0027c2:	4601                	li	a2,0
1c0027c4:	c370                	sw	a2,68(a4)
1c0027c6:	04072423          	sw	zero,72(a4)
1c0027ca:	c774                	sw	a3,76(a4)
1c0027cc:	00072e23          	sw	zero,28(a4)
1c0027d0:	01c50793          	addi	a5,a0,28
1c0027d4:	c299                	beqz	a3,1c0027da <__pi_uart_copy_enqueue+0x4e>
1c0027d6:	02c50793          	addi	a5,a0,44
1c0027da:	4394                	lw	a3,0(a5)
1c0027dc:	e285                	bnez	a3,1c0027fc <__pi_uart_copy_enqueue+0x70>
1c0027de:	c398                	sw	a4,0(a5)
1c0027e0:	01654783          	lbu	a5,22(a0)
1c0027e4:	cb89                	beqz	a5,1c0027f6 <__pi_uart_copy_enqueue+0x6a>
1c0027e6:	85ba                	mv	a1,a4
1c0027e8:	35dd                	jal	1c0026ce <__pi_uart_copy_enqueue_exec_flow_control>
1c0027ea:	30041073          	csrw	mstatus,s0
1c0027ee:	40b2                	lw	ra,12(sp)
1c0027f0:	4422                	lw	s0,8(sp)
1c0027f2:	0141                	addi	sp,sp,16
1c0027f4:	8082                	ret
1c0027f6:	853a                	mv	a0,a4
1c0027f8:	379d                	jal	1c00275e <__pi_uart_copy_enqueue_exec.isra.14>
1c0027fa:	bfc5                	j	1c0027ea <__pi_uart_copy_enqueue+0x5e>
1c0027fc:	4794                	lw	a3,8(a5)
1c0027fe:	e681                	bnez	a3,1c002806 <__pi_uart_copy_enqueue+0x7a>
1c002800:	c798                	sw	a4,8(a5)
1c002802:	c7d8                	sw	a4,12(a5)
1c002804:	b7dd                	j	1c0027ea <__pi_uart_copy_enqueue+0x5e>
1c002806:	47d4                	lw	a3,12(a5)
1c002808:	ced8                	sw	a4,28(a3)
1c00280a:	bfe5                	j	1c002802 <__pi_uart_copy_enqueue+0x76>

1c00280c <__rt_uart_wait_tx_done.isra.17>:
1c00280c:	1a102737          	lui	a4,0x1a102
1c002810:	1141                	addi	sp,sp,-16
1c002812:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c002816:	002046b7          	lui	a3,0x204
1c00281a:	431c                	lw	a5,0(a4)
1c00281c:	8bc1                	andi	a5,a5,16
1c00281e:	e38d                	bnez	a5,1c002840 <__rt_uart_wait_tx_done.isra.17+0x34>
1c002820:	1a102737          	lui	a4,0x1a102
1c002824:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c002828:	431c                	lw	a5,0(a4)
1c00282a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00282e:	ffed                	bnez	a5,1c002828 <__rt_uart_wait_tx_done.isra.17+0x1c>
1c002830:	c602                	sw	zero,12(sp)
1c002832:	7cf00713          	li	a4,1999
1c002836:	47b2                	lw	a5,12(sp)
1c002838:	00f75763          	ble	a5,a4,1c002846 <__rt_uart_wait_tx_done.isra.17+0x3a>
1c00283c:	0141                	addi	sp,sp,16
1c00283e:	8082                	ret
1c002840:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c002844:	bfd9                	j	1c00281a <__rt_uart_wait_tx_done.isra.17+0xe>
1c002846:	47b2                	lw	a5,12(sp)
1c002848:	0785                	addi	a5,a5,1
1c00284a:	c63e                	sw	a5,12(sp)
1c00284c:	b7ed                	j	1c002836 <__rt_uart_wait_tx_done.isra.17+0x2a>

1c00284e <__rt_uart_setfreq_before>:
1c00284e:	1c0057b7          	lui	a5,0x1c005
1c002852:	c247a783          	lw	a5,-988(a5) # 1c004c24 <__rt_uart>
1c002856:	cf99                	beqz	a5,1c002874 <__rt_uart_setfreq_before+0x26>
1c002858:	1141                	addi	sp,sp,-16
1c00285a:	c606                	sw	ra,12(sp)
1c00285c:	3f45                	jal	1c00280c <__rt_uart_wait_tx_done.isra.17>
1c00285e:	40b2                	lw	ra,12(sp)
1c002860:	005007b7          	lui	a5,0x500
1c002864:	1a102737          	lui	a4,0x1a102
1c002868:	0799                	addi	a5,a5,6
1c00286a:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c00286e:	4501                	li	a0,0
1c002870:	0141                	addi	sp,sp,16
1c002872:	8082                	ret
1c002874:	4501                	li	a0,0
1c002876:	8082                	ret

1c002878 <pi_task_wait_on.isra.20>:
1c002878:	1141                	addi	sp,sp,-16
1c00287a:	c422                	sw	s0,8(sp)
1c00287c:	c226                	sw	s1,4(sp)
1c00287e:	c606                	sw	ra,12(sp)
1c002880:	c04a                	sw	s2,0(sp)
1c002882:	842a                	mv	s0,a0
1c002884:	00040783          	lb	a5,0(s0)
1c002888:	c799                	beqz	a5,1c002896 <pi_task_wait_on.isra.20+0x1e>
1c00288a:	40b2                	lw	ra,12(sp)
1c00288c:	4422                	lw	s0,8(sp)
1c00288e:	4492                	lw	s1,4(sp)
1c002890:	4902                	lw	s2,0(sp)
1c002892:	0141                	addi	sp,sp,16
1c002894:	8082                	ret
1c002896:	30047973          	csrrci	s2,mstatus,8
1c00289a:	4585                	li	a1,1
1c00289c:	01c00513          	li	a0,28
1c0028a0:	c1bfe0ef          	jal	ra,1c0014ba <__rt_event_execute>
1c0028a4:	30091073          	csrw	mstatus,s2
1c0028a8:	bff1                	j	1c002884 <pi_task_wait_on.isra.20+0xc>

1c0028aa <__pi_uart_handle_copy>:
1c0028aa:	fc153533          	p.bclr	a0,a0,30,1
1c0028ae:	872e                	mv	a4,a1
1c0028b0:	01c58793          	addi	a5,a1,28
1c0028b4:	c119                	beqz	a0,1c0028ba <__pi_uart_handle_copy+0x10>
1c0028b6:	02c58793          	addi	a5,a1,44
1c0028ba:	438c                	lw	a1,0(a5)
1c0028bc:	41f4                	lw	a3,68(a1)
1c0028be:	c691                	beqz	a3,1c0028ca <__pi_uart_handle_copy+0x20>
1c0028c0:	01674783          	lbu	a5,22(a4)
1c0028c4:	cf9d                	beqz	a5,1c002902 <__pi_uart_handle_copy+0x58>
1c0028c6:	853a                	mv	a0,a4
1c0028c8:	b519                	j	1c0026ce <__pi_uart_copy_enqueue_exec_flow_control>
1c0028ca:	30047573          	csrrci	a0,mstatus,8
1c0028ce:	01c02803          	lw	a6,28(zero) # 1c <_l1_preload_size>
1c0028d2:	0005a023          	sw	zero,0(a1)
1c0028d6:	01c00613          	li	a2,28
1c0028da:	02080163          	beqz	a6,1c0028fc <__pi_uart_handle_copy+0x52>
1c0028de:	4254                	lw	a3,4(a2)
1c0028e0:	c28c                	sw	a1,0(a3)
1c0028e2:	c24c                	sw	a1,4(a2)
1c0028e4:	30051073          	csrw	mstatus,a0
1c0028e8:	478c                	lw	a1,8(a5)
1c0028ea:	c38c                	sw	a1,0(a5)
1c0028ec:	cd89                	beqz	a1,1c002906 <__pi_uart_handle_copy+0x5c>
1c0028ee:	4794                	lw	a3,8(a5)
1c0028f0:	4ed4                	lw	a3,28(a3)
1c0028f2:	c794                	sw	a3,8(a5)
1c0028f4:	f6f1                	bnez	a3,1c0028c0 <__pi_uart_handle_copy+0x16>
1c0028f6:	0007a623          	sw	zero,12(a5) # 50000c <__L2+0x48000c>
1c0028fa:	b7d9                	j	1c0028c0 <__pi_uart_handle_copy+0x16>
1c0028fc:	00b02e23          	sw	a1,28(zero) # 1c <_l1_preload_size>
1c002900:	b7cd                	j	1c0028e2 <__pi_uart_handle_copy+0x38>
1c002902:	852e                	mv	a0,a1
1c002904:	bda9                	j	1c00275e <__pi_uart_copy_enqueue_exec.isra.14>
1c002906:	8082                	ret

1c002908 <pi_uart_conf_init>:
1c002908:	67f1                	lui	a5,0x1c
1c00290a:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
1c00290e:	c11c                	sw	a5,0(a0)
1c002910:	010307b7          	lui	a5,0x1030
1c002914:	c15c                	sw	a5,4(a0)
1c002916:	4785                	li	a5,1
1c002918:	00f51423          	sh	a5,8(a0)
1c00291c:	00050523          	sb	zero,10(a0)
1c002920:	8082                	ret

1c002922 <pi_uart_open>:
1c002922:	1101                	addi	sp,sp,-32
1c002924:	ce06                	sw	ra,28(sp)
1c002926:	cc22                	sw	s0,24(sp)
1c002928:	ca26                	sw	s1,20(sp)
1c00292a:	c84a                	sw	s2,16(sp)
1c00292c:	c64e                	sw	s3,12(sp)
1c00292e:	30047973          	csrrci	s2,mstatus,8
1c002932:	4158                	lw	a4,4(a0)
1c002934:	04800593          	li	a1,72
1c002938:	00974603          	lbu	a2,9(a4)
1c00293c:	100657b3          	p.exthz	a5,a2
1c002940:	00379693          	slli	a3,a5,0x3
1c002944:	96be                	add	a3,a3,a5
1c002946:	1c0057b7          	lui	a5,0x1c005
1c00294a:	c2478793          	addi	a5,a5,-988 # 1c004c24 <__rt_uart>
1c00294e:	843e                	mv	s0,a5
1c002950:	42b60433          	p.mac	s0,a2,a1
1c002954:	068e                	slli	a3,a3,0x3
1c002956:	00d784b3          	add	s1,a5,a3
1c00295a:	c504                	sw	s1,8(a0)
1c00295c:	00042983          	lw	s3,0(s0)
1c002960:	0a099b63          	bnez	s3,1c002a16 <pi_uart_open+0xf4>
1c002964:	4605                	li	a2,1
1c002966:	c010                	sw	a2,0(s0)
1c002968:	0047260b          	p.lw	a2,4(a4!)
1c00296c:	06b1                	addi	a3,a3,12
1c00296e:	97b6                	add	a5,a5,a3
1c002970:	00c7a22b          	p.sw	a2,4(a5!)
1c002974:	0047268b          	p.lw	a3,4(a4!)
1c002978:	00d7a22b          	p.sw	a3,4(a5!)
1c00297c:	0047268b          	p.lw	a3,4(a4!)
1c002980:	00d7a22b          	p.sw	a3,4(a5!)
1c002984:	4318                	lw	a4,0(a4)
1c002986:	c398                	sw	a4,0(a5)
1c002988:	47a1                	li	a5,8
1c00298a:	c05c                	sw	a5,4(s0)
1c00298c:	1a1027b7          	lui	a5,0x1a102
1c002990:	02042623          	sw	zero,44(s0)
1c002994:	02042823          	sw	zero,48(s0)
1c002998:	02042a23          	sw	zero,52(s0)
1c00299c:	02042c23          	sw	zero,56(s0)
1c0029a0:	78078793          	addi	a5,a5,1920 # 1a102780 <__l1_end+0xa102760>
1c0029a4:	4398                	lw	a4,0(a5)
1c0029a6:	c0474733          	p.bset	a4,a4,0,4
1c0029aa:	c398                	sw	a4,0(a5)
1c0029ac:	1a1067b7          	lui	a5,0x1a106
1c0029b0:	0087a703          	lw	a4,8(a5) # 1a106008 <__l1_end+0xa105fe8>
1c0029b4:	c0873733          	p.bclr	a4,a4,0,8
1c0029b8:	00e7a423          	sw	a4,8(a5)
1c0029bc:	0087a703          	lw	a4,8(a5)
1c0029c0:	c0973733          	p.bclr	a4,a4,0,9
1c0029c4:	00e7a423          	sw	a4,8(a5)
1c0029c8:	1c0007b7          	lui	a5,0x1c000
1c0029cc:	4ec78793          	addi	a5,a5,1260 # 1c0004ec <__pi_uart_handle_copy_asm>
1c0029d0:	8526                	mv	a0,s1
1c0029d2:	14f02623          	sw	a5,332(zero) # 14c <periph_channels+0x11c>
1c0029d6:	16f02623          	sw	a5,364(zero) # 16c <periph_channels+0x13c>
1c0029da:	12902823          	sw	s1,304(zero) # 130 <periph_channels+0x100>
1c0029de:	14902823          	sw	s1,336(zero) # 150 <periph_channels+0x120>
1c0029e2:	3149                	jal	1c002664 <__rt_uart_setup>
1c0029e4:	01644783          	lbu	a5,22(s0)
1c0029e8:	c785                	beqz	a5,1c002a10 <pi_uart_open+0xee>
1c0029ea:	8526                	mv	a0,s1
1c0029ec:	bb3ff0ef          	jal	ra,1c00259e <__pi_uart_flow_control_enable>
1c0029f0:	c105                	beqz	a0,1c002a10 <pi_uart_open+0xee>
1c0029f2:	1c005537          	lui	a0,0x1c005
1c0029f6:	a0450513          	addi	a0,a0,-1532 # 1c004a04 <__clz_tab+0x2b8>
1c0029fa:	271000ef          	jal	ra,1c00346a <puts>
1c0029fe:	59f9                	li	s3,-2
1c002a00:	40f2                	lw	ra,28(sp)
1c002a02:	4462                	lw	s0,24(sp)
1c002a04:	854e                	mv	a0,s3
1c002a06:	44d2                	lw	s1,20(sp)
1c002a08:	4942                	lw	s2,16(sp)
1c002a0a:	49b2                	lw	s3,12(sp)
1c002a0c:	6105                	addi	sp,sp,32
1c002a0e:	8082                	ret
1c002a10:	30091073          	csrw	mstatus,s2
1c002a14:	b7f5                	j	1c002a00 <pi_uart_open+0xde>
1c002a16:	59fd                	li	s3,-1
1c002a18:	b7e5                	j	1c002a00 <pi_uart_open+0xde>

1c002a1a <pi_uart_close>:
1c002a1a:	1141                	addi	sp,sp,-16
1c002a1c:	c606                	sw	ra,12(sp)
1c002a1e:	c422                	sw	s0,8(sp)
1c002a20:	c226                	sw	s1,4(sp)
1c002a22:	300474f3          	csrrci	s1,mstatus,8
1c002a26:	4500                	lw	s0,8(a0)
1c002a28:	401c                	lw	a5,0(s0)
1c002a2a:	17fd                	addi	a5,a5,-1
1c002a2c:	c01c                	sw	a5,0(s0)
1c002a2e:	3bf9                	jal	1c00280c <__rt_uart_wait_tx_done.isra.17>
1c002a30:	1a1027b7          	lui	a5,0x1a102
1c002a34:	22478713          	addi	a4,a5,548 # 1a102224 <__l1_end+0xa102204>
1c002a38:	4314                	lw	a3,0(a4)
1c002a3a:	21078613          	addi	a2,a5,528
1c002a3e:	c086b6b3          	p.bclr	a3,a3,0,8
1c002a42:	c314                	sw	a3,0(a4)
1c002a44:	02000693          	li	a3,32
1c002a48:	00d62423          	sw	a3,8(a2)
1c002a4c:	4314                	lw	a3,0(a4)
1c002a4e:	02042623          	sw	zero,44(s0)
1c002a52:	02042823          	sw	zero,48(s0)
1c002a56:	02042a23          	sw	zero,52(s0)
1c002a5a:	02042c23          	sw	zero,56(s0)
1c002a5e:	c096b6b3          	p.bclr	a3,a3,0,9
1c002a62:	c314                	sw	a3,0(a4)
1c002a64:	20078693          	addi	a3,a5,512
1c002a68:	02000713          	li	a4,32
1c002a6c:	00e6a423          	sw	a4,8(a3)
1c002a70:	4050                	lw	a2,4(s0)
1c002a72:	78078793          	addi	a5,a5,1920
1c002a76:	4394                	lw	a3,0(a5)
1c002a78:	4705                	li	a4,1
1c002a7a:	00c71733          	sll	a4,a4,a2
1c002a7e:	fff74713          	not	a4,a4
1c002a82:	00042e23          	sw	zero,28(s0)
1c002a86:	02042023          	sw	zero,32(s0)
1c002a8a:	02042223          	sw	zero,36(s0)
1c002a8e:	02042423          	sw	zero,40(s0)
1c002a92:	8f75                	and	a4,a4,a3
1c002a94:	c398                	sw	a4,0(a5)
1c002a96:	30049073          	csrw	mstatus,s1
1c002a9a:	40b2                	lw	ra,12(sp)
1c002a9c:	4422                	lw	s0,8(sp)
1c002a9e:	4492                	lw	s1,4(sp)
1c002aa0:	0141                	addi	sp,sp,16
1c002aa2:	8082                	ret

1c002aa4 <pi_uart_write_async>:
1c002aa4:	1141                	addi	sp,sp,-16
1c002aa6:	c606                	sw	ra,12(sp)
1c002aa8:	00068a23          	sb	zero,20(a3)
1c002aac:	4508                	lw	a0,8(a0)
1c002aae:	8736                	mv	a4,a3
1c002ab0:	4685                	li	a3,1
1c002ab2:	39e9                	jal	1c00278c <__pi_uart_copy_enqueue>
1c002ab4:	40b2                	lw	ra,12(sp)
1c002ab6:	4501                	li	a0,0
1c002ab8:	0141                	addi	sp,sp,16
1c002aba:	8082                	ret

1c002abc <pi_uart_write>:
1c002abc:	7175                	addi	sp,sp,-144
1c002abe:	4785                	li	a5,1
1c002ac0:	868a                	mv	a3,sp
1c002ac2:	c522                	sw	s0,136(sp)
1c002ac4:	c706                	sw	ra,140(sp)
1c002ac6:	cc3e                	sw	a5,24(sp)
1c002ac8:	c202                	sw	zero,4(sp)
1c002aca:	d43e                	sw	a5,40(sp)
1c002acc:	00010a23          	sb	zero,20(sp)
1c002ad0:	3fd1                	jal	1c002aa4 <pi_uart_write_async>
1c002ad2:	547d                	li	s0,-1
1c002ad4:	e501                	bnez	a0,1c002adc <pi_uart_write+0x20>
1c002ad6:	842a                	mv	s0,a0
1c002ad8:	0848                	addi	a0,sp,20
1c002ada:	3b79                	jal	1c002878 <pi_task_wait_on.isra.20>
1c002adc:	8522                	mv	a0,s0
1c002ade:	40ba                	lw	ra,140(sp)
1c002ae0:	442a                	lw	s0,136(sp)
1c002ae2:	6149                	addi	sp,sp,144
1c002ae4:	8082                	ret

1c002ae6 <__pi_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c002ae6:	1c0035b7          	lui	a1,0x1c003
{
1c002aea:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c002aec:	4601                	li	a2,0
1c002aee:	84e58593          	addi	a1,a1,-1970 # 1c00284e <__rt_uart_setfreq_before>
1c002af2:	4511                	li	a0,4
{
1c002af4:	c606                	sw	ra,12(sp)
1c002af6:	c422                	sw	s0,8(sp)
1c002af8:	c226                	sw	s1,4(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c002afa:	cd2fe0ef          	jal	ra,1c000fcc <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c002afe:	1c0025b7          	lui	a1,0x1c002
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c002b02:	84aa                	mv	s1,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c002b04:	4601                	li	a2,0
1c002b06:	6ae58593          	addi	a1,a1,1710 # 1c0026ae <__rt_uart_setfreq_after>
1c002b0a:	4515                	li	a0,5


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c002b0c:	1c005437          	lui	s0,0x1c005
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c002b10:	cbcfe0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
    __rt_uart[i].open_count = 0;
1c002b14:	c2440413          	addi	s0,s0,-988 # 1c004c24 <__rt_uart>
1c002b18:	85a2                	mv	a1,s0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c002b1a:	8cc9                	or	s1,s1,a0
    __rt_uart[i].open_count = 0;
1c002b1c:	0205a62b          	p.sw	zero,44(a1!)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i))+1, &__rt_uart[i].tx_channel);
1c002b20:	4525                	li	a0,9
1c002b22:	2871                	jal	1c002bbe <__rt_udma_channel_init>
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i)), &__rt_uart[i].rx_channel);
1c002b24:	01c40593          	addi	a1,s0,28
1c002b28:	4521                	li	a0,8
1c002b2a:	2851                	jal	1c002bbe <__rt_udma_channel_init>
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c002b2c:	c08d                	beqz	s1,1c002b4e <__pi_uart_init+0x68>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002b2e:	01402673          	csrr	a2,uhartid
1c002b32:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c002b36:	40565593          	srai	a1,a2,0x5
1c002b3a:	f265b5b3          	p.bclr	a1,a1,25,6
1c002b3e:	f4563633          	p.bclr	a2,a2,26,5
1c002b42:	9bc50513          	addi	a0,a0,-1604 # 1c0049bc <__clz_tab+0x270>
1c002b46:	295000ef          	jal	ra,1c0035da <printf>
1c002b4a:	1fd000ef          	jal	ra,1c003546 <abort>
}
1c002b4e:	40b2                	lw	ra,12(sp)
1c002b50:	4422                	lw	s0,8(sp)
1c002b52:	4492                	lw	s1,4(sp)
1c002b54:	0141                	addi	sp,sp,16
1c002b56:	8082                	ret

1c002b58 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002b58:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c002b5c:	4158                	lw	a4,4(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c002b5e:	1a1047b7          	lui	a5,0x1a104
1c002b62:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c002b66:	430c                	lw	a1,0(a4)
1c002b68:	c20c                	sw	a1,0(a2)
1c002b6a:	434c                	lw	a1,4(a4)
1c002b6c:	14478613          	addi	a2,a5,324
1c002b70:	14878793          	addi	a5,a5,328
1c002b74:	c20c                	sw	a1,0(a2)
1c002b76:	4718                	lw	a4,8(a4)
1c002b78:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c002b7a:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c002b7e:	8082                	ret

1c002b80 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c002b80:	1c005537          	lui	a0,0x1c005
1c002b84:	b1050513          	addi	a0,a0,-1264 # 1c004b10 <__rt_padframe_profiles>
1c002b88:	bfc1                	j	1c002b58 <rt_padframe_set>

1c002b8a <pi_pad_set_function>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002b8a:	300476f3          	csrrci	a3,mstatus,8
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c002b8e:	068417b7          	lui	a5,0x6841
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c002b92:	00151713          	slli	a4,a0,0x1
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c002b96:	05078793          	addi	a5,a5,80 # 6841050 <__L2+0x67c1050>
  unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
1c002b9a:	8111                	srli	a0,a0,0x4
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c002b9c:	953e                	add	a0,a0,a5
1c002b9e:	050a                	slli	a0,a0,0x2
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c002ba0:	8b79                	andi	a4,a4,30
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c002ba2:	4110                	lw	a2,0(a0)
  unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
1c002ba4:	478d                	li	a5,3
1c002ba6:	00e797b3          	sll	a5,a5,a4
1c002baa:	fff7c793          	not	a5,a5
1c002bae:	8ff1                	and	a5,a5,a2
  unsigned int newVal = oldval | (func << padBit);
1c002bb0:	00e595b3          	sll	a1,a1,a4
1c002bb4:	8ddd                	or	a1,a1,a5
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c002bb6:	c10c                	sw	a1,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c002bb8:	30069073          	csrw	mstatus,a3
void pi_pad_set_function(pi_pad_e pad, pi_pad_func_e function)
{
  int irq = rt_irq_disable();
  hal_apb_soc_pad_set_function(pad, function);
  rt_irq_restore(irq);
}
1c002bbc:	8082                	ret

1c002bbe <__rt_udma_channel_init>:



void __rt_udma_channel_init(int channel_id, rt_udma_channel_t *channel)
{
  channel->pendings[0] = NULL;
1c002bbe:	0005a023          	sw	zero,0(a1)
  channel->pendings[1] = NULL;
1c002bc2:	0005a223          	sw	zero,4(a1)
  channel->waitings_first = NULL;
1c002bc6:	0005a423          	sw	zero,8(a1)
  __rt_udma_channels[channel_id] = channel;
1c002bca:	050a                	slli	a0,a0,0x2
1c002bcc:	30800793          	li	a5,776
1c002bd0:	00b7e523          	p.sw	a1,a0(a5)
}
1c002bd4:	8082                	ret

1c002bd6 <__rt_hyper_init>:
static void __attribute__((constructor)) __rt_hyper_init()
{
  __rt_hyper_end_task = NULL;
  __rt_hyper_current_task = NULL;
  __rt_hyper_pending_tasks = NULL;
  __pi_hyper_cluster_reqs_first = NULL;
1c002bd6:	1c005737          	lui	a4,0x1c005
  __rt_hyper_end_task = NULL;
1c002bda:	35800793          	li	a5,856
  __pi_hyper_cluster_reqs_first = NULL;
1c002bde:	ec072423          	sw	zero,-312(a4) # 1c004ec8 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c002be2:	577d                	li	a4,-1
1c002be4:	d398                	sw	a4,32(a5)
  __rt_hyper_open_count = 0;
1c002be6:	1c005737          	lui	a4,0x1c005
  __rt_hyper_end_task = NULL;
1c002bea:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c002bee:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c002bf2:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c002bf6:	ec072623          	sw	zero,-308(a4) # 1c004ecc <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c002bfa:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c002bfe:	0407a023          	sw	zero,64(a5)
#if PULP_CHIP == CHIP_GAP8_REVC
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
#endif
}
1c002c02:	8082                	ret

1c002c04 <pi_pwm_conf_init>:
    {
        th_timer = 0;
    }
    else if (duty_cycle != 100)
    {
        th_timer = (th_hi * (100 - duty_cycle)) / 100;
1c002c04:	479d                	li	a5,7
1c002c06:	c11c                	sw	a5,0(a0)
1c002c08:	00050223          	sb	zero,4(a0)
1c002c0c:	000522a3          	sw	zero,5(a0)
1c002c10:	8082                	ret

1c002c12 <pi_pwm_open>:
1c002c12:	30047873          	csrrci	a6,mstatus,8
1c002c16:	414c                	lw	a1,4(a0)
1c002c18:	1c0056b7          	lui	a3,0x1c005
1c002c1c:	d3c68693          	addi	a3,a3,-708 # 1c004d3c <__pos_pwm>
1c002c20:	0045c783          	lbu	a5,4(a1)
1c002c24:	0027d613          	srli	a2,a5,0x2
1c002c28:	fa27b7b3          	p.bclr	a5,a5,29,2
1c002c2c:	1007d8b3          	p.exthz	a7,a5
1c002c30:	00289713          	slli	a4,a7,0x2
1c002c34:	9746                	add	a4,a4,a7
1c002c36:	070a                	slli	a4,a4,0x2
1c002c38:	05800893          	li	a7,88
1c002c3c:	43160733          	p.mac	a4,a2,a7
1c002c40:	0711                	addi	a4,a4,4
1c002c42:	9736                	add	a4,a4,a3
1c002c44:	c518                	sw	a4,8(a0)
1c002c46:	05800713          	li	a4,88
1c002c4a:	02e60633          	mul	a2,a2,a4
1c002c4e:	4751                	li	a4,20
1c002c50:	8532                	mv	a0,a2
1c002c52:	42e78533          	p.mac	a0,a5,a4
1c002c56:	00a68733          	add	a4,a3,a0
1c002c5a:	4b08                	lw	a0,16(a4)
1c002c5c:	00150893          	addi	a7,a0,1
1c002c60:	01172823          	sw	a7,16(a4)
1c002c64:	ed05                	bnez	a0,1c002c9c <pi_pwm_open+0x8a>
1c002c66:	96b2                	add	a3,a3,a2
1c002c68:	4af0                	lw	a2,84(a3)
1c002c6a:	0605                	addi	a2,a2,1
1c002c6c:	caf0                	sw	a2,84(a3)
1c002c6e:	1a105637          	lui	a2,0x1a105
1c002c72:	10462503          	lw	a0,260(a2) # 1a105104 <__l1_end+0xa1050e4>
1c002c76:	4685                	li	a3,1
1c002c78:	00f696b3          	sll	a3,a3,a5
1c002c7c:	8ec9                	or	a3,a3,a0
1c002c7e:	10d62223          	sw	a3,260(a2)
1c002c82:	006846b7          	lui	a3,0x684
1c002c86:	14068693          	addi	a3,a3,320 # 684140 <__L2+0x604140>
1c002c8a:	97b6                	add	a5,a5,a3
1c002c8c:	0055a683          	lw	a3,5(a1)
1c002c90:	079a                	slli	a5,a5,0x6
1c002c92:	cb5c                	sw	a5,20(a4)
1c002c94:	c754                	sw	a3,12(a4)
1c002c96:	6705                	lui	a4,0x1
1c002c98:	00e7a223          	sw	a4,4(a5)
1c002c9c:	30081073          	csrw	mstatus,a6
1c002ca0:	4501                	li	a0,0
1c002ca2:	8082                	ret

1c002ca4 <pi_pwm_ioctl>:
1c002ca4:	451c                	lw	a5,8(a0)
1c002ca6:	0025aa63          	p.beqimm	a1,2,1c002cba <pi_pwm_ioctl+0x16>
1c002caa:	0035ac63          	p.beqimm	a1,3,1c002cc2 <pi_pwm_ioctl+0x1e>
1c002cae:	e19d                	bnez	a1,1c002cd4 <pi_pwm_ioctl+0x30>
1c002cb0:	4b9c                	lw	a5,16(a5)
1c002cb2:	00c7a023          	sw	a2,0(a5)
1c002cb6:	4501                	li	a0,0
1c002cb8:	8082                	ret
1c002cba:	4b9c                	lw	a5,16(a5)
1c002cbc:	00c7a423          	sw	a2,8(a5)
1c002cc0:	bfdd                	j	1c002cb6 <pi_pwm_ioctl+0x12>
1c002cc2:	4b94                	lw	a3,16(a5)
1c002cc4:	479c                	lw	a5,8(a5)
1c002cc6:	6741                	lui	a4,0x10
1c002cc8:	177d                	addi	a4,a4,-1
1c002cca:	078d                	addi	a5,a5,3
1c002ccc:	078a                	slli	a5,a5,0x2
1c002cce:	00e6e7a3          	p.sw	a4,a5(a3)
1c002cd2:	b7d5                	j	1c002cb6 <pi_pwm_ioctl+0x12>
1c002cd4:	557d                	li	a0,-1
1c002cd6:	8082                	ret

1c002cd8 <__pos_pwm_init>:
static void __attribute__((constructor)) __pos_pwm_init()
{
    for (int i=0; i<ARCHI_PWM_NB; i++)
    {
        pos_pwm_t *pwm = &__pos_pwm[i];
        pwm->open_count = 0;
1c002cd8:	1c005737          	lui	a4,0x1c005
1c002cdc:	d3c70793          	addi	a5,a4,-708 # 1c004d3c <__pos_pwm>
1c002ce0:	0407aa23          	sw	zero,84(a5)
        pwm->id = i;

        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c002ce4:	4601                	li	a2,0
        pwm->id = i;
1c002ce6:	0007a22b          	p.sw	zero,4(a5!)
1c002cea:	d3c70713          	addi	a4,a4,-708
1c002cee:	0043d0fb          	lp.setupi	x1,4,1c002cfc <__pos_pwm_init+0x24>
        {
            pos_pwm_timer_t *timer = &pwm->timers[j];
            timer->open_count = 0;
            timer->pwm = pwm;
            timer->id = j;
1c002cf2:	c3d0                	sw	a2,4(a5)
            timer->open_count = 0;
1c002cf4:	0007a623          	sw	zero,12(a5)
            timer->pwm = pwm;
1c002cf8:	c398                	sw	a4,0(a5)
        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c002cfa:	0605                	addi	a2,a2,1
1c002cfc:	07d1                	addi	a5,a5,20
        }
    }
}
1c002cfe:	8082                	ret

1c002d00 <__pi_gpio_handler>:
  pin = (pin & PI_GPIO_NUM_MASK);
  uint32_t mask = (1 << pin);

  gpio->event_task[pin] = NULL;
  return 0;
}
1c002d00:	1141                	addi	sp,sp,-16
1c002d02:	1a1017b7          	lui	a5,0x1a101
1c002d06:	1c0056b7          	lui	a3,0x1c005
1c002d0a:	c422                	sw	s0,8(sp)
1c002d0c:	4f80                	lw	s0,24(a5)
1c002d0e:	d9468793          	addi	a5,a3,-620 # 1c004d94 <__rt_gpio>
1c002d12:	c226                	sw	s1,4(sp)
1c002d14:	4bc4                	lw	s1,20(a5)
1c002d16:	c606                	sw	ra,12(sp)
1c002d18:	c780                	sw	s0,8(a5)
1c002d1a:	cc91                	beqz	s1,1c002d36 <__pi_gpio_handler+0x36>
1c002d1c:	409c                	lw	a5,0(s1)
1c002d1e:	8fe1                	and	a5,a5,s0
1c002d20:	c781                	beqz	a5,1c002d28 <__pi_gpio_handler+0x28>
1c002d22:	40dc                	lw	a5,4(s1)
1c002d24:	4488                	lw	a0,8(s1)
1c002d26:	9782                	jalr	a5
1c002d28:	44c4                	lw	s1,12(s1)
1c002d2a:	f8ed                	bnez	s1,1c002d1c <__pi_gpio_handler+0x1c>
1c002d2c:	40b2                	lw	ra,12(sp)
1c002d2e:	4422                	lw	s0,8(sp)
1c002d30:	4492                	lw	s1,4(sp)
1c002d32:	0141                	addi	sp,sp,16
1c002d34:	8082                	ret
1c002d36:	d9468693          	addi	a3,a3,-620
1c002d3a:	46dc                	lw	a5,12(a3)
1c002d3c:	4701                	li	a4,0
1c002d3e:	8fe1                	and	a5,a5,s0
1c002d40:	01c00513          	li	a0,28
1c002d44:	d7e5                	beqz	a5,1c002d2c <__pi_gpio_handler+0x2c>
1c002d46:	fc17b633          	p.bclr	a2,a5,30,1
1c002d4a:	c615                	beqz	a2,1c002d76 <__pi_gpio_handler+0x76>
1c002d4c:	00470613          	addi	a2,a4,4
1c002d50:	060a                	slli	a2,a2,0x2
1c002d52:	9636                	add	a2,a2,a3
1c002d54:	4610                	lw	a2,8(a2)
1c002d56:	c205                	beqz	a2,1c002d76 <__pi_gpio_handler+0x76>
1c002d58:	30047873          	csrrci	a6,mstatus,8
1c002d5c:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
1c002d60:	00062023          	sw	zero,0(a2)
1c002d64:	00088e63          	beqz	a7,1c002d80 <__pi_gpio_handler+0x80>
1c002d68:	00452883          	lw	a7,4(a0)
1c002d6c:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fe0>
1c002d70:	c150                	sw	a2,4(a0)
1c002d72:	30081073          	csrw	mstatus,a6
1c002d76:	0705                	addi	a4,a4,1
1c002d78:	8385                	srli	a5,a5,0x1
1c002d7a:	0ff77713          	andi	a4,a4,255
1c002d7e:	b7d9                	j	1c002d44 <__pi_gpio_handler+0x44>
1c002d80:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c002d84:	b7f5                	j	1c002d70 <__pi_gpio_handler+0x70>

1c002d86 <pi_gpio_pin_read>:
1c002d86:	4508                	lw	a0,8(a0)
1c002d88:	0ff5f693          	andi	a3,a1,255
1c002d8c:	4785                	li	a5,1
1c002d8e:	4558                	lw	a4,12(a0)
1c002d90:	00d797b3          	sll	a5,a5,a3
1c002d94:	8f7d                	and	a4,a4,a5
1c002d96:	00f70763          	beq	a4,a5,1c002da4 <pi_gpio_pin_read+0x1e>
1c002d9a:	490c                	lw	a1,16(a0)
1c002d9c:	5555                	li	a0,-11
1c002d9e:	8dfd                	and	a1,a1,a5
1c002da0:	00f59c63          	bne	a1,a5,1c002db8 <pi_gpio_pin_read+0x32>
1c002da4:	1a1017b7          	lui	a5,0x1a101
1c002da8:	cb09                	beqz	a4,1c002dba <pi_gpio_pin_read+0x34>
1c002daa:	43cc                	lw	a1,4(a5)
1c002dac:	00d5d5b3          	srl	a1,a1,a3
1c002db0:	fc15b5b3          	p.bclr	a1,a1,30,1
1c002db4:	c20c                	sw	a1,0(a2)
1c002db6:	4501                	li	a0,0
1c002db8:	8082                	ret
1c002dba:	438c                	lw	a1,0(a5)
1c002dbc:	bfc5                	j	1c002dac <pi_gpio_pin_read+0x26>

1c002dbe <pi_gpio_mask_configure>:
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
}

static inline unsigned int hal_gpio_paddir_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR);
1c002dbe:	1a1017b7          	lui	a5,0x1a101
1c002dc2:	439c                	lw	a5,0(a5)
1c002dc4:	fff5c713          	not	a4,a1

int pi_gpio_mask_configure(struct pi_device *device, uint32_t mask, pi_gpio_flags_e flags)
{
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
  int is_out = flags & PI_GPIO_OUTPUT;
1c002dc8:	8a11                	andi	a2,a2,4
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
1c002dca:	4514                	lw	a3,8(a0)
  {
    current |= mask;
  }
  else
  {
    current &= ~mask;
1c002dcc:	00f77533          	and	a0,a4,a5
  if (is_out)
1c002dd0:	c219                	beqz	a2,1c002dd6 <pi_gpio_mask_configure+0x18>
    current |= mask;
1c002dd2:	00f5e533          	or	a0,a1,a5
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
1c002dd6:	1a1017b7          	lui	a5,0x1a101
1c002dda:	c388                	sw	a0,0(a5)
1c002ddc:	0106a803          	lw	a6,16(a3)
1c002de0:	46c8                	lw	a0,12(a3)
  hal_gpio_set_dir(mask, is_out);

  if (is_out)
1c002de2:	ce01                	beqz	a2,1c002dfa <pi_gpio_mask_configure+0x3c>
  {
    gpio->input_mask &= ~mask;
    gpio->output_mask |= mask;
1c002de4:	0105e5b3          	or	a1,a1,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c002de8:	07f1                	addi	a5,a5,28
1c002dea:	ca8c                	sw	a1,16(a3)
1c002dec:	438c                	lw	a1,0(a5)
    gpio->input_mask &= ~mask;
1c002dee:	8d79                	and	a0,a0,a4
1c002df0:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() & ~mask);
1c002df2:	8f6d                	and	a4,a4,a1
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c002df4:	c398                	sw	a4,0(a5)
    gpio->output_mask &= ~mask;
    hal_gpio_en_set(hal_gpio_en_get() | mask);
  }

  return 0;
}
1c002df6:	4501                	li	a0,0
1c002df8:	8082                	ret
    gpio->output_mask &= ~mask;
1c002dfa:	01077733          	and	a4,a4,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c002dfe:	07f1                	addi	a5,a5,28
1c002e00:	ca98                	sw	a4,16(a3)
1c002e02:	4398                	lw	a4,0(a5)
    gpio->input_mask |= mask;
1c002e04:	8d4d                	or	a0,a0,a1
1c002e06:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() | mask);
1c002e08:	8dd9                	or	a1,a1,a4
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c002e0a:	c38c                	sw	a1,0(a5)
1c002e0c:	b7ed                	j	1c002df6 <pi_gpio_mask_configure+0x38>

1c002e0e <pi_gpio_pin_configure>:
{
1c002e0e:	1101                	addi	sp,sp,-32
1c002e10:	cc22                	sw	s0,24(sp)
1c002e12:	ca26                	sw	s1,20(sp)
1c002e14:	ce06                	sw	ra,28(sp)
1c002e16:	84aa                	mv	s1,a0
1c002e18:	842e                	mv	s0,a1
  if (pin & PI_GPIO_IS_GPIO_MASK)
1c002e1a:	0005da63          	bgez	a1,1c002e2e <pi_gpio_pin_configure+0x20>
    pi_pad_e pad = ((pin & PI_GPIO_PAD_MASK) >> PI_GPIO_PAD_SHIFT);
1c002e1e:	4085d513          	srai	a0,a1,0x8
    pi_pad_set_function(pad, PI_PAD_FUNC1);
1c002e22:	0ff57513          	andi	a0,a0,255
1c002e26:	4585                	li	a1,1
1c002e28:	c632                	sw	a2,12(sp)
1c002e2a:	3385                	jal	1c002b8a <pi_pad_set_function>
1c002e2c:	4632                	lw	a2,12(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c002e2e:	4585                	li	a1,1
1c002e30:	008595b3          	sll	a1,a1,s0
}
1c002e34:	4462                	lw	s0,24(sp)
1c002e36:	40f2                	lw	ra,28(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c002e38:	8526                	mv	a0,s1
}
1c002e3a:	44d2                	lw	s1,20(sp)
1c002e3c:	6105                	addi	sp,sp,32
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c002e3e:	b741                	j	1c002dbe <pi_gpio_mask_configure>

1c002e40 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c002e40:	1c0057b7          	lui	a5,0x1c005
1c002e44:	4d18                	lw	a4,24(a0)
1c002e46:	f007a783          	lw	a5,-256(a5) # 1c004f00 <__rt_freq_domains>
1c002e4a:	068416b7          	lui	a3,0x6841
1c002e4e:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c002e52:	02e7c7b3          	div	a5,a5,a4
1c002e56:	02954703          	lbu	a4,41(a0)
1c002e5a:	177d                	addi	a4,a4,-1
1c002e5c:	c0874733          	p.bset	a4,a4,0,8
1c002e60:	17fd                	addi	a5,a5,-1
1c002e62:	8785                	srai	a5,a5,0x1
1c002e64:	07c2                	slli	a5,a5,0x10
1c002e66:	8fd9                	or	a5,a5,a4
1c002e68:	02554703          	lbu	a4,37(a0)
1c002e6c:	9736                	add	a4,a4,a3
1c002e6e:	070a                	slli	a4,a4,0x2
1c002e70:	c31c                	sw	a5,0(a4)
1c002e72:	8082                	ret

1c002e74 <__rt_i2s_setfreq_after>:
1c002e74:	1141                	addi	sp,sp,-16
1c002e76:	1c0057b7          	lui	a5,0x1c005
1c002e7a:	c422                	sw	s0,8(sp)
1c002e7c:	ed07a403          	lw	s0,-304(a5) # 1c004ed0 <__rt_i2s_first>
1c002e80:	c606                	sw	ra,12(sp)
1c002e82:	e411                	bnez	s0,1c002e8e <__rt_i2s_setfreq_after+0x1a>
1c002e84:	40b2                	lw	ra,12(sp)
1c002e86:	4422                	lw	s0,8(sp)
1c002e88:	4501                	li	a0,0
1c002e8a:	0141                	addi	sp,sp,16
1c002e8c:	8082                	ret
1c002e8e:	02844783          	lbu	a5,40(s0)
1c002e92:	c399                	beqz	a5,1c002e98 <__rt_i2s_setfreq_after+0x24>
1c002e94:	8522                	mv	a0,s0
1c002e96:	376d                	jal	1c002e40 <__rt_i2s_resume>
1c002e98:	4c40                	lw	s0,28(s0)
1c002e9a:	b7e5                	j	1c002e82 <__rt_i2s_setfreq_after+0xe>

1c002e9c <__rt_i2s_setfreq_before>:
1c002e9c:	1c0057b7          	lui	a5,0x1c005
1c002ea0:	ed07a783          	lw	a5,-304(a5) # 1c004ed0 <__rt_i2s_first>
1c002ea4:	068416b7          	lui	a3,0x6841
1c002ea8:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c002eac:	e399                	bnez	a5,1c002eb2 <__rt_i2s_setfreq_before+0x16>
1c002eae:	4501                	li	a0,0
1c002eb0:	8082                	ret
1c002eb2:	0287c703          	lbu	a4,40(a5)
1c002eb6:	c719                	beqz	a4,1c002ec4 <__rt_i2s_setfreq_before+0x28>
1c002eb8:	0257c703          	lbu	a4,37(a5)
1c002ebc:	9736                	add	a4,a4,a3
1c002ebe:	070a                	slli	a4,a4,0x2
1c002ec0:	00072023          	sw	zero,0(a4)
1c002ec4:	4fdc                	lw	a5,28(a5)
1c002ec6:	b7dd                	j	1c002eac <__rt_i2s_setfreq_before+0x10>

1c002ec8 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002ec8:	1c0035b7          	lui	a1,0x1c003
{
1c002ecc:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002ece:	4601                	li	a2,0
1c002ed0:	e9c58593          	addi	a1,a1,-356 # 1c002e9c <__rt_i2s_setfreq_before>
1c002ed4:	4511                	li	a0,4
{
1c002ed6:	c606                	sw	ra,12(sp)
1c002ed8:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002eda:	8f2fe0ef          	jal	ra,1c000fcc <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c002ede:	1c0035b7          	lui	a1,0x1c003
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c002ee2:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c002ee4:	4601                	li	a2,0
1c002ee6:	e7458593          	addi	a1,a1,-396 # 1c002e74 <__rt_i2s_setfreq_after>
1c002eea:	4515                	li	a0,5
1c002eec:	8e0fe0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
1c002ef0:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c002ef2:	cd19                	beqz	a0,1c002f10 <__rt_i2s_init+0x48>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002ef4:	01402673          	csrr	a2,uhartid
1c002ef8:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c002efc:	40565593          	srai	a1,a2,0x5
1c002f00:	f265b5b3          	p.bclr	a1,a1,25,6
1c002f04:	f4563633          	p.bclr	a2,a2,26,5
1c002f08:	a3c50513          	addi	a0,a0,-1476 # 1c004a3c <__clz_tab+0x2f0>
1c002f0c:	25f9                	jal	1c0035da <printf>
1c002f0e:	2d25                	jal	1c003546 <abort>
}
1c002f10:	40b2                	lw	ra,12(sp)
1c002f12:	4422                	lw	s0,8(sp)
1c002f14:	0141                	addi	sp,sp,16
1c002f16:	8082                	ret

1c002f18 <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c002f18:	1b0017b7          	lui	a5,0x1b001
1c002f1c:	c0078423          	sb	zero,-1016(a5) # 1b000c08 <camera_isAwaked>
}
1c002f20:	8082                	ret

1c002f22 <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c002f22:	1c0057b7          	lui	a5,0x1c005
1c002f26:	c6c78793          	addi	a5,a5,-916 # 1c004c6c <__rt_i2c>
1c002f2a:	00078223          	sb	zero,4(a5)
1c002f2e:	00078a23          	sb	zero,20(a5)
  }
}
1c002f32:	8082                	ret

1c002f34 <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c002f34:	3a800793          	li	a5,936
1c002f38:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c002f3c:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c002f40:	0207aa23          	sw	zero,52(a5)
}
1c002f44:	8082                	ret

1c002f46 <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c002f46:	1c0057b7          	lui	a5,0x1c005
1c002f4a:	ed478793          	addi	a5,a5,-300 # 1c004ed4 <__rt_spim_open_count>
1c002f4e:	0007a023          	sw	zero,0(a5)
1c002f52:	0007a223          	sw	zero,4(a5)
  }
}
1c002f56:	8082                	ret

1c002f58 <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c002f58:	1c0057b7          	lui	a5,0x1c005
1c002f5c:	ee07a023          	sw	zero,-288(a5) # 1c004ee0 <__rt_io_pending_flush>
1c002f60:	00052c23          	sw	zero,24(a0)
1c002f64:	8082                	ret

1c002f66 <__rt_io_uart_wait_req>:
1c002f66:	1141                	addi	sp,sp,-16
1c002f68:	c226                	sw	s1,4(sp)
1c002f6a:	84aa                	mv	s1,a0
1c002f6c:	c606                	sw	ra,12(sp)
1c002f6e:	c422                	sw	s0,8(sp)
1c002f70:	c04a                	sw	s2,0(sp)
1c002f72:	30047973          	csrrci	s2,mstatus,8
1c002f76:	1c005437          	lui	s0,0x1c005
1c002f7a:	edc40413          	addi	s0,s0,-292 # 1c004edc <__rt_io_event_current>
1c002f7e:	4008                	lw	a0,0(s0)
1c002f80:	c509                	beqz	a0,1c002f8a <__rt_io_uart_wait_req+0x24>
1c002f82:	dc6fe0ef          	jal	ra,1c001548 <rt_event_wait>
1c002f86:	00042023          	sw	zero,0(s0)
1c002f8a:	4785                	li	a5,1
1c002f8c:	08f48023          	sb	a5,128(s1)
1c002f90:	0814c783          	lbu	a5,129(s1)
1c002f94:	00201737          	lui	a4,0x201
1c002f98:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002f9c:	04078793          	addi	a5,a5,64
1c002fa0:	07da                	slli	a5,a5,0x16
1c002fa2:	0007e723          	p.sw	zero,a4(a5)
1c002fa6:	30091073          	csrw	mstatus,s2
1c002faa:	40b2                	lw	ra,12(sp)
1c002fac:	4422                	lw	s0,8(sp)
1c002fae:	4492                	lw	s1,4(sp)
1c002fb0:	4902                	lw	s2,0(sp)
1c002fb2:	0141                	addi	sp,sp,16
1c002fb4:	8082                	ret

1c002fb6 <__rt_do_putc_host>:
1c002fb6:	1c005737          	lui	a4,0x1c005
1c002fba:	ee470793          	addi	a5,a4,-284 # 1c004ee4 <__rt_putc_host_buffer_index>
1c002fbe:	4390                	lw	a2,0(a5)
1c002fc0:	ee470713          	addi	a4,a4,-284
1c002fc4:	00160693          	addi	a3,a2,1
1c002fc8:	c394                	sw	a3,0(a5)
1c002fca:	1c0057b7          	lui	a5,0x1c005
1c002fce:	c8c78593          	addi	a1,a5,-884 # 1c004c8c <__rt_putc_host_buffer>
1c002fd2:	00a5c623          	p.sb	a0,a2(a1)
1c002fd6:	07f00593          	li	a1,127
1c002fda:	c8c78613          	addi	a2,a5,-884
1c002fde:	00b68463          	beq	a3,a1,1c002fe6 <__rt_do_putc_host+0x30>
1c002fe2:	00a53963          	p.bneimm	a0,10,1c002ff4 <__rt_do_putc_host+0x3e>
1c002fe6:	c8c78513          	addi	a0,a5,-884
1c002fea:	000646a3          	p.sb	zero,a3(a2)
1c002fee:	00072023          	sw	zero,0(a4)
1c002ff2:	abf1                	j	1c0035ce <semihost_write0>
1c002ff4:	8082                	ret

1c002ff6 <__rt_io_start>:
1c002ff6:	1101                	addi	sp,sp,-32
1c002ff8:	0028                	addi	a0,sp,8
1c002ffa:	ce06                	sw	ra,28(sp)
1c002ffc:	cc22                	sw	s0,24(sp)
1c002ffe:	324010ef          	jal	ra,1c004322 <rt_uart_conf_init>
1c003002:	4585                	li	a1,1
1c003004:	4501                	li	a0,0
1c003006:	be0fe0ef          	jal	ra,1c0013e6 <rt_event_alloc>
1c00300a:	547d                	li	s0,-1
1c00300c:	ed0d                	bnez	a0,1c003046 <__rt_io_start+0x50>
1c00300e:	1c0057b7          	lui	a5,0x1c005
1c003012:	bf07a783          	lw	a5,-1040(a5) # 1c004bf0 <__rt_iodev_uart_baudrate>
1c003016:	842a                	mv	s0,a0
1c003018:	1c005537          	lui	a0,0x1c005
1c00301c:	01c00593          	li	a1,28
1c003020:	e2c50513          	addi	a0,a0,-468 # 1c004e2c <__rt_io_event>
1c003024:	c43e                	sw	a5,8(sp)
1c003026:	b80fe0ef          	jal	ra,1c0013a6 <__rt_event_init>
1c00302a:	1c0057b7          	lui	a5,0x1c005
1c00302e:	ebc7a503          	lw	a0,-324(a5) # 1c004ebc <__rt_iodev_uart_channel>
1c003032:	4681                	li	a3,0
1c003034:	4601                	li	a2,0
1c003036:	002c                	addi	a1,sp,8
1c003038:	0511                	addi	a0,a0,4
1c00303a:	2f8010ef          	jal	ra,1c004332 <__rt_uart_open>
1c00303e:	1c0057b7          	lui	a5,0x1c005
1c003042:	eea7a423          	sw	a0,-280(a5) # 1c004ee8 <_rt_io_uart>
1c003046:	8522                	mv	a0,s0
1c003048:	40f2                	lw	ra,28(sp)
1c00304a:	4462                	lw	s0,24(sp)
1c00304c:	6105                	addi	sp,sp,32
1c00304e:	8082                	ret

1c003050 <rt_event_execute.isra.4.constprop.12>:
1c003050:	1141                	addi	sp,sp,-16
1c003052:	c606                	sw	ra,12(sp)
1c003054:	c422                	sw	s0,8(sp)
1c003056:	30047473          	csrrci	s0,mstatus,8
1c00305a:	4585                	li	a1,1
1c00305c:	01c00513          	li	a0,28
1c003060:	c5afe0ef          	jal	ra,1c0014ba <__rt_event_execute>
1c003064:	30041073          	csrw	mstatus,s0
1c003068:	40b2                	lw	ra,12(sp)
1c00306a:	4422                	lw	s0,8(sp)
1c00306c:	0141                	addi	sp,sp,16
1c00306e:	8082                	ret

1c003070 <__rt_io_lock>:
1c003070:	1c0057b7          	lui	a5,0x1c005
1c003074:	b387a783          	lw	a5,-1224(a5) # 1c004b38 <__hal_debug_struct+0x10>
1c003078:	cf81                	beqz	a5,1c003090 <__rt_io_lock+0x20>
1c00307a:	1c0057b7          	lui	a5,0x1c005
1c00307e:	ee87a783          	lw	a5,-280(a5) # 1c004ee8 <_rt_io_uart>
1c003082:	e799                	bnez	a5,1c003090 <__rt_io_lock+0x20>
1c003084:	1c0057b7          	lui	a5,0x1c005
1c003088:	bec7a783          	lw	a5,-1044(a5) # 1c004bec <__rt_iodev>
1c00308c:	0427b963          	p.bneimm	a5,2,1c0030de <__rt_io_lock+0x6e>
1c003090:	7135                	addi	sp,sp,-160
1c003092:	014027f3          	csrr	a5,uhartid
1c003096:	cf06                	sw	ra,156(sp)
1c003098:	ca5797b3          	p.extractu	a5,a5,5,5
1c00309c:	02000713          	li	a4,32
1c0030a0:	1b001537          	lui	a0,0x1b001
1c0030a4:	00e79963          	bne	a5,a4,1c0030b6 <__rt_io_lock+0x46>
1c0030a8:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c0030ac:	fb1fd0ef          	jal	ra,1c00105c <__rt_fc_lock>
1c0030b0:	40fa                	lw	ra,156(sp)
1c0030b2:	610d                	addi	sp,sp,160
1c0030b4:	8082                	ret
1c0030b6:	004c                	addi	a1,sp,4
1c0030b8:	c0c50513          	addi	a0,a0,-1012
1c0030bc:	806fe0ef          	jal	ra,1c0010c2 <__rt_fc_cluster_lock>
1c0030c0:	4689                	li	a3,2
1c0030c2:	00204737          	lui	a4,0x204
1c0030c6:	08c14783          	lbu	a5,140(sp)
1c0030ca:	0ff7f793          	andi	a5,a5,255
1c0030ce:	f3ed                	bnez	a5,1c0030b0 <__rt_io_lock+0x40>
1c0030d0:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0030d4:	03c76783          	p.elw	a5,60(a4)
1c0030d8:	00d72223          	sw	a3,4(a4)
1c0030dc:	b7ed                	j	1c0030c6 <__rt_io_lock+0x56>
1c0030de:	8082                	ret

1c0030e0 <__rt_putc_host_cluster_req>:
1c0030e0:	1141                	addi	sp,sp,-16
1c0030e2:	c422                	sw	s0,8(sp)
1c0030e4:	c606                	sw	ra,12(sp)
1c0030e6:	842a                	mv	s0,a0
1c0030e8:	08954503          	lbu	a0,137(a0)
1c0030ec:	35e9                	jal	1c002fb6 <__rt_do_putc_host>
1c0030ee:	08844783          	lbu	a5,136(s0)
1c0030f2:	4705                	li	a4,1
1c0030f4:	08e42223          	sw	a4,132(s0)
1c0030f8:	00201737          	lui	a4,0x201
1c0030fc:	40b2                	lw	ra,12(sp)
1c0030fe:	4422                	lw	s0,8(sp)
1c003100:	04078793          	addi	a5,a5,64
1c003104:	07da                	slli	a5,a5,0x16
1c003106:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00310a:	0007e723          	p.sw	zero,a4(a5)
1c00310e:	0141                	addi	sp,sp,16
1c003110:	8082                	ret

1c003112 <__rt_io_unlock>:
1c003112:	1c0057b7          	lui	a5,0x1c005
1c003116:	b387a783          	lw	a5,-1224(a5) # 1c004b38 <__hal_debug_struct+0x10>
1c00311a:	cf81                	beqz	a5,1c003132 <__rt_io_unlock+0x20>
1c00311c:	1c0057b7          	lui	a5,0x1c005
1c003120:	ee87a783          	lw	a5,-280(a5) # 1c004ee8 <_rt_io_uart>
1c003124:	e799                	bnez	a5,1c003132 <__rt_io_unlock+0x20>
1c003126:	1c0057b7          	lui	a5,0x1c005
1c00312a:	bec7a783          	lw	a5,-1044(a5) # 1c004bec <__rt_iodev>
1c00312e:	0427b963          	p.bneimm	a5,2,1c003180 <__rt_io_unlock+0x6e>
1c003132:	7135                	addi	sp,sp,-160
1c003134:	014027f3          	csrr	a5,uhartid
1c003138:	cf06                	sw	ra,156(sp)
1c00313a:	ca5797b3          	p.extractu	a5,a5,5,5
1c00313e:	02000713          	li	a4,32
1c003142:	1b001537          	lui	a0,0x1b001
1c003146:	00e79963          	bne	a5,a4,1c003158 <__rt_io_unlock+0x46>
1c00314a:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00314e:	f41fd0ef          	jal	ra,1c00108e <__rt_fc_unlock>
1c003152:	40fa                	lw	ra,156(sp)
1c003154:	610d                	addi	sp,sp,160
1c003156:	8082                	ret
1c003158:	004c                	addi	a1,sp,4
1c00315a:	c0c50513          	addi	a0,a0,-1012
1c00315e:	f9dfd0ef          	jal	ra,1c0010fa <__rt_fc_cluster_unlock>
1c003162:	4689                	li	a3,2
1c003164:	00204737          	lui	a4,0x204
1c003168:	08c14783          	lbu	a5,140(sp)
1c00316c:	0ff7f793          	andi	a5,a5,255
1c003170:	f3ed                	bnez	a5,1c003152 <__rt_io_unlock+0x40>
1c003172:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003176:	03c76783          	p.elw	a5,60(a4)
1c00317a:	00d72223          	sw	a3,4(a4)
1c00317e:	b7ed                	j	1c003168 <__rt_io_unlock+0x56>
1c003180:	8082                	ret

1c003182 <__rt_io_uart_flush.constprop.11>:
1c003182:	7171                	addi	sp,sp,-176
1c003184:	d522                	sw	s0,168(sp)
1c003186:	d706                	sw	ra,172(sp)
1c003188:	d326                	sw	s1,164(sp)
1c00318a:	d14a                	sw	s2,160(sp)
1c00318c:	cf4e                	sw	s3,156(sp)
1c00318e:	cd52                	sw	s4,152(sp)
1c003190:	1c005437          	lui	s0,0x1c005
1c003194:	ee042783          	lw	a5,-288(s0) # 1c004ee0 <__rt_io_pending_flush>
1c003198:	ee040993          	addi	s3,s0,-288
1c00319c:	ebbd                	bnez	a5,1c003212 <__rt_io_uart_flush.constprop.11+0x90>
1c00319e:	1c005637          	lui	a2,0x1c005
1c0031a2:	b2860793          	addi	a5,a2,-1240 # 1c004b28 <__hal_debug_struct>
1c0031a6:	4f80                	lw	s0,24(a5)
1c0031a8:	b2860a13          	addi	s4,a2,-1240
1c0031ac:	c839                	beqz	s0,1c003202 <__rt_io_uart_flush.constprop.11+0x80>
1c0031ae:	1c005737          	lui	a4,0x1c005
1c0031b2:	014027f3          	csrr	a5,uhartid
1c0031b6:	ee872483          	lw	s1,-280(a4) # 1c004ee8 <_rt_io_uart>
1c0031ba:	ca5797b3          	p.extractu	a5,a5,5,5
1c0031be:	02000713          	li	a4,32
1c0031c2:	1c005937          	lui	s2,0x1c005
1c0031c6:	04e79c63          	bne	a5,a4,1c00321e <__rt_io_uart_flush.constprop.11+0x9c>
1c0031ca:	1c0035b7          	lui	a1,0x1c003
1c0031ce:	4785                	li	a5,1
1c0031d0:	b2860613          	addi	a2,a2,-1240
1c0031d4:	f5858593          	addi	a1,a1,-168 # 1c002f58 <__rt_io_end_of_flush>
1c0031d8:	4501                	li	a0,0
1c0031da:	00f9a023          	sw	a5,0(s3)
1c0031de:	a7cfe0ef          	jal	ra,1c00145a <rt_event_get>
1c0031e2:	40cc                	lw	a1,4(s1)
1c0031e4:	87aa                	mv	a5,a0
1c0031e6:	4701                	li	a4,0
1c0031e8:	0586                	slli	a1,a1,0x1
1c0031ea:	86a2                	mv	a3,s0
1c0031ec:	b4490613          	addi	a2,s2,-1212 # 1c004b44 <__hal_debug_struct+0x1c>
1c0031f0:	0585                	addi	a1,a1,1
1c0031f2:	4501                	li	a0,0
1c0031f4:	f5cfe0ef          	jal	ra,1c001950 <rt_periph_copy>
1c0031f8:	3f29                	jal	1c003112 <__rt_io_unlock>
1c0031fa:	0009a783          	lw	a5,0(s3)
1c0031fe:	ef91                	bnez	a5,1c00321a <__rt_io_uart_flush.constprop.11+0x98>
1c003200:	3d85                	jal	1c003070 <__rt_io_lock>
1c003202:	50ba                	lw	ra,172(sp)
1c003204:	542a                	lw	s0,168(sp)
1c003206:	549a                	lw	s1,164(sp)
1c003208:	590a                	lw	s2,160(sp)
1c00320a:	49fa                	lw	s3,156(sp)
1c00320c:	4a6a                	lw	s4,152(sp)
1c00320e:	614d                	addi	sp,sp,176
1c003210:	8082                	ret
1c003212:	3701                	jal	1c003112 <__rt_io_unlock>
1c003214:	3d35                	jal	1c003050 <rt_event_execute.isra.4.constprop.12>
1c003216:	3da9                	jal	1c003070 <__rt_io_lock>
1c003218:	bfb5                	j	1c003194 <__rt_io_uart_flush.constprop.11+0x12>
1c00321a:	3d1d                	jal	1c003050 <rt_event_execute.isra.4.constprop.12>
1c00321c:	bff9                	j	1c0031fa <__rt_io_uart_flush.constprop.11+0x78>
1c00321e:	868a                	mv	a3,sp
1c003220:	8622                	mv	a2,s0
1c003222:	b4490593          	addi	a1,s2,-1212
1c003226:	8526                	mv	a0,s1
1c003228:	1de010ef          	jal	ra,1c004406 <rt_uart_cluster_write>
1c00322c:	4689                	li	a3,2
1c00322e:	00204737          	lui	a4,0x204
1c003232:	08c14783          	lbu	a5,140(sp)
1c003236:	0ff7f793          	andi	a5,a5,255
1c00323a:	c781                	beqz	a5,1c003242 <__rt_io_uart_flush.constprop.11+0xc0>
1c00323c:	000a2c23          	sw	zero,24(s4)
1c003240:	b7c9                	j	1c003202 <__rt_io_uart_flush.constprop.11+0x80>
1c003242:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003246:	03c76783          	p.elw	a5,60(a4)
1c00324a:	00d72223          	sw	a3,4(a4)
1c00324e:	b7d5                	j	1c003232 <__rt_io_uart_flush.constprop.11+0xb0>

1c003250 <__rt_io_uart_wait_pending>:
1c003250:	7135                	addi	sp,sp,-160
1c003252:	cd22                	sw	s0,152(sp)
1c003254:	cf06                	sw	ra,156(sp)
1c003256:	1c005437          	lui	s0,0x1c005
1c00325a:	ee042783          	lw	a5,-288(s0) # 1c004ee0 <__rt_io_pending_flush>
1c00325e:	eb85                	bnez	a5,1c00328e <__rt_io_uart_wait_pending+0x3e>
1c003260:	1c005437          	lui	s0,0x1c005
1c003264:	edc40413          	addi	s0,s0,-292 # 1c004edc <__rt_io_event_current>
1c003268:	4008                	lw	a0,0(s0)
1c00326a:	cd11                	beqz	a0,1c003286 <__rt_io_uart_wait_pending+0x36>
1c00326c:	014027f3          	csrr	a5,uhartid
1c003270:	8795                	srai	a5,a5,0x5
1c003272:	f267b7b3          	p.bclr	a5,a5,25,6
1c003276:	02000713          	li	a4,32
1c00327a:	00e79e63          	bne	a5,a4,1c003296 <__rt_io_uart_wait_pending+0x46>
1c00327e:	acafe0ef          	jal	ra,1c001548 <rt_event_wait>
1c003282:	00042023          	sw	zero,0(s0)
1c003286:	40fa                	lw	ra,156(sp)
1c003288:	446a                	lw	s0,152(sp)
1c00328a:	610d                	addi	sp,sp,160
1c00328c:	8082                	ret
1c00328e:	3551                	jal	1c003112 <__rt_io_unlock>
1c003290:	33c1                	jal	1c003050 <rt_event_execute.isra.4.constprop.12>
1c003292:	3bf9                	jal	1c003070 <__rt_io_lock>
1c003294:	b7d9                	j	1c00325a <__rt_io_uart_wait_pending+0xa>
1c003296:	08f106a3          	sb	a5,141(sp)
1c00329a:	1c0037b7          	lui	a5,0x1c003
1c00329e:	f6678793          	addi	a5,a5,-154 # 1c002f66 <__rt_io_uart_wait_req>
1c0032a2:	4705                	li	a4,1
1c0032a4:	c83e                	sw	a5,16(sp)
1c0032a6:	0068                	addi	a0,sp,12
1c0032a8:	1c0057b7          	lui	a5,0x1c005
1c0032ac:	e4e7a823          	sw	a4,-432(a5) # 1c004e50 <__rt_io_event+0x24>
1c0032b0:	08010623          	sb	zero,140(sp)
1c0032b4:	d802                	sw	zero,48(sp)
1c0032b6:	da02                	sw	zero,52(sp)
1c0032b8:	ca2a                	sw	a0,20(sp)
1c0032ba:	81cff0ef          	jal	ra,1c0022d6 <__rt_cluster_push_fc_event>
1c0032be:	4689                	li	a3,2
1c0032c0:	00204737          	lui	a4,0x204
1c0032c4:	08c14783          	lbu	a5,140(sp)
1c0032c8:	0ff7f793          	andi	a5,a5,255
1c0032cc:	ffcd                	bnez	a5,1c003286 <__rt_io_uart_wait_pending+0x36>
1c0032ce:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0032d2:	03c76783          	p.elw	a5,60(a4)
1c0032d6:	00d72223          	sw	a3,4(a4)
1c0032da:	b7ed                	j	1c0032c4 <__rt_io_uart_wait_pending+0x74>

1c0032dc <__rt_io_stop>:
1c0032dc:	1141                	addi	sp,sp,-16
1c0032de:	c422                	sw	s0,8(sp)
1c0032e0:	1c005437          	lui	s0,0x1c005
1c0032e4:	c606                	sw	ra,12(sp)
1c0032e6:	ee840413          	addi	s0,s0,-280 # 1c004ee8 <_rt_io_uart>
1c0032ea:	379d                	jal	1c003250 <__rt_io_uart_wait_pending>
1c0032ec:	4008                	lw	a0,0(s0)
1c0032ee:	4581                	li	a1,0
1c0032f0:	0ca010ef          	jal	ra,1c0043ba <rt_uart_close>
1c0032f4:	40b2                	lw	ra,12(sp)
1c0032f6:	00042023          	sw	zero,0(s0)
1c0032fa:	4422                	lw	s0,8(sp)
1c0032fc:	4501                	li	a0,0
1c0032fe:	0141                	addi	sp,sp,16
1c003300:	8082                	ret

1c003302 <memset>:
1c003302:	962a                	add	a2,a2,a0
1c003304:	87aa                	mv	a5,a0
1c003306:	00c79363          	bne	a5,a2,1c00330c <memset+0xa>
1c00330a:	8082                	ret
1c00330c:	00b780ab          	p.sb	a1,1(a5!)
1c003310:	bfdd                	j	1c003306 <memset+0x4>

1c003312 <strchr>:
1c003312:	0ff5f593          	andi	a1,a1,255
1c003316:	00054703          	lbu	a4,0(a0)
1c00331a:	87aa                	mv	a5,a0
1c00331c:	0505                	addi	a0,a0,1
1c00331e:	00b70563          	beq	a4,a1,1c003328 <strchr+0x16>
1c003322:	fb75                	bnez	a4,1c003316 <strchr+0x4>
1c003324:	c191                	beqz	a1,1c003328 <strchr+0x16>
1c003326:	4781                	li	a5,0
1c003328:	853e                	mv	a0,a5
1c00332a:	8082                	ret

1c00332c <__rt_putc_debug_bridge>:
1c00332c:	1141                	addi	sp,sp,-16
1c00332e:	c422                	sw	s0,8(sp)
1c003330:	1c005437          	lui	s0,0x1c005
1c003334:	c226                	sw	s1,4(sp)
1c003336:	c606                	sw	ra,12(sp)
1c003338:	84aa                	mv	s1,a0
1c00333a:	b2840413          	addi	s0,s0,-1240 # 1c004b28 <__hal_debug_struct>
1c00333e:	485c                	lw	a5,20(s0)
1c003340:	c791                	beqz	a5,1c00334c <__rt_putc_debug_bridge+0x20>
1c003342:	06400513          	li	a0,100
1c003346:	c6cfe0ef          	jal	ra,1c0017b2 <rt_time_wait_us>
1c00334a:	bfd5                	j	1c00333e <__rt_putc_debug_bridge+0x12>
1c00334c:	4c1c                	lw	a5,24(s0)
1c00334e:	00178713          	addi	a4,a5,1
1c003352:	97a2                	add	a5,a5,s0
1c003354:	00978e23          	sb	s1,28(a5)
1c003358:	cc18                	sw	a4,24(s0)
1c00335a:	4c14                	lw	a3,24(s0)
1c00335c:	08000793          	li	a5,128
1c003360:	00f68463          	beq	a3,a5,1c003368 <__rt_putc_debug_bridge+0x3c>
1c003364:	00a4b663          	p.bneimm	s1,10,1c003370 <__rt_putc_debug_bridge+0x44>
1c003368:	c701                	beqz	a4,1c003370 <__rt_putc_debug_bridge+0x44>
1c00336a:	c858                	sw	a4,20(s0)
1c00336c:	00042c23          	sw	zero,24(s0)
1c003370:	4c1c                	lw	a5,24(s0)
1c003372:	e799                	bnez	a5,1c003380 <__rt_putc_debug_bridge+0x54>
1c003374:	4422                	lw	s0,8(sp)
1c003376:	40b2                	lw	ra,12(sp)
1c003378:	4492                	lw	s1,4(sp)
1c00337a:	0141                	addi	sp,sp,16
1c00337c:	f4ffd06f          	j	1c0012ca <__rt_bridge_printf_flush>
1c003380:	40b2                	lw	ra,12(sp)
1c003382:	4422                	lw	s0,8(sp)
1c003384:	4492                	lw	s1,4(sp)
1c003386:	0141                	addi	sp,sp,16
1c003388:	8082                	ret

1c00338a <__rt_putc_uart>:
1c00338a:	1101                	addi	sp,sp,-32
1c00338c:	c62a                	sw	a0,12(sp)
1c00338e:	ce06                	sw	ra,28(sp)
1c003390:	35c1                	jal	1c003250 <__rt_io_uart_wait_pending>
1c003392:	1c0057b7          	lui	a5,0x1c005
1c003396:	b2878793          	addi	a5,a5,-1240 # 1c004b28 <__hal_debug_struct>
1c00339a:	4f94                	lw	a3,24(a5)
1c00339c:	4532                	lw	a0,12(sp)
1c00339e:	00168713          	addi	a4,a3,1
1c0033a2:	cf98                	sw	a4,24(a5)
1c0033a4:	97b6                	add	a5,a5,a3
1c0033a6:	00a78e23          	sb	a0,28(a5)
1c0033aa:	08000793          	li	a5,128
1c0033ae:	00f70463          	beq	a4,a5,1c0033b6 <__rt_putc_uart+0x2c>
1c0033b2:	00a53563          	p.bneimm	a0,10,1c0033bc <__rt_putc_uart+0x32>
1c0033b6:	40f2                	lw	ra,28(sp)
1c0033b8:	6105                	addi	sp,sp,32
1c0033ba:	b3e1                	j	1c003182 <__rt_io_uart_flush.constprop.11>
1c0033bc:	40f2                	lw	ra,28(sp)
1c0033be:	6105                	addi	sp,sp,32
1c0033c0:	8082                	ret

1c0033c2 <tfp_putc.isra.9>:
1c0033c2:	1c0057b7          	lui	a5,0x1c005
1c0033c6:	bec7a783          	lw	a5,-1044(a5) # 1c004bec <__rt_iodev>
1c0033ca:	7135                	addi	sp,sp,-160
1c0033cc:	cf06                	sw	ra,156(sp)
1c0033ce:	0427bf63          	p.bneimm	a5,2,1c00342c <tfp_putc.isra.9+0x6a>
1c0033d2:	014027f3          	csrr	a5,uhartid
1c0033d6:	8795                	srai	a5,a5,0x5
1c0033d8:	f267b7b3          	p.bclr	a5,a5,25,6
1c0033dc:	02000713          	li	a4,32
1c0033e0:	00e79763          	bne	a5,a4,1c0033ee <tfp_putc.isra.9+0x2c>
1c0033e4:	bd3ff0ef          	jal	ra,1c002fb6 <__rt_do_putc_host>
1c0033e8:	40fa                	lw	ra,156(sp)
1c0033ea:	610d                	addi	sp,sp,160
1c0033ec:	8082                	ret
1c0033ee:	08f10623          	sb	a5,140(sp)
1c0033f2:	1c0037b7          	lui	a5,0x1c003
1c0033f6:	4705                	li	a4,1
1c0033f8:	0e078793          	addi	a5,a5,224 # 1c0030e0 <__rt_putc_host_cluster_req>
1c0033fc:	08a106a3          	sb	a0,141(sp)
1c003400:	0048                	addi	a0,sp,4
1c003402:	d63a                	sw	a4,44(sp)
1c003404:	c43e                	sw	a5,8(sp)
1c003406:	c502                	sw	zero,136(sp)
1c003408:	ce02                	sw	zero,28(sp)
1c00340a:	c62a                	sw	a0,12(sp)
1c00340c:	00010c23          	sb	zero,24(sp)
1c003410:	ec7fe0ef          	jal	ra,1c0022d6 <__rt_cluster_push_fc_event>
1c003414:	4709                	li	a4,2
1c003416:	002047b7          	lui	a5,0x204
1c00341a:	46aa                	lw	a3,136(sp)
1c00341c:	f6f1                	bnez	a3,1c0033e8 <tfp_putc.isra.9+0x26>
1c00341e:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c003422:	03c7e683          	p.elw	a3,60(a5)
1c003426:	00e7a223          	sw	a4,4(a5)
1c00342a:	bfc5                	j	1c00341a <tfp_putc.isra.9+0x58>
1c00342c:	1c0057b7          	lui	a5,0x1c005
1c003430:	ee87a783          	lw	a5,-280(a5) # 1c004ee8 <_rt_io_uart>
1c003434:	c399                	beqz	a5,1c00343a <tfp_putc.isra.9+0x78>
1c003436:	3f91                	jal	1c00338a <__rt_putc_uart>
1c003438:	bf45                	j	1c0033e8 <tfp_putc.isra.9+0x26>
1c00343a:	1c0057b7          	lui	a5,0x1c005
1c00343e:	b387a783          	lw	a5,-1224(a5) # 1c004b38 <__hal_debug_struct+0x10>
1c003442:	c395                	beqz	a5,1c003466 <tfp_putc.isra.9+0xa4>
1c003444:	014027f3          	csrr	a5,uhartid
1c003448:	00379713          	slli	a4,a5,0x3
1c00344c:	1a1106b7          	lui	a3,0x1a110
1c003450:	ee873733          	p.bclr	a4,a4,23,8
1c003454:	9736                	add	a4,a4,a3
1c003456:	6689                	lui	a3,0x2
1c003458:	078a                	slli	a5,a5,0x2
1c00345a:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c00345e:	8ff5                	and	a5,a5,a3
1c003460:	00a767a3          	p.sw	a0,a5(a4)
1c003464:	b751                	j	1c0033e8 <tfp_putc.isra.9+0x26>
1c003466:	35d9                	jal	1c00332c <__rt_putc_debug_bridge>
1c003468:	b741                	j	1c0033e8 <tfp_putc.isra.9+0x26>

1c00346a <puts>:
1c00346a:	1141                	addi	sp,sp,-16
1c00346c:	c422                	sw	s0,8(sp)
1c00346e:	c606                	sw	ra,12(sp)
1c003470:	842a                	mv	s0,a0
1c003472:	bffff0ef          	jal	ra,1c003070 <__rt_io_lock>
1c003476:	0014450b          	p.lbu	a0,1(s0!)
1c00347a:	c119                	beqz	a0,1c003480 <puts+0x16>
1c00347c:	3799                	jal	1c0033c2 <tfp_putc.isra.9>
1c00347e:	bfe5                	j	1c003476 <puts+0xc>
1c003480:	4529                	li	a0,10
1c003482:	3781                	jal	1c0033c2 <tfp_putc.isra.9>
1c003484:	c8fff0ef          	jal	ra,1c003112 <__rt_io_unlock>
1c003488:	40b2                	lw	ra,12(sp)
1c00348a:	4422                	lw	s0,8(sp)
1c00348c:	4501                	li	a0,0
1c00348e:	0141                	addi	sp,sp,16
1c003490:	8082                	ret

1c003492 <fputc_locked>:
1c003492:	1141                	addi	sp,sp,-16
1c003494:	c422                	sw	s0,8(sp)
1c003496:	842a                	mv	s0,a0
1c003498:	0ff57513          	andi	a0,a0,255
1c00349c:	c606                	sw	ra,12(sp)
1c00349e:	3715                	jal	1c0033c2 <tfp_putc.isra.9>
1c0034a0:	8522                	mv	a0,s0
1c0034a2:	40b2                	lw	ra,12(sp)
1c0034a4:	4422                	lw	s0,8(sp)
1c0034a6:	0141                	addi	sp,sp,16
1c0034a8:	8082                	ret

1c0034aa <_prf_locked>:
1c0034aa:	1101                	addi	sp,sp,-32
1c0034ac:	ce06                	sw	ra,28(sp)
1c0034ae:	c02a                	sw	a0,0(sp)
1c0034b0:	c62e                	sw	a1,12(sp)
1c0034b2:	c432                	sw	a2,8(sp)
1c0034b4:	c236                	sw	a3,4(sp)
1c0034b6:	bbbff0ef          	jal	ra,1c003070 <__rt_io_lock>
1c0034ba:	4692                	lw	a3,4(sp)
1c0034bc:	4622                	lw	a2,8(sp)
1c0034be:	45b2                	lw	a1,12(sp)
1c0034c0:	4502                	lw	a0,0(sp)
1c0034c2:	24b5                	jal	1c00372e <_prf>
1c0034c4:	c02a                	sw	a0,0(sp)
1c0034c6:	c4dff0ef          	jal	ra,1c003112 <__rt_io_unlock>
1c0034ca:	40f2                	lw	ra,28(sp)
1c0034cc:	4502                	lw	a0,0(sp)
1c0034ce:	6105                	addi	sp,sp,32
1c0034d0:	8082                	ret

1c0034d2 <exit>:
1c0034d2:	1101                	addi	sp,sp,-32
1c0034d4:	cc22                	sw	s0,24(sp)
1c0034d6:	c84a                	sw	s2,16(sp)
1c0034d8:	c62a                	sw	a0,12(sp)
1c0034da:	ce06                	sw	ra,28(sp)
1c0034dc:	ca26                	sw	s1,20(sp)
1c0034de:	957fd0ef          	jal	ra,1c000e34 <__rt_deinit>
1c0034e2:	4532                	lw	a0,12(sp)
1c0034e4:	1a104437          	lui	s0,0x1a104
1c0034e8:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c0034ec:	c1f54933          	p.bset	s2,a0,0,31
1c0034f0:	0127a023          	sw	s2,0(a5)
1c0034f4:	1c0057b7          	lui	a5,0x1c005
1c0034f8:	bec7a783          	lw	a5,-1044(a5) # 1c004bec <__rt_iodev>
1c0034fc:	0027be63          	p.bneimm	a5,2,1c003518 <exit+0x46>
1c003500:	c519                	beqz	a0,1c00350e <exit+0x3c>
1c003502:	00020537          	lui	a0,0x20
1c003506:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c00350a:	20e9                	jal	1c0035d4 <semihost_exit>
1c00350c:	a001                	j	1c00350c <exit+0x3a>
1c00350e:	00020537          	lui	a0,0x20
1c003512:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c003516:	bfd5                	j	1c00350a <exit+0x38>
1c003518:	1c0054b7          	lui	s1,0x1c005
1c00351c:	b2848493          	addi	s1,s1,-1240 # 1c004b28 <__hal_debug_struct>
1c003520:	dabfd0ef          	jal	ra,1c0012ca <__rt_bridge_printf_flush>
1c003524:	0124a623          	sw	s2,12(s1)
1c003528:	d65fd0ef          	jal	ra,1c00128c <__rt_bridge_send_notif>
1c00352c:	449c                	lw	a5,8(s1)
1c00352e:	dff9                	beqz	a5,1c00350c <exit+0x3a>
1c003530:	07440413          	addi	s0,s0,116
1c003534:	401c                	lw	a5,0(s0)
1c003536:	83a5                	srli	a5,a5,0x9
1c003538:	f837b7b3          	p.bclr	a5,a5,28,3
1c00353c:	fe77bce3          	p.bneimm	a5,7,1c003534 <exit+0x62>
1c003540:	d6dfd0ef          	jal	ra,1c0012ac <__rt_bridge_clear_notif>
1c003544:	b7e1                	j	1c00350c <exit+0x3a>

1c003546 <abort>:
1c003546:	1141                	addi	sp,sp,-16
1c003548:	557d                	li	a0,-1
1c00354a:	c606                	sw	ra,12(sp)
1c00354c:	3759                	jal	1c0034d2 <exit>

1c00354e <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c00354e:	1c0057b7          	lui	a5,0x1c005
1c003552:	ee07a223          	sw	zero,-284(a5) # 1c004ee4 <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c003556:	1b0017b7          	lui	a5,0x1b001
1c00355a:	c0c78793          	addi	a5,a5,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00355e:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c003562:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c003566:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c00356a:	1c0057b7          	lui	a5,0x1c005
1c00356e:	ee07a423          	sw	zero,-280(a5) # 1c004ee8 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c003572:	1c0057b7          	lui	a5,0x1c005
1c003576:	ec07ae23          	sw	zero,-292(a5) # 1c004edc <__rt_io_event_current>
  return __rt_iodev;
1c00357a:	1c0057b7          	lui	a5,0x1c005

  if (rt_iodev() == RT_IODEV_UART)
1c00357e:	bec7a783          	lw	a5,-1044(a5) # 1c004bec <__rt_iodev>
1c003582:	0217be63          	p.bneimm	a5,1,1c0035be <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c003586:	1c0035b7          	lui	a1,0x1c003
{
1c00358a:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00358c:	4601                	li	a2,0
1c00358e:	ff658593          	addi	a1,a1,-10 # 1c002ff6 <__rt_io_start>
1c003592:	4501                	li	a0,0
{
1c003594:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c003596:	a37fd0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c00359a:	1c0035b7          	lui	a1,0x1c003
1c00359e:	2dc58593          	addi	a1,a1,732 # 1c0032dc <__rt_io_stop>
1c0035a2:	4601                	li	a2,0
1c0035a4:	4505                	li	a0,1
1c0035a6:	a27fd0ef          	jal	ra,1c000fcc <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c0035aa:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c0035ac:	1c0057b7          	lui	a5,0x1c005
1c0035b0:	ee07a023          	sw	zero,-288(a5) # 1c004ee0 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c0035b4:	4585                	li	a1,1
1c0035b6:	4501                	li	a0,0
}
1c0035b8:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c0035ba:	e2dfd06f          	j	1c0013e6 <rt_event_alloc>
1c0035be:	8082                	ret

1c0035c0 <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c0035c0:	01f01013          	slli	zero,zero,0x1f
1c0035c4:	00100073          	ebreak
1c0035c8:	40705013          	srai	zero,zero,0x7
1c0035cc:	8082                	ret

1c0035ce <semihost_write0>:
1c0035ce:	85aa                	mv	a1,a0
1c0035d0:	4511                	li	a0,4
1c0035d2:	b7fd                	j	1c0035c0 <__internal_semihost>

1c0035d4 <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c0035d4:	85aa                	mv	a1,a0
1c0035d6:	4561                	li	a0,24
1c0035d8:	b7e5                	j	1c0035c0 <__internal_semihost>

1c0035da <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c0035da:	7139                	addi	sp,sp,-64
1c0035dc:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0035de:	862a                	mv	a2,a0
1c0035e0:	1c003537          	lui	a0,0x1c003
{
1c0035e4:	d22e                	sw	a1,36(sp)
1c0035e6:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0035e8:	4589                	li	a1,2
	va_start(vargs, format);
1c0035ea:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0035ec:	49250513          	addi	a0,a0,1170 # 1c003492 <fputc_locked>
{
1c0035f0:	ce06                	sw	ra,28(sp)
1c0035f2:	d83a                	sw	a4,48(sp)
1c0035f4:	da3e                	sw	a5,52(sp)
1c0035f6:	dc42                	sw	a6,56(sp)
1c0035f8:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c0035fa:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0035fc:	357d                	jal	1c0034aa <_prf_locked>
	va_end(vargs);

	return r;
}
1c0035fe:	40f2                	lw	ra,28(sp)
1c003600:	6121                	addi	sp,sp,64
1c003602:	8082                	ret

1c003604 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c003604:	7179                	addi	sp,sp,-48
1c003606:	d422                	sw	s0,40(sp)
1c003608:	d226                	sw	s1,36(sp)
1c00360a:	ce4e                	sw	s3,28(sp)
1c00360c:	cc52                	sw	s4,24(sp)
1c00360e:	ca56                	sw	s5,20(sp)
1c003610:	c85a                	sw	s6,16(sp)
1c003612:	d606                	sw	ra,44(sp)
1c003614:	d04a                	sw	s2,32(sp)
1c003616:	c65e                	sw	s7,12(sp)
1c003618:	84aa                	mv	s1,a0
1c00361a:	89ae                	mv	s3,a1
1c00361c:	8a32                	mv	s4,a2
1c00361e:	8ab6                	mv	s5,a3
1c003620:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c003622:	4b25                	li	s6,9
		unsigned int d = n % base;
1c003624:	8656                	mv	a2,s5
1c003626:	4681                	li	a3,0
1c003628:	854e                	mv	a0,s3
1c00362a:	85d2                	mv	a1,s4
1c00362c:	a2cfd0ef          	jal	ra,1c000858 <__umoddi3>
		n /= base;
1c003630:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c003632:	892a                	mv	s2,a0
		n /= base;
1c003634:	8656                	mv	a2,s5
1c003636:	854e                	mv	a0,s3
1c003638:	4681                	li	a3,0
1c00363a:	ee3fc0ef          	jal	ra,1c00051c <__udivdi3>
1c00363e:	89aa                	mv	s3,a0
1c003640:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c003642:	02700713          	li	a4,39
1c003646:	012b6363          	bltu	s6,s2,1c00364c <_to_x+0x48>
1c00364a:	4701                	li	a4,0
1c00364c:	03090913          	addi	s2,s2,48
1c003650:	974a                	add	a4,a4,s2
1c003652:	00e40023          	sb	a4,0(s0)
	} while (n);
1c003656:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c003658:	00140793          	addi	a5,s0,1
	} while (n);
1c00365c:	e195                	bnez	a1,1c003680 <_to_x+0x7c>

	*buf = 0;
1c00365e:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c003662:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c003666:	0084ef63          	bltu	s1,s0,1c003684 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c00366a:	50b2                	lw	ra,44(sp)
1c00366c:	5422                	lw	s0,40(sp)
1c00366e:	5492                	lw	s1,36(sp)
1c003670:	5902                	lw	s2,32(sp)
1c003672:	49f2                	lw	s3,28(sp)
1c003674:	4a62                	lw	s4,24(sp)
1c003676:	4ad2                	lw	s5,20(sp)
1c003678:	4b42                	lw	s6,16(sp)
1c00367a:	4bb2                	lw	s7,12(sp)
1c00367c:	6145                	addi	sp,sp,48
1c00367e:	8082                	ret
1c003680:	843e                	mv	s0,a5
1c003682:	b74d                	j	1c003624 <_to_x+0x20>
		*buf = *start;
1c003684:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c003688:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c00368c:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c003690:	00f480ab          	p.sb	a5,1(s1!)
1c003694:	bfc9                	j	1c003666 <_to_x+0x62>

1c003696 <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c003696:	411c                	lw	a5,0(a0)
1c003698:	4154                	lw	a3,4(a0)
1c00369a:	fc17b733          	p.bclr	a4,a5,30,1
1c00369e:	01f69613          	slli	a2,a3,0x1f
1c0036a2:	8385                	srli	a5,a5,0x1
1c0036a4:	8fd1                	or	a5,a5,a2
1c0036a6:	97ba                	add	a5,a5,a4
1c0036a8:	8285                	srli	a3,a3,0x1
1c0036aa:	00e7b733          	sltu	a4,a5,a4
1c0036ae:	9736                	add	a4,a4,a3
1c0036b0:	c11c                	sw	a5,0(a0)
1c0036b2:	c158                	sw	a4,4(a0)
}
1c0036b4:	8082                	ret

1c0036b6 <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c0036b6:	4118                	lw	a4,0(a0)
1c0036b8:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0036ba:	4615                	li	a2,5
	rem += 2U;
1c0036bc:	00270793          	addi	a5,a4,2
1c0036c0:	00e7b733          	sltu	a4,a5,a4
1c0036c4:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0036c6:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c0036ca:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c0036ce:	01d71693          	slli	a3,a4,0x1d
1c0036d2:	0037d713          	srli	a4,a5,0x3
1c0036d6:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0036d8:	02c75733          	divu	a4,a4,a2
1c0036dc:	01d75693          	srli	a3,a4,0x1d
1c0036e0:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c0036e2:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c0036e6:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0036e8:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c0036ec:	973e                	add	a4,a4,a5
1c0036ee:	00f737b3          	sltu	a5,a4,a5
1c0036f2:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c0036f4:	c118                	sw	a4,0(a0)
1c0036f6:	c15c                	sw	a5,4(a0)
}
1c0036f8:	8082                	ret

1c0036fa <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c0036fa:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c0036fc:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c003700:	02f05563          	blez	a5,1c00372a <_get_digit+0x30>
		*digit_count -= 1;
1c003704:	17fd                	addi	a5,a5,-1
1c003706:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c003708:	411c                	lw	a5,0(a0)
1c00370a:	4729                	li	a4,10
1c00370c:	4150                	lw	a2,4(a0)
1c00370e:	02f706b3          	mul	a3,a4,a5
1c003712:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c003716:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c003718:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c00371c:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c003720:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c003724:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c003728:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c00372a:	853a                	mv	a0,a4
1c00372c:	8082                	ret

1c00372e <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c00372e:	7135                	addi	sp,sp,-160
1c003730:	c94a                	sw	s2,144(sp)
1c003732:	c74e                	sw	s3,140(sp)
1c003734:	c15a                	sw	s6,128(sp)
1c003736:	dede                	sw	s7,124(sp)
1c003738:	cf06                	sw	ra,156(sp)
1c00373a:	cd22                	sw	s0,152(sp)
1c00373c:	cb26                	sw	s1,148(sp)
1c00373e:	c552                	sw	s4,136(sp)
1c003740:	c356                	sw	s5,132(sp)
1c003742:	dce2                	sw	s8,120(sp)
1c003744:	dae6                	sw	s9,116(sp)
1c003746:	d8ea                	sw	s10,112(sp)
1c003748:	d6ee                	sw	s11,108(sp)
1c00374a:	8b2a                	mv	s6,a0
1c00374c:	8bae                	mv	s7,a1
1c00374e:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c003750:	4981                	li	s3,0

	while ((c = *format++)) {
1c003752:	00064503          	lbu	a0,0(a2)
1c003756:	00160c13          	addi	s8,a2,1
1c00375a:	c911                	beqz	a0,1c00376e <_prf+0x40>
		if (c != '%') {
1c00375c:	02500793          	li	a5,37
1c003760:	14f50563          	beq	a0,a5,1c0038aa <_prf+0x17c>
			PUTC(c);
1c003764:	85de                	mv	a1,s7
1c003766:	9b02                	jalr	s6
1c003768:	13f53fe3          	p.bneimm	a0,-1,1c0040a6 <_prf+0x978>
1c00376c:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c00376e:	40fa                	lw	ra,156(sp)
1c003770:	446a                	lw	s0,152(sp)
1c003772:	854e                	mv	a0,s3
1c003774:	44da                	lw	s1,148(sp)
1c003776:	494a                	lw	s2,144(sp)
1c003778:	49ba                	lw	s3,140(sp)
1c00377a:	4a2a                	lw	s4,136(sp)
1c00377c:	4a9a                	lw	s5,132(sp)
1c00377e:	4b0a                	lw	s6,128(sp)
1c003780:	5bf6                	lw	s7,124(sp)
1c003782:	5c66                	lw	s8,120(sp)
1c003784:	5cd6                	lw	s9,116(sp)
1c003786:	5d46                	lw	s10,112(sp)
1c003788:	5db6                	lw	s11,108(sp)
1c00378a:	610d                	addi	sp,sp,160
1c00378c:	8082                	ret
				switch (c) {
1c00378e:	108d8663          	beq	s11,s0,1c00389a <_prf+0x16c>
1c003792:	0fb46863          	bltu	s0,s11,1c003882 <_prf+0x154>
1c003796:	fc0d8ce3          	beqz	s11,1c00376e <_prf+0x40>
1c00379a:	0ecd8d63          	beq	s11,a2,1c003894 <_prf+0x166>
					fplus = true;
1c00379e:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c0037a0:	000c4d83          	lbu	s11,0(s8)
1c0037a4:	1c005737          	lui	a4,0x1c005
1c0037a8:	a8470513          	addi	a0,a4,-1404 # 1c004a84 <__clz_tab+0x338>
1c0037ac:	85ee                	mv	a1,s11
1c0037ae:	c232                	sw	a2,4(sp)
1c0037b0:	b63ff0ef          	jal	ra,1c003312 <strchr>
1c0037b4:	001c0a13          	addi	s4,s8,1
1c0037b8:	4612                	lw	a2,4(sp)
1c0037ba:	f971                	bnez	a0,1c00378e <_prf+0x60>
			if (c == '*') {
1c0037bc:	02a00713          	li	a4,42
1c0037c0:	10ed9563          	bne	s11,a4,1c0038ca <_prf+0x19c>
				width = va_arg(vargs, int);
1c0037c4:	00092c83          	lw	s9,0(s2)
1c0037c8:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c0037cc:	000cd663          	bgez	s9,1c0037d8 <_prf+0xaa>
					fminus = true;
1c0037d0:	4785                	li	a5,1
					width = -width;
1c0037d2:	41900cb3          	neg	s9,s9
					fminus = true;
1c0037d6:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c0037d8:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c0037dc:	893a                	mv	s2,a4
				c = *format++;
1c0037de:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c0037e2:	02e00713          	li	a4,46
			precision = -1;
1c0037e6:	547d                	li	s0,-1
			if (c == '.') {
1c0037e8:	00ed9f63          	bne	s11,a4,1c003806 <_prf+0xd8>
				if (c == '*') {
1c0037ec:	000a4703          	lbu	a4,0(s4)
1c0037f0:	02a00793          	li	a5,42
1c0037f4:	10f71e63          	bne	a4,a5,1c003910 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c0037f8:	00092403          	lw	s0,0(s2)
				c = *format++;
1c0037fc:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c0037fe:	0911                	addi	s2,s2,4
				c = *format++;
1c003800:	000a4d83          	lbu	s11,0(s4)
1c003804:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c003806:	1c005737          	lui	a4,0x1c005
1c00380a:	85ee                	mv	a1,s11
1c00380c:	a8c70513          	addi	a0,a4,-1396 # 1c004a8c <__clz_tab+0x340>
1c003810:	84ee                	mv	s1,s11
1c003812:	b01ff0ef          	jal	ra,1c003312 <strchr>
1c003816:	10050e63          	beqz	a0,1c003932 <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c00381a:	06c00693          	li	a3,108
				c = *format++;
1c00381e:	001a0c13          	addi	s8,s4,1
1c003822:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c003826:	0ed49963          	bne	s1,a3,1c003918 <_prf+0x1ea>
1c00382a:	009d9863          	bne	s11,s1,1c00383a <_prf+0x10c>
					c = *format++;
1c00382e:	001a4d83          	lbu	s11,1(s4)
1c003832:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c003836:	04c00493          	li	s1,76
			switch (c) {
1c00383a:	06700693          	li	a3,103
1c00383e:	17b6e263          	bltu	a3,s11,1c0039a2 <_prf+0x274>
1c003842:	06500693          	li	a3,101
1c003846:	32ddfc63          	bleu	a3,s11,1c003b7e <_prf+0x450>
1c00384a:	04700693          	li	a3,71
1c00384e:	0fb6e563          	bltu	a3,s11,1c003938 <_prf+0x20a>
1c003852:	04500713          	li	a4,69
1c003856:	32edf463          	bleu	a4,s11,1c003b7e <_prf+0x450>
1c00385a:	f00d8ae3          	beqz	s11,1c00376e <_prf+0x40>
1c00385e:	02500713          	li	a4,37
1c003862:	02ed8de3          	beq	s11,a4,1c00409c <_prf+0x96e>
				PUTC('%');
1c003866:	85de                	mv	a1,s7
1c003868:	02500513          	li	a0,37
1c00386c:	9b02                	jalr	s6
1c00386e:	eff52fe3          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
				PUTC(c);
1c003872:	85de                	mv	a1,s7
1c003874:	856e                	mv	a0,s11
1c003876:	9b02                	jalr	s6
1c003878:	eff52ae3          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
				count += 2;
1c00387c:	0989                	addi	s3,s3,2
1c00387e:	02b0006f          	j	1c0040a8 <_prf+0x97a>
				switch (c) {
1c003882:	039d8163          	beq	s11,s9,1c0038a4 <_prf+0x176>
1c003886:	009d8c63          	beq	s11,s1,1c00389e <_prf+0x170>
1c00388a:	f1ad9ae3          	bne	s11,s10,1c00379e <_prf+0x70>
					fplus = true;
1c00388e:	4705                	li	a4,1
1c003890:	c63a                	sw	a4,12(sp)
					break;
1c003892:	b731                	j	1c00379e <_prf+0x70>
					fspace = true;
1c003894:	4785                	li	a5,1
1c003896:	c83e                	sw	a5,16(sp)
					break;
1c003898:	b719                	j	1c00379e <_prf+0x70>
					falt = true;
1c00389a:	4a85                	li	s5,1
					break;
1c00389c:	b709                	j	1c00379e <_prf+0x70>
					fzero = true;
1c00389e:	4705                	li	a4,1
1c0038a0:	ce3a                	sw	a4,28(sp)
					break;
1c0038a2:	bdf5                	j	1c00379e <_prf+0x70>
					fminus = true;
1c0038a4:	4785                	li	a5,1
1c0038a6:	cc3e                	sw	a5,24(sp)
1c0038a8:	bddd                	j	1c00379e <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c0038aa:	ce02                	sw	zero,28(sp)
1c0038ac:	c802                	sw	zero,16(sp)
1c0038ae:	c602                	sw	zero,12(sp)
1c0038b0:	cc02                	sw	zero,24(sp)
1c0038b2:	4a81                	li	s5,0
				switch (c) {
1c0038b4:	02300413          	li	s0,35
1c0038b8:	02d00c93          	li	s9,45
1c0038bc:	03000493          	li	s1,48
1c0038c0:	02b00d13          	li	s10,43
1c0038c4:	02000613          	li	a2,32
1c0038c8:	bde1                	j	1c0037a0 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c0038ca:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c0038ce:	46a5                	li	a3,9
				width = 0;
1c0038d0:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c0038d2:	f0e6e8e3          	bltu	a3,a4,1c0037e2 <_prf+0xb4>
	while (isdigit(*p)) {
1c0038d6:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c0038d8:	4629                	li	a2,10
	while (isdigit(*p)) {
1c0038da:	8a62                	mv	s4,s8
1c0038dc:	001a4d8b          	p.lbu	s11,1(s4!)
1c0038e0:	fd0d8693          	addi	a3,s11,-48
1c0038e4:	eed76fe3          	bltu	a4,a3,1c0037e2 <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c0038e8:	87ee                	mv	a5,s11
1c0038ea:	42cc87b3          	p.mac	a5,s9,a2
1c0038ee:	8c52                	mv	s8,s4
1c0038f0:	fd078c93          	addi	s9,a5,-48
1c0038f4:	b7dd                	j	1c0038da <_prf+0x1ac>
1c0038f6:	42b407b3          	p.mac	a5,s0,a1
1c0038fa:	8a3a                	mv	s4,a4
1c0038fc:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c003900:	8752                	mv	a4,s4
1c003902:	0017478b          	p.lbu	a5,1(a4!)
1c003906:	fd078613          	addi	a2,a5,-48
1c00390a:	fec6f6e3          	bleu	a2,a3,1c0038f6 <_prf+0x1c8>
1c00390e:	bdcd                	j	1c003800 <_prf+0xd2>
	int i = 0;
1c003910:	4401                	li	s0,0
	while (isdigit(*p)) {
1c003912:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c003914:	45a9                	li	a1,10
1c003916:	b7ed                	j	1c003900 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c003918:	06800693          	li	a3,104
1c00391c:	f0d49fe3          	bne	s1,a3,1c00383a <_prf+0x10c>
1c003920:	f09d9de3          	bne	s11,s1,1c00383a <_prf+0x10c>
					c = *format++;
1c003924:	002a0c13          	addi	s8,s4,2
1c003928:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c00392c:	04800493          	li	s1,72
1c003930:	b729                	j	1c00383a <_prf+0x10c>
1c003932:	8c52                	mv	s8,s4
			i = 0;
1c003934:	4481                	li	s1,0
1c003936:	b711                	j	1c00383a <_prf+0x10c>
			switch (c) {
1c003938:	06300693          	li	a3,99
1c00393c:	12dd8a63          	beq	s11,a3,1c003a70 <_prf+0x342>
1c003940:	09b6e163          	bltu	a3,s11,1c0039c2 <_prf+0x294>
1c003944:	05800693          	li	a3,88
1c003948:	f0dd9fe3          	bne	s11,a3,1c003866 <_prf+0x138>
				switch (i) {
1c00394c:	06c00693          	li	a3,108
1c003950:	6cd48363          	beq	s1,a3,1c004016 <_prf+0x8e8>
1c003954:	07a00693          	li	a3,122
1c003958:	6ad48f63          	beq	s1,a3,1c004016 <_prf+0x8e8>
1c00395c:	04c00693          	li	a3,76
1c003960:	6ad49b63          	bne	s1,a3,1c004016 <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c003964:	091d                	addi	s2,s2,7
1c003966:	c4093933          	p.bclr	s2,s2,2,0
1c00396a:	00092583          	lw	a1,0(s2)
1c00396e:	00492603          	lw	a2,4(s2)
1c003972:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c003976:	06f00713          	li	a4,111
1c00397a:	00c4                	addi	s1,sp,68
1c00397c:	6aed9d63          	bne	s11,a4,1c004036 <_prf+0x908>
	if (alt_form) {
1c003980:	6a0a8163          	beqz	s5,1c004022 <_prf+0x8f4>
		*buf++ = '0';
1c003984:	03000793          	li	a5,48
1c003988:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c00398c:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c003990:	04510513          	addi	a0,sp,69
		if (!value) {
1c003994:	68079863          	bnez	a5,1c004024 <_prf+0x8f6>
			*buf++ = 0;
1c003998:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c00399c:	4901                	li	s2,0
			return 1;
1c00399e:	4d85                	li	s11,1
1c0039a0:	a069                	j	1c003a2a <_prf+0x2fc>
			switch (c) {
1c0039a2:	07000693          	li	a3,112
1c0039a6:	62dd8f63          	beq	s11,a3,1c003fe4 <_prf+0x8b6>
1c0039aa:	09b6e663          	bltu	a3,s11,1c003a36 <_prf+0x308>
1c0039ae:	06e00693          	li	a3,110
1c0039b2:	5edd8463          	beq	s11,a3,1c003f9a <_prf+0x86c>
1c0039b6:	f9b6ebe3          	bltu	a3,s11,1c00394c <_prf+0x21e>
1c0039ba:	06900693          	li	a3,105
1c0039be:	eadd94e3          	bne	s11,a3,1c003866 <_prf+0x138>
				switch (i) {
1c0039c2:	06c00793          	li	a5,108
1c0039c6:	18f48563          	beq	s1,a5,1c003b50 <_prf+0x422>
1c0039ca:	07a00793          	li	a5,122
1c0039ce:	18f48163          	beq	s1,a5,1c003b50 <_prf+0x422>
1c0039d2:	04c00793          	li	a5,76
1c0039d6:	16f49d63          	bne	s1,a5,1c003b50 <_prf+0x422>
					val = va_arg(vargs, long long);
1c0039da:	091d                	addi	s2,s2,7
1c0039dc:	c4093933          	p.bclr	s2,s2,2,0
1c0039e0:	00092583          	lw	a1,0(s2)
1c0039e4:	00492a83          	lw	s5,4(s2)
1c0039e8:	00890a13          	addi	s4,s2,8
1c0039ec:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c0039f0:	160ad763          	bgez	s5,1c003b5e <_prf+0x430>
		*buf++ = '-';
1c0039f4:	02d00793          	li	a5,45
		value = -value;
1c0039f8:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c0039fc:	04f10223          	sb	a5,68(sp)
		value = -value;
1c003a00:	41500633          	neg	a2,s5
1c003a04:	00b037b3          	snez	a5,a1
1c003a08:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c003a0a:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c003a0e:	854a                	mv	a0,s2
1c003a10:	46a9                	li	a3,10
1c003a12:	bf3ff0ef          	jal	ra,1c003604 <_to_x>
				if (fplus || fspace || val < 0) {
1c003a16:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c003a18:	954a                	add	a0,a0,s2
1c003a1a:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c003a1e:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c003a20:	e789                	bnez	a5,1c003a2a <_prf+0x2fc>
1c003a22:	4742                	lw	a4,16(sp)
1c003a24:	e319                	bnez	a4,1c003a2a <_prf+0x2fc>
1c003a26:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c003a2a:	04045c63          	bgez	s0,1c003a82 <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c003a2e:	4401                	li	s0,0
1c003a30:	4a81                	li	s5,0
1c003a32:	4681                	li	a3,0
1c003a34:	a401                	j	1c003c34 <_prf+0x506>
			switch (c) {
1c003a36:	07500693          	li	a3,117
1c003a3a:	f0dd89e3          	beq	s11,a3,1c00394c <_prf+0x21e>
1c003a3e:	07800693          	li	a3,120
1c003a42:	f0dd85e3          	beq	s11,a3,1c00394c <_prf+0x21e>
1c003a46:	07300713          	li	a4,115
1c003a4a:	e0ed9ee3          	bne	s11,a4,1c003866 <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c003a4e:	00490a13          	addi	s4,s2,4
1c003a52:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c003a56:	00045663          	bgez	s0,1c003a62 <_prf+0x334>
					precision = INT_MAX;
1c003a5a:	80000737          	lui	a4,0x80000
1c003a5e:	fff74413          	not	s0,a4
1c003a62:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c003a64:	4d81                	li	s11,0
1c003a66:	5bb41263          	bne	s0,s11,1c00400a <_prf+0x8dc>
1c003a6a:	4901                	li	s2,0
1c003a6c:	4401                	li	s0,0
1c003a6e:	a819                	j	1c003a84 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c003a70:	00092783          	lw	a5,0(s2)
1c003a74:	00490a13          	addi	s4,s2,4
				clen = 1;
1c003a78:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c003a7a:	04f10223          	sb	a5,68(sp)
				break;
1c003a7e:	4901                	li	s2,0
1c003a80:	4401                	li	s0,0
1c003a82:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c003a84:	41b40d33          	sub	s10,s0,s11
1c003a88:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c003a8a:	4401                	li	s0,0
1c003a8c:	4a81                	li	s5,0
1c003a8e:	4681                	li	a3,0
1c003a90:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c003a94:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c003a96:	01bd0633          	add	a2,s10,s11
1c003a9a:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c003a9e:	e701                	bnez	a4,1c003aa6 <_prf+0x378>
1c003aa0:	84e6                	mv	s1,s9
1c003aa2:	63904263          	bgtz	s9,1c0040c6 <_prf+0x998>
1c003aa6:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c003aaa:	62979463          	bne	a5,s1,1c0040d2 <_prf+0x9a4>
1c003aae:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c003ab0:	14fd                	addi	s1,s1,-1
1c003ab2:	63f4bc63          	p.bneimm	s1,-1,1c0040ea <_prf+0x9bc>
			clen -= prefix;
1c003ab6:	412d84b3          	sub	s1,s11,s2
1c003aba:	8726                	mv	a4,s1
			if (zero.predot) {
1c003abc:	c295                	beqz	a3,1c003ae0 <_prf+0x3b2>
				c = *cptr;
1c003abe:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c003ac2:	8dbe                	mv	s11,a5
1c003ac4:	00978833          	add	a6,a5,s1
1c003ac8:	4625                	li	a2,9
1c003aca:	fd050593          	addi	a1,a0,-48
1c003ace:	41b80733          	sub	a4,a6,s11
1c003ad2:	62b67863          	bleu	a1,a2,1c004102 <_prf+0x9d4>
1c003ad6:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c003ad8:	64061363          	bnez	a2,1c00411e <_prf+0x9f0>
				clen -= zero.predot;
1c003adc:	8f15                	sub	a4,a4,a3
1c003ade:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c003ae0:	020a8e63          	beqz	s5,1c003b1c <_prf+0x3ee>
1c003ae4:	8dbe                	mv	s11,a5
1c003ae6:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c003aea:	02e00613          	li	a2,46
					c = *cptr++;
1c003aee:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c003af2:	85de                	mv	a1,s7
1c003af4:	c232                	sw	a2,4(sp)
1c003af6:	8536                	mv	a0,a3
1c003af8:	c036                	sw	a3,0(sp)
1c003afa:	c442                	sw	a6,8(sp)
1c003afc:	9b02                	jalr	s6
1c003afe:	4612                	lw	a2,4(sp)
1c003b00:	4682                	lw	a3,0(sp)
1c003b02:	4822                	lw	a6,8(sp)
1c003b04:	c7f524e3          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
1c003b08:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c003b0c:	fec691e3          	bne	a3,a2,1c003aee <_prf+0x3c0>
1c003b10:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c003b12:	62d04563          	bgtz	a3,1c00413c <_prf+0xa0e>
				clen -= zero.postdot;
1c003b16:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c003b1a:	87ee                	mv	a5,s11
			if (zero.trail) {
1c003b1c:	c415                	beqz	s0,1c003b48 <_prf+0x41a>
				c = *cptr;
1c003b1e:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c003b22:	8dbe                	mv	s11,a5
1c003b24:	973e                	add	a4,a4,a5
1c003b26:	4625                	li	a2,9
1c003b28:	02e00693          	li	a3,46
1c003b2c:	fd050593          	addi	a1,a0,-48
1c003b30:	41b70ab3          	sub	s5,a4,s11
1c003b34:	62b67163          	bleu	a1,a2,1c004156 <_prf+0xa28>
1c003b38:	60d50f63          	beq	a0,a3,1c004156 <_prf+0xa28>
1c003b3c:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c003b3e:	62e04a63          	bgtz	a4,1c004172 <_prf+0xa44>
				clen -= zero.trail;
1c003b42:	408a8733          	sub	a4,s5,s0
1c003b46:	87ee                	mv	a5,s11
1c003b48:	843e                	mv	s0,a5
1c003b4a:	00e78ab3          	add	s5,a5,a4
1c003b4e:	a599                	j	1c004194 <_prf+0xa66>
					val = va_arg(vargs, int);
1c003b50:	00092583          	lw	a1,0(s2)
1c003b54:	00490a13          	addi	s4,s2,4
1c003b58:	41f5da93          	srai	s5,a1,0x1f
					break;
1c003b5c:	bd41                	j	1c0039ec <_prf+0x2be>
	} else if (fplus) {
1c003b5e:	47b2                	lw	a5,12(sp)
1c003b60:	c799                	beqz	a5,1c003b6e <_prf+0x440>
		*buf++ = '+';
1c003b62:	02b00793          	li	a5,43
		*buf++ = ' ';
1c003b66:	04f10223          	sb	a5,68(sp)
1c003b6a:	8656                	mv	a2,s5
1c003b6c:	bd79                	j	1c003a0a <_prf+0x2dc>
	} else if (fspace) {
1c003b6e:	4742                	lw	a4,16(sp)
1c003b70:	c701                	beqz	a4,1c003b78 <_prf+0x44a>
		*buf++ = ' ';
1c003b72:	02000793          	li	a5,32
1c003b76:	bfc5                	j	1c003b66 <_prf+0x438>
	} else if (fspace) {
1c003b78:	8656                	mv	a2,s5
1c003b7a:	896e                	mv	s2,s11
1c003b7c:	bd49                	j	1c003a0e <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c003b7e:	091d                	addi	s2,s2,7
1c003b80:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c003b84:	00092583          	lw	a1,0(s2)
1c003b88:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c003b8c:	800007b7          	lui	a5,0x80000
1c003b90:	0155d613          	srli	a2,a1,0x15
1c003b94:	00b69713          	slli	a4,a3,0xb
1c003b98:	8f51                	or	a4,a4,a2
1c003b9a:	fff7c793          	not	a5,a5
1c003b9e:	05ae                	slli	a1,a1,0xb
1c003ba0:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c003ba2:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c003ba6:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c003ba8:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c003bac:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c003bae:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c003bb2:	0806d863          	bgez	a3,1c003c42 <_prf+0x514>
		*buf++ = '-';
1c003bb6:	02d00693          	li	a3,45
		*buf++ = ' ';
1c003bba:	04d10223          	sb	a3,68(sp)
1c003bbe:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c003bc2:	7ff00693          	li	a3,2047
1c003bc6:	0cd91363          	bne	s2,a3,1c003c8c <_prf+0x55e>
		if (!fract) {
1c003bca:	8f4d                	or	a4,a4,a1
1c003bcc:	fbfd8793          	addi	a5,s11,-65
1c003bd0:	00348513          	addi	a0,s1,3
1c003bd4:	eb49                	bnez	a4,1c003c66 <_prf+0x538>
			if (isupper(c)) {
1c003bd6:	4765                	li	a4,25
1c003bd8:	06f76f63          	bltu	a4,a5,1c003c56 <_prf+0x528>
				*buf++ = 'I';
1c003bdc:	6795                	lui	a5,0x5
1c003bde:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c003be2:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c003be6:	04600793          	li	a5,70
		return buf - start;
1c003bea:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c003bee:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c003bf2:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c003bf6:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c003bfa:	4401                	li	s0,0
1c003bfc:	4a81                	li	s5,0
1c003bfe:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c003c00:	4732                	lw	a4,12(sp)
					prefix = 1;
1c003c02:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c003c04:	eb09                	bnez	a4,1c003c16 <_prf+0x4e8>
1c003c06:	47c2                	lw	a5,16(sp)
1c003c08:	e799                	bnez	a5,1c003c16 <_prf+0x4e8>
1c003c0a:	04414903          	lbu	s2,68(sp)
1c003c0e:	fd390913          	addi	s2,s2,-45
1c003c12:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c003c16:	1098                	addi	a4,sp,96
1c003c18:	012707b3          	add	a5,a4,s2
1c003c1c:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c003c20:	015684b3          	add	s1,a3,s5
1c003c24:	94a2                	add	s1,s1,s0
1c003c26:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c003c2a:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c003c2c:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c003c30:	46f66e63          	bltu	a2,a5,1c0040ac <_prf+0x97e>
			} else if (fzero) {
1c003c34:	47f2                	lw	a5,28(sp)
1c003c36:	46078b63          	beqz	a5,1c0040ac <_prf+0x97e>
				zero_head = width - clen;
1c003c3a:	41bc8d33          	sub	s10,s9,s11
1c003c3e:	00dc                	addi	a5,sp,68
1c003c40:	bd81                	j	1c003a90 <_prf+0x362>
	} else if (fplus) {
1c003c42:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c003c44:	02b00693          	li	a3,43
	} else if (fplus) {
1c003c48:	fbad                	bnez	a5,1c003bba <_prf+0x48c>
	} else if (fspace) {
1c003c4a:	47c2                	lw	a5,16(sp)
1c003c4c:	00c4                	addi	s1,sp,68
1c003c4e:	dbb5                	beqz	a5,1c003bc2 <_prf+0x494>
		*buf++ = ' ';
1c003c50:	02000693          	li	a3,32
1c003c54:	b79d                	j	1c003bba <_prf+0x48c>
				*buf++ = 'i';
1c003c56:	679d                	lui	a5,0x7
1c003c58:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c003c5c:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c003c60:	06600793          	li	a5,102
1c003c64:	b759                	j	1c003bea <_prf+0x4bc>
			if (isupper(c)) {
1c003c66:	4765                	li	a4,25
1c003c68:	00f76a63          	bltu	a4,a5,1c003c7c <_prf+0x54e>
				*buf++ = 'N';
1c003c6c:	6791                	lui	a5,0x4
1c003c6e:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c003c72:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c003c76:	04e00793          	li	a5,78
1c003c7a:	bf85                	j	1c003bea <_prf+0x4bc>
				*buf++ = 'n';
1c003c7c:	6799                	lui	a5,0x6
1c003c7e:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c003c82:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c003c86:	06e00793          	li	a5,110
1c003c8a:	b785                	j	1c003bea <_prf+0x4bc>
	if (c == 'F') {
1c003c8c:	04600693          	li	a3,70
1c003c90:	00dd9463          	bne	s11,a3,1c003c98 <_prf+0x56a>
		c = 'f';
1c003c94:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c003c98:	41f95613          	srai	a2,s2,0x1f
1c003c9c:	00b966b3          	or	a3,s2,a1
1c003ca0:	8e59                	or	a2,a2,a4
1c003ca2:	8ed1                	or	a3,a3,a2
1c003ca4:	1c068263          	beqz	a3,1c003e68 <_prf+0x73a>
		if (exp == 0) {
1c003ca8:	10090d63          	beqz	s2,1c003dc2 <_prf+0x694>
		fract |= HIGHBIT64;
1c003cac:	5752                	lw	a4,52(sp)
1c003cae:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c003cb2:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c003cb6:	8f5d                	or	a4,a4,a5
1c003cb8:	da3a                	sw	a4,52(sp)
1c003cba:	4d01                	li	s10,0
	while (exp <= -3) {
1c003cbc:	5779                	li	a4,-2
1c003cbe:	10e94f63          	blt	s2,a4,1c003ddc <_prf+0x6ae>
	while (exp > 0) {
1c003cc2:	17204663          	bgtz	s2,1c003e2e <_prf+0x700>
		_rlrshift(&fract);
1c003cc6:	1808                	addi	a0,sp,48
		exp++;
1c003cc8:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c003cca:	9cdff0ef          	jal	ra,1c003696 <_rlrshift>
	while (exp < (0 + 4)) {
1c003cce:	fe493ce3          	p.bneimm	s2,4,1c003cc6 <_prf+0x598>
	if (precision < 0) {
1c003cd2:	00045363          	bgez	s0,1c003cd8 <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c003cd6:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c003cd8:	0dfdf713          	andi	a4,s11,223
1c003cdc:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c003ce0:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c003ce2:	02d71563          	bne	a4,a3,1c003d0c <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c003ce6:	5775                	li	a4,-3
1c003ce8:	00ed4463          	blt	s10,a4,1c003cf0 <_prf+0x5c2>
1c003cec:	19a45163          	ble	s10,s0,1c003e6e <_prf+0x740>
			c += 'e' - 'g';
1c003cf0:	ffed8793          	addi	a5,s11,-2
1c003cf4:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c003cf8:	4c040e63          	beqz	s0,1c0041d4 <_prf+0xaa6>
				precision--;
1c003cfc:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c003cfe:	4c0a9b63          	bnez	s5,1c0041d4 <_prf+0xaa6>
1c003d02:	00802933          	sgtz	s2,s0
1c003d06:	0ff97913          	andi	s2,s2,255
1c003d0a:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c003d0c:	06600713          	li	a4,102
1c003d10:	4ced9363          	bne	s11,a4,1c0041d6 <_prf+0xaa8>
		exp = precision + decexp;
1c003d14:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c003d18:	06600d93          	li	s11,102
1c003d1c:	4a075f63          	bgez	a4,1c0041da <_prf+0xaac>
	digit_count = 16;
1c003d20:	4741                	li	a4,16
1c003d22:	d63a                	sw	a4,44(sp)
			exp = 0;
1c003d24:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c003d26:	4601                	li	a2,0
1c003d28:	080006b7          	lui	a3,0x8000
1c003d2c:	dc32                	sw	a2,56(sp)
1c003d2e:	de36                	sw	a3,60(sp)
	while (exp--) {
1c003d30:	197d                	addi	s2,s2,-1
1c003d32:	15f93563          	p.bneimm	s2,-1,1c003e7c <_prf+0x74e>
	fract += ltemp;
1c003d36:	5742                	lw	a4,48(sp)
1c003d38:	56e2                	lw	a3,56(sp)
1c003d3a:	5652                	lw	a2,52(sp)
1c003d3c:	55f2                	lw	a1,60(sp)
1c003d3e:	96ba                	add	a3,a3,a4
1c003d40:	00e6b733          	sltu	a4,a3,a4
1c003d44:	962e                	add	a2,a2,a1
1c003d46:	9732                	add	a4,a4,a2
1c003d48:	da3a                	sw	a4,52(sp)
1c003d4a:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c003d4c:	f6073733          	p.bclr	a4,a4,27,0
1c003d50:	cb01                	beqz	a4,1c003d60 <_prf+0x632>
		_ldiv5(&fract);
1c003d52:	1808                	addi	a0,sp,48
1c003d54:	963ff0ef          	jal	ra,1c0036b6 <_ldiv5>
		_rlrshift(&fract);
1c003d58:	1808                	addi	a0,sp,48
1c003d5a:	93dff0ef          	jal	ra,1c003696 <_rlrshift>
		decexp++;
1c003d5e:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c003d60:	06600713          	li	a4,102
1c003d64:	16ed9163          	bne	s11,a4,1c003ec6 <_prf+0x798>
		if (decexp > 0) {
1c003d68:	8926                	mv	s2,s1
1c003d6a:	13a04963          	bgtz	s10,1c003e9c <_prf+0x76e>
			*buf++ = '0';
1c003d6e:	03000713          	li	a4,48
1c003d72:	00e48023          	sb	a4,0(s1)
1c003d76:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c003d7a:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c003d7c:	120a8763          	beqz	s5,1c003eaa <_prf+0x77c>
			*buf++ = '.';
1c003d80:	02e00593          	li	a1,46
1c003d84:	00b90023          	sb	a1,0(s2)
1c003d88:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c003d8c:	440d0263          	beqz	s10,1c0041d0 <_prf+0xaa2>
1c003d90:	12805863          	blez	s0,1c003ec0 <_prf+0x792>
			zp->postdot = -decexp;
1c003d94:	41a00ab3          	neg	s5,s10
1c003d98:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c003d9c:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c003da0:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c003da2:	10805763          	blez	s0,1c003eb0 <_prf+0x782>
1c003da6:	5732                	lw	a4,44(sp)
1c003da8:	10e05463          	blez	a4,1c003eb0 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c003dac:	106c                	addi	a1,sp,44
1c003dae:	1808                	addi	a0,sp,48
1c003db0:	c036                	sw	a3,0(sp)
1c003db2:	949ff0ef          	jal	ra,1c0036fa <_get_digit>
1c003db6:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c003dba:	147d                	addi	s0,s0,-1
1c003dbc:	4682                	lw	a3,0(sp)
1c003dbe:	b7d5                	j	1c003da2 <_prf+0x674>
				exp--;
1c003dc0:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c003dc2:	01f5d693          	srli	a3,a1,0x1f
1c003dc6:	0706                	slli	a4,a4,0x1
1c003dc8:	8f55                	or	a4,a4,a3
1c003dca:	0586                	slli	a1,a1,0x1
1c003dcc:	fe075ae3          	bgez	a4,1c003dc0 <_prf+0x692>
1c003dd0:	d82e                	sw	a1,48(sp)
1c003dd2:	da3a                	sw	a4,52(sp)
1c003dd4:	bde1                	j	1c003cac <_prf+0x57e>
			_rlrshift(&fract);
1c003dd6:	1808                	addi	a0,sp,48
1c003dd8:	8bfff0ef          	jal	ra,1c003696 <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c003ddc:	55d2                	lw	a1,52(sp)
1c003dde:	33333737          	lui	a4,0x33333
1c003de2:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x1732e3de>
1c003de6:	5642                	lw	a2,48(sp)
1c003de8:	0905                	addi	s2,s2,1
1c003dea:	feb766e3          	bltu	a4,a1,1c003dd6 <_prf+0x6a8>
		fract *= 5U;
1c003dee:	4695                	li	a3,5
1c003df0:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c003df4:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c003df6:	02c68633          	mul	a2,a3,a2
1c003dfa:	42b68733          	p.mac	a4,a3,a1
1c003dfe:	d832                	sw	a2,48(sp)
		decexp--;
1c003e00:	4681                	li	a3,0
		fract *= 5U;
1c003e02:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c003e04:	800007b7          	lui	a5,0x80000
1c003e08:	fff7c793          	not	a5,a5
1c003e0c:	00e7f763          	bleu	a4,a5,1c003e1a <_prf+0x6ec>
1c003e10:	ea0686e3          	beqz	a3,1c003cbc <_prf+0x58e>
1c003e14:	d832                	sw	a2,48(sp)
1c003e16:	da3a                	sw	a4,52(sp)
1c003e18:	b555                	j	1c003cbc <_prf+0x58e>
			fract <<= 1;
1c003e1a:	01f65593          	srli	a1,a2,0x1f
1c003e1e:	00171693          	slli	a3,a4,0x1
1c003e22:	00d5e733          	or	a4,a1,a3
1c003e26:	0606                	slli	a2,a2,0x1
			exp--;
1c003e28:	197d                	addi	s2,s2,-1
1c003e2a:	4685                	li	a3,1
1c003e2c:	bfe1                	j	1c003e04 <_prf+0x6d6>
		_ldiv5(&fract);
1c003e2e:	1808                	addi	a0,sp,48
1c003e30:	887ff0ef          	jal	ra,1c0036b6 <_ldiv5>
1c003e34:	5642                	lw	a2,48(sp)
1c003e36:	5752                	lw	a4,52(sp)
		exp--;
1c003e38:	197d                	addi	s2,s2,-1
		decexp++;
1c003e3a:	0d05                	addi	s10,s10,1
1c003e3c:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c003e3e:	800007b7          	lui	a5,0x80000
1c003e42:	fff7c793          	not	a5,a5
1c003e46:	00e7f763          	bleu	a4,a5,1c003e54 <_prf+0x726>
1c003e4a:	e6068ce3          	beqz	a3,1c003cc2 <_prf+0x594>
1c003e4e:	d832                	sw	a2,48(sp)
1c003e50:	da3a                	sw	a4,52(sp)
1c003e52:	bd85                	j	1c003cc2 <_prf+0x594>
			fract <<= 1;
1c003e54:	01f65593          	srli	a1,a2,0x1f
1c003e58:	00171693          	slli	a3,a4,0x1
1c003e5c:	00d5e733          	or	a4,a1,a3
1c003e60:	0606                	slli	a2,a2,0x1
			exp--;
1c003e62:	197d                	addi	s2,s2,-1
1c003e64:	4685                	li	a3,1
1c003e66:	bfe1                	j	1c003e3e <_prf+0x710>
	if ((exp | fract) != 0) {
1c003e68:	4d01                	li	s10,0
1c003e6a:	4901                	li	s2,0
1c003e6c:	bda9                	j	1c003cc6 <_prf+0x598>
			precision -= decexp;
1c003e6e:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c003e72:	ea0a91e3          	bnez	s5,1c003d14 <_prf+0x5e6>
			c = 'f';
1c003e76:	06600d93          	li	s11,102
1c003e7a:	b561                	j	1c003d02 <_prf+0x5d4>
		_ldiv5(&ltemp);
1c003e7c:	1828                	addi	a0,sp,56
1c003e7e:	839ff0ef          	jal	ra,1c0036b6 <_ldiv5>
		_rlrshift(&ltemp);
1c003e82:	1828                	addi	a0,sp,56
1c003e84:	813ff0ef          	jal	ra,1c003696 <_rlrshift>
1c003e88:	b565                	j	1c003d30 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c003e8a:	106c                	addi	a1,sp,44
1c003e8c:	1808                	addi	a0,sp,48
1c003e8e:	86dff0ef          	jal	ra,1c0036fa <_get_digit>
1c003e92:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c003e96:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c003e98:	000d0563          	beqz	s10,1c003ea2 <_prf+0x774>
1c003e9c:	5732                	lw	a4,44(sp)
1c003e9e:	fee046e3          	bgtz	a4,1c003e8a <_prf+0x75c>
		if (falt || (precision > 0)) {
1c003ea2:	300a9f63          	bnez	s5,1c0041c0 <_prf+0xa92>
			zp->predot = decexp;
1c003ea6:	86ea                	mv	a3,s10
			decexp = 0;
1c003ea8:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c003eaa:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c003eac:	ec804ae3          	bgtz	s0,1c003d80 <_prf+0x652>
	if (prune_zero) {
1c003eb0:	4752                	lw	a4,20(sp)
1c003eb2:	eb31                	bnez	a4,1c003f06 <_prf+0x7d8>
	return buf - start;
1c003eb4:	00c8                	addi	a0,sp,68
	*buf = 0;
1c003eb6:	00090023          	sb	zero,0(s2)
	return buf - start;
1c003eba:	40a90533          	sub	a0,s2,a0
1c003ebe:	b389                	j	1c003c00 <_prf+0x4d2>
			*buf++ = '.';
1c003ec0:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c003ec2:	4a81                	li	s5,0
1c003ec4:	b7f5                	j	1c003eb0 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c003ec6:	106c                	addi	a1,sp,44
1c003ec8:	1808                	addi	a0,sp,48
1c003eca:	831ff0ef          	jal	ra,1c0036fa <_get_digit>
1c003ece:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c003ed2:	03000713          	li	a4,48
1c003ed6:	00e50363          	beq	a0,a4,1c003edc <_prf+0x7ae>
			decexp--;
1c003eda:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c003edc:	000a9663          	bnez	s5,1c003ee8 <_prf+0x7ba>
		if (*buf++ != '0') {
1c003ee0:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c003ee4:	00805d63          	blez	s0,1c003efe <_prf+0x7d0>
			*buf++ = '.';
1c003ee8:	02e00713          	li	a4,46
1c003eec:	00248913          	addi	s2,s1,2
1c003ef0:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c003ef4:	00805563          	blez	s0,1c003efe <_prf+0x7d0>
1c003ef8:	5732                	lw	a4,44(sp)
1c003efa:	08e04663          	bgtz	a4,1c003f86 <_prf+0x858>
	if (prune_zero) {
1c003efe:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c003f00:	4a81                	li	s5,0
1c003f02:	4681                	li	a3,0
	if (prune_zero) {
1c003f04:	cf99                	beqz	a5,1c003f22 <_prf+0x7f4>
		while (*--buf == '0')
1c003f06:	03000513          	li	a0,48
1c003f0a:	fff90713          	addi	a4,s2,-1
1c003f0e:	00074583          	lbu	a1,0(a4)
1c003f12:	08a58263          	beq	a1,a0,1c003f96 <_prf+0x868>
		if (*buf != '.') {
1c003f16:	02e00513          	li	a0,46
		zp->trail = 0;
1c003f1a:	4401                	li	s0,0
		if (*buf != '.') {
1c003f1c:	00a59363          	bne	a1,a0,1c003f22 <_prf+0x7f4>
		while (*--buf == '0')
1c003f20:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c003f22:	0dfdf713          	andi	a4,s11,223
1c003f26:	04500593          	li	a1,69
1c003f2a:	f8b715e3          	bne	a4,a1,1c003eb4 <_prf+0x786>
		*buf++ = c;
1c003f2e:	85ca                	mv	a1,s2
1c003f30:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c003f34:	02b00793          	li	a5,43
		if (decexp < 0) {
1c003f38:	000d5663          	bgez	s10,1c003f44 <_prf+0x816>
			decexp = -decexp;
1c003f3c:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c003f40:	02d00793          	li	a5,45
			*buf++ = '+';
1c003f44:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c003f48:	06300793          	li	a5,99
1c003f4c:	01a7de63          	ble	s10,a5,1c003f68 <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c003f50:	06400713          	li	a4,100
1c003f54:	02ed47b3          	div	a5,s10,a4
1c003f58:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c003f5c:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c003f60:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c003f64:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c003f68:	47a9                	li	a5,10
1c003f6a:	892e                	mv	s2,a1
1c003f6c:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c003f70:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c003f74:	03070713          	addi	a4,a4,48
1c003f78:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c003f7c:	03088893          	addi	a7,a7,48
1c003f80:	011580a3          	sb	a7,1(a1)
1c003f84:	bf05                	j	1c003eb4 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c003f86:	106c                	addi	a1,sp,44
1c003f88:	1808                	addi	a0,sp,48
1c003f8a:	f70ff0ef          	jal	ra,1c0036fa <_get_digit>
1c003f8e:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c003f92:	147d                	addi	s0,s0,-1
1c003f94:	b785                	j	1c003ef4 <_prf+0x7c6>
		while (*--buf == '0')
1c003f96:	893a                	mv	s2,a4
1c003f98:	bf8d                	j	1c003f0a <_prf+0x7dc>
1c003f9a:	8a4a                	mv	s4,s2
				switch (i) {
1c003f9c:	04c00693          	li	a3,76
1c003fa0:	004a278b          	p.lw	a5,4(s4!)
1c003fa4:	02d48a63          	beq	s1,a3,1c003fd8 <_prf+0x8aa>
1c003fa8:	0096c963          	blt	a3,s1,1c003fba <_prf+0x88c>
1c003fac:	04800693          	li	a3,72
1c003fb0:	02d48063          	beq	s1,a3,1c003fd0 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c003fb4:	0137a023          	sw	s3,0(a5)
					break;
1c003fb8:	a801                	j	1c003fc8 <_prf+0x89a>
				switch (i) {
1c003fba:	06800693          	li	a3,104
1c003fbe:	fed49be3          	bne	s1,a3,1c003fb4 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c003fc2:	874e                	mv	a4,s3
1c003fc4:	00e79023          	sh	a4,0(a5)
				continue;
1c003fc8:	8952                	mv	s2,s4
1c003fca:	8662                	mv	a2,s8
1c003fcc:	f86ff06f          	j	1c003752 <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c003fd0:	874e                	mv	a4,s3
1c003fd2:	00e78023          	sb	a4,0(a5)
					break;
1c003fd6:	bfcd                	j	1c003fc8 <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c003fd8:	41f9d713          	srai	a4,s3,0x1f
1c003fdc:	0137a023          	sw	s3,0(a5)
1c003fe0:	c3d8                	sw	a4,4(a5)
					break;
1c003fe2:	b7dd                	j	1c003fc8 <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c003fe4:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c003fe8:	77e1                	lui	a5,0xffff8
1c003fea:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c003fee:	46c1                	li	a3,16
1c003ff0:	4601                	li	a2,0
1c003ff2:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c003ff6:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c003ffa:	e0aff0ef          	jal	ra,1c003604 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c003ffe:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c004002:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c004006:	4909                	li	s2,2
				break;
1c004008:	b40d                	j	1c003a2a <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c00400a:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c00400e:	a4060ee3          	beqz	a2,1c003a6a <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c004012:	0d85                	addi	s11,s11,1
1c004014:	bc89                	j	1c003a66 <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c004016:	00490a13          	addi	s4,s2,4
1c00401a:	00092583          	lw	a1,0(s2)
1c00401e:	4601                	li	a2,0
					break;
1c004020:	ba99                	j	1c003976 <_prf+0x248>
	if (alt_form) {
1c004022:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c004024:	46a1                	li	a3,8
1c004026:	409504b3          	sub	s1,a0,s1
1c00402a:	ddaff0ef          	jal	ra,1c003604 <_to_x>
1c00402e:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c004032:	4901                	li	s2,0
1c004034:	badd                	j	1c003a2a <_prf+0x2fc>
				} else if (c == 'u') {
1c004036:	07500713          	li	a4,117
1c00403a:	00ed9863          	bne	s11,a4,1c00404a <_prf+0x91c>
	return _to_x(buf, value, 10);
1c00403e:	46a9                	li	a3,10
1c004040:	8526                	mv	a0,s1
1c004042:	dc2ff0ef          	jal	ra,1c003604 <_to_x>
1c004046:	8daa                	mv	s11,a0
1c004048:	b7ed                	j	1c004032 <_prf+0x904>
	if (alt_form) {
1c00404a:	8d26                	mv	s10,s1
1c00404c:	000a8963          	beqz	s5,1c00405e <_prf+0x930>
		*buf++ = '0';
1c004050:	7761                	lui	a4,0xffff8
1c004052:	83074713          	xori	a4,a4,-2000
1c004056:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c00405a:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c00405e:	46c1                	li	a3,16
1c004060:	856a                	mv	a0,s10
1c004062:	da2ff0ef          	jal	ra,1c003604 <_to_x>
	if (prefix == 'X') {
1c004066:	05800713          	li	a4,88
1c00406a:	02ed9263          	bne	s11,a4,1c00408e <_prf+0x960>
1c00406e:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c004070:	45e5                	li	a1,25
1c004072:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c004076:	f9f68613          	addi	a2,a3,-97
1c00407a:	0ff67613          	andi	a2,a2,255
1c00407e:	00c5e563          	bltu	a1,a2,1c004088 <_prf+0x95a>
			*buf += 'A' - 'a';
1c004082:	1681                	addi	a3,a3,-32
1c004084:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c004088:	fff7c703          	lbu	a4,-1(a5)
1c00408c:	f37d                	bnez	a4,1c004072 <_prf+0x944>
	return len + (buf - buf0);
1c00408e:	409d0733          	sub	a4,s10,s1
1c004092:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c004096:	001a9913          	slli	s2,s5,0x1
1c00409a:	ba41                	j	1c003a2a <_prf+0x2fc>
				PUTC('%');
1c00409c:	85de                	mv	a1,s7
1c00409e:	02500513          	li	a0,37
1c0040a2:	ec4ff06f          	j	1c003766 <_prf+0x38>
				count++;
1c0040a6:	0985                	addi	s3,s3,1
				continue;
1c0040a8:	8a4a                	mv	s4,s2
1c0040aa:	bf39                	j	1c003fc8 <_prf+0x89a>
1c0040ac:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c0040ae:	4d01                	li	s10,0
1c0040b0:	b2d5                	j	1c003a94 <_prf+0x366>
					PUTC(' ');
1c0040b2:	85de                	mv	a1,s7
1c0040b4:	02000513          	li	a0,32
1c0040b8:	c036                	sw	a3,0(sp)
1c0040ba:	c43e                	sw	a5,8(sp)
1c0040bc:	9b02                	jalr	s6
1c0040be:	4682                	lw	a3,0(sp)
1c0040c0:	47a2                	lw	a5,8(sp)
1c0040c2:	ebf52563          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
				while (width-- > 0) {
1c0040c6:	14fd                	addi	s1,s1,-1
1c0040c8:	fff4b5e3          	p.bneimm	s1,-1,1c0040b2 <_prf+0x984>
				count += width;
1c0040cc:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c0040ce:	5cfd                	li	s9,-1
1c0040d0:	bad9                	j	1c003aa6 <_prf+0x378>
				PUTC(*cptr++);
1c0040d2:	0017c50b          	p.lbu	a0,1(a5!)
1c0040d6:	85de                	mv	a1,s7
1c0040d8:	c036                	sw	a3,0(sp)
1c0040da:	c43e                	sw	a5,8(sp)
1c0040dc:	9b02                	jalr	s6
1c0040de:	4682                	lw	a3,0(sp)
1c0040e0:	47a2                	lw	a5,8(sp)
1c0040e2:	9df534e3          	p.bneimm	a0,-1,1c003aaa <_prf+0x37c>
1c0040e6:	e86ff06f          	j	1c00376c <_prf+0x3e>
				PUTC('0');
1c0040ea:	85de                	mv	a1,s7
1c0040ec:	03000513          	li	a0,48
1c0040f0:	c036                	sw	a3,0(sp)
1c0040f2:	c43e                	sw	a5,8(sp)
1c0040f4:	9b02                	jalr	s6
1c0040f6:	4682                	lw	a3,0(sp)
1c0040f8:	47a2                	lw	a5,8(sp)
1c0040fa:	9bf53be3          	p.bneimm	a0,-1,1c003ab0 <_prf+0x382>
1c0040fe:	e6eff06f          	j	1c00376c <_prf+0x3e>
					PUTC(c);
1c004102:	85de                	mv	a1,s7
1c004104:	c232                	sw	a2,4(sp)
1c004106:	c036                	sw	a3,0(sp)
1c004108:	c442                	sw	a6,8(sp)
1c00410a:	9b02                	jalr	s6
1c00410c:	4612                	lw	a2,4(sp)
1c00410e:	4682                	lw	a3,0(sp)
1c004110:	4822                	lw	a6,8(sp)
1c004112:	e5f52d63          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
					c = *++cptr;
1c004116:	0d85                	addi	s11,s11,1
1c004118:	000dc503          	lbu	a0,0(s11)
1c00411c:	b27d                	j	1c003aca <_prf+0x39c>
					PUTC('0');
1c00411e:	85de                	mv	a1,s7
1c004120:	03000513          	li	a0,48
1c004124:	c232                	sw	a2,4(sp)
1c004126:	c036                	sw	a3,0(sp)
1c004128:	c43a                	sw	a4,8(sp)
1c00412a:	9b02                	jalr	s6
1c00412c:	4612                	lw	a2,4(sp)
1c00412e:	4682                	lw	a3,0(sp)
1c004130:	4722                	lw	a4,8(sp)
1c004132:	167d                	addi	a2,a2,-1
1c004134:	9bf532e3          	p.bneimm	a0,-1,1c003ad8 <_prf+0x3aa>
1c004138:	e34ff06f          	j	1c00376c <_prf+0x3e>
					PUTC('0');
1c00413c:	85de                	mv	a1,s7
1c00413e:	03000513          	li	a0,48
1c004142:	c036                	sw	a3,0(sp)
1c004144:	c43a                	sw	a4,8(sp)
1c004146:	9b02                	jalr	s6
1c004148:	4682                	lw	a3,0(sp)
1c00414a:	4722                	lw	a4,8(sp)
1c00414c:	16fd                	addi	a3,a3,-1
1c00414e:	9df532e3          	p.bneimm	a0,-1,1c003b12 <_prf+0x3e4>
1c004152:	e1aff06f          	j	1c00376c <_prf+0x3e>
					PUTC(c);
1c004156:	85de                	mv	a1,s7
1c004158:	c232                	sw	a2,4(sp)
1c00415a:	c036                	sw	a3,0(sp)
1c00415c:	c43a                	sw	a4,8(sp)
1c00415e:	9b02                	jalr	s6
1c004160:	4612                	lw	a2,4(sp)
1c004162:	4682                	lw	a3,0(sp)
1c004164:	4722                	lw	a4,8(sp)
1c004166:	e1f52363          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
					c = *++cptr;
1c00416a:	0d85                	addi	s11,s11,1
1c00416c:	000dc503          	lbu	a0,0(s11)
1c004170:	ba75                	j	1c003b2c <_prf+0x3fe>
					PUTC('0');
1c004172:	85de                	mv	a1,s7
1c004174:	03000513          	li	a0,48
1c004178:	c43a                	sw	a4,8(sp)
1c00417a:	9b02                	jalr	s6
1c00417c:	4722                	lw	a4,8(sp)
1c00417e:	177d                	addi	a4,a4,-1
1c004180:	9bf53fe3          	p.bneimm	a0,-1,1c003b3e <_prf+0x410>
1c004184:	de8ff06f          	j	1c00376c <_prf+0x3e>
				PUTC(*cptr++);
1c004188:	0014450b          	p.lbu	a0,1(s0!)
1c00418c:	85de                	mv	a1,s7
1c00418e:	9b02                	jalr	s6
1c004190:	ddf52e63          	p.beqimm	a0,-1,1c00376c <_prf+0x3e>
1c004194:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c004198:	fef048e3          	bgtz	a5,1c004188 <_prf+0xa5a>
			count += prefix;
1c00419c:	994e                	add	s2,s2,s3
			count += zero_head;
1c00419e:	012d09b3          	add	s3,s10,s2
			count += clen;
1c0041a2:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c0041a4:	e39052e3          	blez	s9,1c003fc8 <_prf+0x89a>
				count += width;
1c0041a8:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c0041aa:	1cfd                	addi	s9,s9,-1
1c0041ac:	e1fcaee3          	p.beqimm	s9,-1,1c003fc8 <_prf+0x89a>
					PUTC(' ');
1c0041b0:	85de                	mv	a1,s7
1c0041b2:	02000513          	li	a0,32
1c0041b6:	9b02                	jalr	s6
1c0041b8:	fff539e3          	p.bneimm	a0,-1,1c0041aa <_prf+0xa7c>
1c0041bc:	db0ff06f          	j	1c00376c <_prf+0x3e>
			*buf++ = '.';
1c0041c0:	02e00693          	li	a3,46
1c0041c4:	00d90023          	sb	a3,0(s2)
1c0041c8:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c0041cc:	86ea                	mv	a3,s10
			decexp = 0;
1c0041ce:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c0041d0:	4a81                	li	s5,0
1c0041d2:	b6f9                	j	1c003da0 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c0041d4:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c0041d6:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c0041da:	46c1                	li	a3,16
1c0041dc:	d636                	sw	a3,44(sp)
1c0041de:	04d74933          	p.min	s2,a4,a3
1c0041e2:	b691                	j	1c003d26 <_prf+0x5f8>

1c0041e4 <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c0041e4:	300476f3          	csrrci	a3,mstatus,8
1c0041e8:	4785                	li	a5,1
1c0041ea:	08f50623          	sb	a5,140(a0)
1c0041ee:	08d54783          	lbu	a5,141(a0)
1c0041f2:	00201737          	lui	a4,0x201
1c0041f6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0041fa:	04078793          	addi	a5,a5,64
1c0041fe:	07da                	slli	a5,a5,0x16
1c004200:	0007e723          	p.sw	zero,a4(a5)
1c004204:	30069073          	csrw	mstatus,a3
1c004208:	8082                	ret

1c00420a <__rt_uart_setup.isra.5>:
1c00420a:	1c005737          	lui	a4,0x1c005
1c00420e:	f0072703          	lw	a4,-256(a4) # 1c004f00 <__rt_freq_domains>
1c004212:	00155793          	srli	a5,a0,0x1
1c004216:	97ba                	add	a5,a5,a4
1c004218:	02a7d7b3          	divu	a5,a5,a0
1c00421c:	1a102737          	lui	a4,0x1a102
1c004220:	17fd                	addi	a5,a5,-1
1c004222:	07c2                	slli	a5,a5,0x10
1c004224:	3067e793          	ori	a5,a5,774
1c004228:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c00422c:	8082                	ret

1c00422e <__rt_uart_setfreq_after>:
1c00422e:	1c0057b7          	lui	a5,0x1c005
1c004232:	eac78793          	addi	a5,a5,-340 # 1c004eac <__rt_uart>
1c004236:	4398                	lw	a4,0(a5)
1c004238:	cb09                	beqz	a4,1c00424a <__rt_uart_setfreq_after+0x1c>
1c00423a:	4788                	lw	a0,8(a5)
1c00423c:	1141                	addi	sp,sp,-16
1c00423e:	c606                	sw	ra,12(sp)
1c004240:	37e9                	jal	1c00420a <__rt_uart_setup.isra.5>
1c004242:	40b2                	lw	ra,12(sp)
1c004244:	4501                	li	a0,0
1c004246:	0141                	addi	sp,sp,16
1c004248:	8082                	ret
1c00424a:	4501                	li	a0,0
1c00424c:	8082                	ret

1c00424e <__rt_uart_wait_tx_done.isra.6>:
1c00424e:	1a102737          	lui	a4,0x1a102
1c004252:	1141                	addi	sp,sp,-16
1c004254:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c004258:	002046b7          	lui	a3,0x204
1c00425c:	431c                	lw	a5,0(a4)
1c00425e:	8bc1                	andi	a5,a5,16
1c004260:	e38d                	bnez	a5,1c004282 <__rt_uart_wait_tx_done.isra.6+0x34>
1c004262:	1a102737          	lui	a4,0x1a102
1c004266:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c00426a:	431c                	lw	a5,0(a4)
1c00426c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c004270:	ffed                	bnez	a5,1c00426a <__rt_uart_wait_tx_done.isra.6+0x1c>
1c004272:	c602                	sw	zero,12(sp)
1c004274:	7cf00713          	li	a4,1999
1c004278:	47b2                	lw	a5,12(sp)
1c00427a:	00f75763          	ble	a5,a4,1c004288 <__rt_uart_wait_tx_done.isra.6+0x3a>
1c00427e:	0141                	addi	sp,sp,16
1c004280:	8082                	ret
1c004282:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c004286:	bfd9                	j	1c00425c <__rt_uart_wait_tx_done.isra.6+0xe>
1c004288:	47b2                	lw	a5,12(sp)
1c00428a:	0785                	addi	a5,a5,1
1c00428c:	c63e                	sw	a5,12(sp)
1c00428e:	b7ed                	j	1c004278 <__rt_uart_wait_tx_done.isra.6+0x2a>

1c004290 <__rt_uart_setfreq_before>:
1c004290:	1c0057b7          	lui	a5,0x1c005
1c004294:	eac7a783          	lw	a5,-340(a5) # 1c004eac <__rt_uart>
1c004298:	cf99                	beqz	a5,1c0042b6 <__rt_uart_setfreq_before+0x26>
1c00429a:	1141                	addi	sp,sp,-16
1c00429c:	c606                	sw	ra,12(sp)
1c00429e:	3f45                	jal	1c00424e <__rt_uart_wait_tx_done.isra.6>
1c0042a0:	40b2                	lw	ra,12(sp)
1c0042a2:	005007b7          	lui	a5,0x500
1c0042a6:	1a102737          	lui	a4,0x1a102
1c0042aa:	0799                	addi	a5,a5,6
1c0042ac:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c0042b0:	4501                	li	a0,0
1c0042b2:	0141                	addi	sp,sp,16
1c0042b4:	8082                	ret
1c0042b6:	4501                	li	a0,0
1c0042b8:	8082                	ret

1c0042ba <__rt_uart_cluster_req>:
1c0042ba:	1141                	addi	sp,sp,-16
1c0042bc:	c606                	sw	ra,12(sp)
1c0042be:	c422                	sw	s0,8(sp)
1c0042c0:	30047473          	csrrci	s0,mstatus,8
1c0042c4:	1c0047b7          	lui	a5,0x1c004
1c0042c8:	1e478793          	addi	a5,a5,484 # 1c0041e4 <__rt_uart_cluster_req_done>
1c0042cc:	c91c                	sw	a5,16(a0)
1c0042ce:	4785                	li	a5,1
1c0042d0:	d91c                	sw	a5,48(a0)
1c0042d2:	411c                	lw	a5,0(a0)
1c0042d4:	02052a23          	sw	zero,52(a0)
1c0042d8:	c948                	sw	a0,20(a0)
1c0042da:	43cc                	lw	a1,4(a5)
1c0042dc:	4514                	lw	a3,8(a0)
1c0042de:	4150                	lw	a2,4(a0)
1c0042e0:	0586                	slli	a1,a1,0x1
1c0042e2:	00c50793          	addi	a5,a0,12
1c0042e6:	4701                	li	a4,0
1c0042e8:	0585                	addi	a1,a1,1
1c0042ea:	4501                	li	a0,0
1c0042ec:	e64fd0ef          	jal	ra,1c001950 <rt_periph_copy>
1c0042f0:	30041073          	csrw	mstatus,s0
1c0042f4:	40b2                	lw	ra,12(sp)
1c0042f6:	4422                	lw	s0,8(sp)
1c0042f8:	0141                	addi	sp,sp,16
1c0042fa:	8082                	ret

1c0042fc <soc_eu_fcEventMask_setEvent>:
1c0042fc:	47fd                	li	a5,31
1c0042fe:	4721                	li	a4,8
1c004300:	00a7d463          	ble	a0,a5,1c004308 <soc_eu_fcEventMask_setEvent+0xc>
1c004304:	1501                	addi	a0,a0,-32
1c004306:	4711                	li	a4,4
1c004308:	1a1066b7          	lui	a3,0x1a106
1c00430c:	20e6f603          	p.lw	a2,a4(a3)
1c004310:	4785                	li	a5,1
1c004312:	00a79533          	sll	a0,a5,a0
1c004316:	fff54513          	not	a0,a0
1c00431a:	8d71                	and	a0,a0,a2
1c00431c:	00a6e723          	p.sw	a0,a4(a3)
1c004320:	8082                	ret

1c004322 <rt_uart_conf_init>:
1c004322:	000997b7          	lui	a5,0x99
1c004326:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c00432a:	c11c                	sw	a5,0(a0)
1c00432c:	57fd                	li	a5,-1
1c00432e:	c15c                	sw	a5,4(a0)
1c004330:	8082                	ret

1c004332 <__rt_uart_open>:
1c004332:	1141                	addi	sp,sp,-16
1c004334:	c606                	sw	ra,12(sp)
1c004336:	c422                	sw	s0,8(sp)
1c004338:	c226                	sw	s1,4(sp)
1c00433a:	c04a                	sw	s2,0(sp)
1c00433c:	30047973          	csrrci	s2,mstatus,8
1c004340:	cd8d                	beqz	a1,1c00437a <__rt_uart_open+0x48>
1c004342:	4198                	lw	a4,0(a1)
1c004344:	1c0056b7          	lui	a3,0x1c005
1c004348:	ffc50793          	addi	a5,a0,-4
1c00434c:	eac68413          	addi	s0,a3,-340 # 1c004eac <__rt_uart>
1c004350:	0792                	slli	a5,a5,0x4
1c004352:	943e                	add	s0,s0,a5
1c004354:	4010                	lw	a2,0(s0)
1c004356:	eac68693          	addi	a3,a3,-340
1c00435a:	c60d                	beqz	a2,1c004384 <__rt_uart_open+0x52>
1c00435c:	c589                	beqz	a1,1c004366 <__rt_uart_open+0x34>
1c00435e:	418c                	lw	a1,0(a1)
1c004360:	4418                	lw	a4,8(s0)
1c004362:	04e59a63          	bne	a1,a4,1c0043b6 <__rt_uart_open+0x84>
1c004366:	0605                	addi	a2,a2,1
1c004368:	00c6e7a3          	p.sw	a2,a5(a3)
1c00436c:	8522                	mv	a0,s0
1c00436e:	40b2                	lw	ra,12(sp)
1c004370:	4422                	lw	s0,8(sp)
1c004372:	4492                	lw	s1,4(sp)
1c004374:	4902                	lw	s2,0(sp)
1c004376:	0141                	addi	sp,sp,16
1c004378:	8082                	ret
1c00437a:	00099737          	lui	a4,0x99
1c00437e:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c004382:	b7c9                	j	1c004344 <__rt_uart_open+0x12>
1c004384:	c418                	sw	a4,8(s0)
1c004386:	4785                	li	a5,1
1c004388:	1a102737          	lui	a4,0x1a102
1c00438c:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c004390:	c01c                	sw	a5,0(s0)
1c004392:	c048                	sw	a0,4(s0)
1c004394:	4314                	lw	a3,0(a4)
1c004396:	00a797b3          	sll	a5,a5,a0
1c00439a:	00151493          	slli	s1,a0,0x1
1c00439e:	8fd5                	or	a5,a5,a3
1c0043a0:	c31c                	sw	a5,0(a4)
1c0043a2:	8526                	mv	a0,s1
1c0043a4:	3fa1                	jal	1c0042fc <soc_eu_fcEventMask_setEvent>
1c0043a6:	00148513          	addi	a0,s1,1
1c0043aa:	3f89                	jal	1c0042fc <soc_eu_fcEventMask_setEvent>
1c0043ac:	4408                	lw	a0,8(s0)
1c0043ae:	3db1                	jal	1c00420a <__rt_uart_setup.isra.5>
1c0043b0:	30091073          	csrw	mstatus,s2
1c0043b4:	bf65                	j	1c00436c <__rt_uart_open+0x3a>
1c0043b6:	4401                	li	s0,0
1c0043b8:	bf55                	j	1c00436c <__rt_uart_open+0x3a>

1c0043ba <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c0043ba:	1141                	addi	sp,sp,-16
1c0043bc:	c606                	sw	ra,12(sp)
1c0043be:	c422                	sw	s0,8(sp)
1c0043c0:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0043c2:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c0043c6:	411c                	lw	a5,0(a0)
1c0043c8:	17fd                	addi	a5,a5,-1
1c0043ca:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c0043cc:	e795                	bnez	a5,1c0043f8 <rt_uart_close+0x3e>
1c0043ce:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c0043d0:	3dbd                	jal	1c00424e <__rt_uart_wait_tx_done.isra.6>
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c0043d2:	1a102737          	lui	a4,0x1a102
1c0043d6:	005007b7          	lui	a5,0x500
1c0043da:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c0043de:	0799                	addi	a5,a5,6
1c0043e0:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c0043e2:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c0043e4:	78070713          	addi	a4,a4,1920
1c0043e8:	4314                	lw	a3,0(a4)
1c0043ea:	4785                	li	a5,1
1c0043ec:	00c797b3          	sll	a5,a5,a2
1c0043f0:	fff7c793          	not	a5,a5
1c0043f4:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c0043f6:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c0043f8:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c0043fc:	40b2                	lw	ra,12(sp)
1c0043fe:	4422                	lw	s0,8(sp)
1c004400:	4492                	lw	s1,4(sp)
1c004402:	0141                	addi	sp,sp,16
1c004404:	8082                	ret

1c004406 <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c004406:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00440a:	8795                	srai	a5,a5,0x5
1c00440c:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c004410:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c004414:	1c0047b7          	lui	a5,0x1c004
1c004418:	2ba78793          	addi	a5,a5,698 # 1c0042ba <__rt_uart_cluster_req>
1c00441c:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c00441e:	4785                	li	a5,1
  req->uart = handle;
1c004420:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c004422:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c004424:	c690                	sw	a2,8(a3)
  req->done = 0;
1c004426:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c00442a:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c00442e:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c004430:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c004432:	00c68513          	addi	a0,a3,12
1c004436:	ea1fd06f          	j	1c0022d6 <__rt_cluster_push_fc_event>

1c00443a <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00443a:	1c0045b7          	lui	a1,0x1c004
{
1c00443e:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c004440:	4601                	li	a2,0
1c004442:	29058593          	addi	a1,a1,656 # 1c004290 <__rt_uart_setfreq_before>
1c004446:	4511                	li	a0,4
{
1c004448:	c606                	sw	ra,12(sp)
1c00444a:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00444c:	b81fc0ef          	jal	ra,1c000fcc <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c004450:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c004454:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c004456:	4601                	li	a2,0
1c004458:	22e58593          	addi	a1,a1,558 # 1c00422e <__rt_uart_setfreq_after>
1c00445c:	4515                	li	a0,5
1c00445e:	b6ffc0ef          	jal	ra,1c000fcc <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c004462:	1c0057b7          	lui	a5,0x1c005
1c004466:	ea07a623          	sw	zero,-340(a5) # 1c004eac <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00446a:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00446c:	c10d                	beqz	a0,1c00448e <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00446e:	01402673          	csrr	a2,uhartid
1c004472:	1c005537          	lui	a0,0x1c005
  return (hart_id >> 5) & 0x3f;
1c004476:	40565593          	srai	a1,a2,0x5
1c00447a:	f265b5b3          	p.bclr	a1,a1,25,6
1c00447e:	f4563633          	p.bclr	a2,a2,26,5
1c004482:	9bc50513          	addi	a0,a0,-1604 # 1c0049bc <__clz_tab+0x270>
1c004486:	954ff0ef          	jal	ra,1c0035da <printf>
1c00448a:	8bcff0ef          	jal	ra,1c003546 <abort>
}
1c00448e:	40b2                	lw	ra,12(sp)
1c004490:	4422                	lw	s0,8(sp)
1c004492:	0141                	addi	sp,sp,16
1c004494:	8082                	ret
	...

1c004498 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c004498:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c00449c:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c0044a0:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c0044a2:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0044a6:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c0044aa:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c0044ae:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c0044b2:	10059063          	bnez	a1,1c0045b2 <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c0044b6:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0044ba:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c0044be:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c0044c2:	e3ffc417          	auipc	s0,0xe3ffc
1c0044c6:	b4240413          	addi	s0,s0,-1214 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c0044ca:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c0044ce:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c0044d0:	00000a97          	auipc	s5,0x0
1c0044d4:	038a8a93          	addi	s5,s5,56 # 1c004508 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c0044d8:	00001b97          	auipc	s7,0x1
1c0044dc:	a38b8b93          	addi	s7,s7,-1480 # 1c004f10 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0044e0:	02800393          	li	t2,40
    mul     t2, t2, a0
1c0044e4:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c0044e8:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c0044ea:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c0044ec:	1b201cb7          	lui	s9,0x1b201
1c0044f0:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
    li      s8, 1
1c0044f4:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c0044f6:	00000d17          	auipc	s10,0x0
1c0044fa:	0fad0d13          	addi	s10,s10,250 # 1c0045f0 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c0044fe:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c004502:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c004506:	a819                	j	1c00451c <__rt_master_loop>

1c004508 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c004508:	000b0a63          	beqz	s6,1c00451c <__rt_master_loop>

1c00450c <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c00450c:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c004510:	08029a63          	bnez	t0,1c0045a4 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c004514:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c004518:	018ca023          	sw	s8,0(s9)

1c00451c <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c00451c:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c004520:	060e0b63          	beqz	t3,1c004596 <__rt_master_sleep>

1c004524 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c004524:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c004528:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c00452c:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c004530:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c004534:	ffee98e3          	bne	t4,t5,1c004524 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c004538:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c00453c:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c004540:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c004544:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c004548:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c00454c:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c004550:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c004554:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c004558:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c00455c:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c00455e:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c004560:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c004564:	00030a63          	beqz	t1,1c004578 <__rt_no_stack_check>
    sub     t4, sp, t1
1c004568:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c00456c:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c004570:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c004574:	7d00d073          	csrwi	0x7d0,1

1c004578 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c004578:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c00457c:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c004580:	21e9a623          	sw	t5,524(s3)

1c004584 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c004584:	000f2863          	p.beqimm	t5,0,1c004594 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c004588:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00458c:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c004590:	0829a023          	sw	sp,128(s3)

1c004594 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c004594:	8282                	jr	t0

1c004596 <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c004596:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c00459a:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00459e:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c0045a2:	bfad                	j	1c00451c <__rt_master_loop>

1c0045a4 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c0045a4:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c0045a8:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c0045ac:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c0045b0:	bfb1                	j	1c00450c <__rt_push_event_to_fc_retry>

1c0045b2 <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c0045b2:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c0045b6:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c0045ba:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c0045be:	00000a17          	auipc	s4,0x0
1c0045c2:	012a0a13          	addi	s4,s4,18 # 1c0045d0 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c0045c6:	00000a97          	auipc	s5,0x0
1c0045ca:	00ea8a93          	addi	s5,s5,14 # 1c0045d4 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c0045ce:	a019                	j	1c0045d4 <__rt_wait_for_dispatch>

1c0045d0 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c0045d0:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c0045d4 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0045d4:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0045d8:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c0045dc:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c0045e0:	00031563          	bnez	t1,1c0045ea <__rt_other_entry>

1c0045e4 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c0045e4:	000a00b3          	add	ra,s4,zero
    jr      t0
1c0045e8:	8282                	jr	t0

1c0045ea <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c0045ea:	000a80b3          	add	ra,s5,zero
    jr      t0
1c0045ee:	8282                	jr	t0

1c0045f0 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c0045f0:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0045f4:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c0045f8:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c0045fc:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c004600:	c909                	beqz	a0,1c004612 <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c004602:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c004606:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c00460a:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c00460e:	7d00d073          	csrwi	0x7d0,1

1c004612 <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c004612:	8082                	ret

1c004614 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c004614:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c004618:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00461c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c004620:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c004624:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c004628:	00204637          	lui	a2,0x204
1c00462c:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c004630:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c004634:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c004636:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c004638:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c00463c:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c00463e:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c004640:	c131                	beqz	a0,1c004684 <__rt_dma_2d_done>

1c004642 <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c004642:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c004644:	00a5c363          	blt	a1,a0,1c00464a <__rt_dma_2d_not_last>
    mv  a1, a0
1c004648:	85aa                	mv	a1,a0

1c00464a <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c00464a:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c00464c:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00464e:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c004650:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c004654:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c004656:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c004658:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c00465a:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c00465c:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c00465e:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c004660:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c004662:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c004664:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c004666:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c004668:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00466a:	cc08                	sw	a0,24(s0)

1c00466c <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c00466c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c004670:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c004674:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c004678:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00467c:	fec12603          	lw	a2,-20(sp)

    mret
1c004680:	30200073          	mret

1c004684 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c004684:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c004688:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c00468a:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c00468e:	00204437          	lui	s0,0x204
1c004692:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c004696:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c00469a:	d8e9                	beqz	s1,1c00466c <__rt_dma_2d_exit>

    mv  x8, x9
1c00469c:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00469e:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c0046a0:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c0046a2:	b745                	j	1c004642 <__rt_dma_2d_redo>
