// Seed: 4076481719
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  generate
    assign id_2 = 1'b0;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = id_3;
  module_0(
      id_3, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_6 = 1;
  supply0 id_7 = 1;
  assign id_5 = id_7;
  module_0(
      id_4, id_6
  );
  wire id_8;
endmodule
