// Seed: 3621917889
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  always @(id_1 or posedge 1'b0) begin
    id_6 <= id_3 ^ id_4;
    id_6 <= id_7;
  end
endmodule
