
006LED_Btn_ISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08006778  08006778  00007778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006948  08006948  00008018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006948  08006948  00007948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006950  08006950  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006950  08006950  00007950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006954  08006954  00007954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08006958  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008018  2**0
                  CONTENTS
 10 .bss          00014428  20000018  20000018  00008018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014440  20014440  00008018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001182a  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bb6  00000000  00000000  00019872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001158  00000000  00000000  0001c428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d51  00000000  00000000  0001d580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b94  00000000  00000000  0001e2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013893  00000000  00000000  00040e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d694c  00000000  00000000  000546f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012b044  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004808  00000000  00000000  0012b088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d9  00000000  00000000  0012f890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006760 	.word	0x08006760

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08006760 	.word	0x08006760

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e6c 	.word	0x20012e6c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b988 	b.w	800058c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f fc87 	uxth.w	ip, r7
 80002cc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002d0:	0c23      	lsrs	r3, r4, #16
 80002d2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002da:	fb01 f20c 	mul.w	r2, r1, ip
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80ea 	bcs.w	80004c0 <__udivmoddi4+0x22c>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e7 	bls.w	80004c0 <__udivmoddi4+0x22c>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	b2a3      	uxth	r3, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb00 fc0c 	mul.w	ip, r0, ip
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d6 	bcs.w	80004c4 <__udivmoddi4+0x230>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d3 	bls.w	80004c4 <__udivmoddi4+0x230>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	eba3 030c 	sub.w	r3, r3, ip
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	40f3      	lsrs	r3, r6
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8105 	bhi.w	8000566 <__udivmoddi4+0x2d2>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8090 	beq.w	8000496 <__udivmoddi4+0x202>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a4 	bne.w	80004c8 <__udivmoddi4+0x234>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	0c03      	lsrs	r3, r0, #16
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	b280      	uxth	r0, r0
 800038a:	b2bc      	uxth	r4, r7
 800038c:	2101      	movs	r1, #1
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e0 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c0:	fb02 f404 	mul.w	r4, r2, r4
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80ca 	bhi.w	800056a <__udivmoddi4+0x2d6>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa0e f401 	lsl.w	r4, lr, r1
 80003f0:	fa20 f306 	lsr.w	r3, r0, r6
 80003f4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003f8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003fc:	4323      	orrs	r3, r4
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	fa1f fc87 	uxth.w	ip, r7
 8000406:	fbbe f0f9 	udiv	r0, lr, r9
 800040a:	0c1c      	lsrs	r4, r3, #16
 800040c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000410:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000414:	fb00 fe0c 	mul.w	lr, r0, ip
 8000418:	45a6      	cmp	lr, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x1a0>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f100 3aff 	add.w	sl, r0, #4294967295
 8000426:	f080 809c 	bcs.w	8000562 <__udivmoddi4+0x2ce>
 800042a:	45a6      	cmp	lr, r4
 800042c:	f240 8099 	bls.w	8000562 <__udivmoddi4+0x2ce>
 8000430:	3802      	subs	r0, #2
 8000432:	443c      	add	r4, r7
 8000434:	eba4 040e 	sub.w	r4, r4, lr
 8000438:	fa1f fe83 	uxth.w	lr, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000448:	fb03 fc0c 	mul.w	ip, r3, ip
 800044c:	45a4      	cmp	ip, r4
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1ce>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 3eff 	add.w	lr, r3, #4294967295
 8000456:	f080 8082 	bcs.w	800055e <__udivmoddi4+0x2ca>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d97f      	bls.n	800055e <__udivmoddi4+0x2ca>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000466:	eba4 040c 	sub.w	r4, r4, ip
 800046a:	fba0 ec02 	umull	lr, ip, r0, r2
 800046e:	4564      	cmp	r4, ip
 8000470:	4673      	mov	r3, lr
 8000472:	46e1      	mov	r9, ip
 8000474:	d362      	bcc.n	800053c <__udivmoddi4+0x2a8>
 8000476:	d05f      	beq.n	8000538 <__udivmoddi4+0x2a4>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x1fe>
 800047a:	ebb8 0203 	subs.w	r2, r8, r3
 800047e:	eb64 0409 	sbc.w	r4, r4, r9
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	fa22 f301 	lsr.w	r3, r2, r1
 800048a:	431e      	orrs	r6, r3
 800048c:	40cc      	lsrs	r4, r1
 800048e:	e9c5 6400 	strd	r6, r4, [r5]
 8000492:	2100      	movs	r1, #0
 8000494:	e74f      	b.n	8000336 <__udivmoddi4+0xa2>
 8000496:	fbb1 fcf2 	udiv	ip, r1, r2
 800049a:	0c01      	lsrs	r1, r0, #16
 800049c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a0:	b280      	uxth	r0, r0
 80004a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a6:	463b      	mov	r3, r7
 80004a8:	4638      	mov	r0, r7
 80004aa:	463c      	mov	r4, r7
 80004ac:	46b8      	mov	r8, r7
 80004ae:	46be      	mov	lr, r7
 80004b0:	2620      	movs	r6, #32
 80004b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004b6:	eba2 0208 	sub.w	r2, r2, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e766      	b.n	800038e <__udivmoddi4+0xfa>
 80004c0:	4601      	mov	r1, r0
 80004c2:	e718      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e72c      	b.n	8000322 <__udivmoddi4+0x8e>
 80004c8:	f1c6 0220 	rsb	r2, r6, #32
 80004cc:	fa2e f302 	lsr.w	r3, lr, r2
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	40b1      	lsls	r1, r6
 80004d4:	fa20 f202 	lsr.w	r2, r0, r2
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	430a      	orrs	r2, r1
 80004de:	fbb3 f8fe 	udiv	r8, r3, lr
 80004e2:	b2bc      	uxth	r4, r7
 80004e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	40b0      	lsls	r0, r6
 80004f4:	4589      	cmp	r9, r1
 80004f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004fa:	b280      	uxth	r0, r0
 80004fc:	d93e      	bls.n	800057c <__udivmoddi4+0x2e8>
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	f108 3cff 	add.w	ip, r8, #4294967295
 8000504:	d201      	bcs.n	800050a <__udivmoddi4+0x276>
 8000506:	4589      	cmp	r9, r1
 8000508:	d81f      	bhi.n	800054a <__udivmoddi4+0x2b6>
 800050a:	eba1 0109 	sub.w	r1, r1, r9
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	b292      	uxth	r2, r2
 800051c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000520:	4542      	cmp	r2, r8
 8000522:	d229      	bcs.n	8000578 <__udivmoddi4+0x2e4>
 8000524:	18ba      	adds	r2, r7, r2
 8000526:	f109 31ff 	add.w	r1, r9, #4294967295
 800052a:	d2c4      	bcs.n	80004b6 <__udivmoddi4+0x222>
 800052c:	4542      	cmp	r2, r8
 800052e:	d2c2      	bcs.n	80004b6 <__udivmoddi4+0x222>
 8000530:	f1a9 0102 	sub.w	r1, r9, #2
 8000534:	443a      	add	r2, r7
 8000536:	e7be      	b.n	80004b6 <__udivmoddi4+0x222>
 8000538:	45f0      	cmp	r8, lr
 800053a:	d29d      	bcs.n	8000478 <__udivmoddi4+0x1e4>
 800053c:	ebbe 0302 	subs.w	r3, lr, r2
 8000540:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000544:	3801      	subs	r0, #1
 8000546:	46e1      	mov	r9, ip
 8000548:	e796      	b.n	8000478 <__udivmoddi4+0x1e4>
 800054a:	eba7 0909 	sub.w	r9, r7, r9
 800054e:	4449      	add	r1, r9
 8000550:	f1a8 0c02 	sub.w	ip, r8, #2
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	e7db      	b.n	8000516 <__udivmoddi4+0x282>
 800055e:	4673      	mov	r3, lr
 8000560:	e77f      	b.n	8000462 <__udivmoddi4+0x1ce>
 8000562:	4650      	mov	r0, sl
 8000564:	e766      	b.n	8000434 <__udivmoddi4+0x1a0>
 8000566:	4608      	mov	r0, r1
 8000568:	e6fd      	b.n	8000366 <__udivmoddi4+0xd2>
 800056a:	443b      	add	r3, r7
 800056c:	3a02      	subs	r2, #2
 800056e:	e733      	b.n	80003d8 <__udivmoddi4+0x144>
 8000570:	f1ac 0c02 	sub.w	ip, ip, #2
 8000574:	443b      	add	r3, r7
 8000576:	e71c      	b.n	80003b2 <__udivmoddi4+0x11e>
 8000578:	4649      	mov	r1, r9
 800057a:	e79c      	b.n	80004b6 <__udivmoddi4+0x222>
 800057c:	eba1 0109 	sub.w	r1, r1, r9
 8000580:	46c4      	mov	ip, r8
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	e7c4      	b.n	8000516 <__udivmoddi4+0x282>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fc3f 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f87b 	bl	8000694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8e3 	bl	8000768 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  SEGGER_UART_init(500000);
 80005a2:	4830      	ldr	r0, [pc, #192]	@ (8000664 <main+0xd4>)
 80005a4:	f003 fdfe 	bl	80041a4 <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= (1 << 0);
 80005a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000668 <main+0xd8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2e      	ldr	r2, [pc, #184]	@ (8000668 <main+0xd8>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf(); //for uart communucation
 80005b4:	f003 fb64 	bl	8003c80 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 3, &ledg_task_handle); //task1_handle is own TCB address
 80005b8:	4b2c      	ldr	r3, [pc, #176]	@ (800066c <main+0xdc>)
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	2303      	movs	r3, #3
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2300      	movs	r3, #0
 80005c2:	22c8      	movs	r2, #200	@ 0xc8
 80005c4:	492a      	ldr	r1, [pc, #168]	@ (8000670 <main+0xe0>)
 80005c6:	482b      	ldr	r0, [pc, #172]	@ (8000674 <main+0xe4>)
 80005c8:	f001 ff44 	bl	8002454 <xTaskCreate>
 80005cc:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d00b      	beq.n	80005ec <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005d8:	f383 8811 	msr	BASEPRI, r3
 80005dc:	f3bf 8f6f 	isb	sy
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <main+0x58>

  next_task_handle = ledg_task_handle;
 80005ec:	4b1f      	ldr	r3, [pc, #124]	@ (800066c <main+0xdc>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a21      	ldr	r2, [pc, #132]	@ (8000678 <main+0xe8>)
 80005f2:	6013      	str	r3, [r2, #0]

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 1, &ledr_task_handle);
 80005f4:	4b21      	ldr	r3, [pc, #132]	@ (800067c <main+0xec>)
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	2301      	movs	r3, #1
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2300      	movs	r3, #0
 80005fe:	22c8      	movs	r2, #200	@ 0xc8
 8000600:	491f      	ldr	r1, [pc, #124]	@ (8000680 <main+0xf0>)
 8000602:	4820      	ldr	r0, [pc, #128]	@ (8000684 <main+0xf4>)
 8000604:	f001 ff26 	bl	8002454 <xTaskCreate>
 8000608:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2b01      	cmp	r3, #1
 800060e:	d00b      	beq.n	8000628 <main+0x98>
        __asm volatile
 8000610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000614:	f383 8811 	msr	BASEPRI, r3
 8000618:	f3bf 8f6f 	isb	sy
 800061c:	f3bf 8f4f 	dsb	sy
 8000620:	607b      	str	r3, [r7, #4]
    }
 8000622:	bf00      	nop
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <main+0x94>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &ledo_task_handle);
 8000628:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <main+0xf8>)
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	2302      	movs	r3, #2
 800062e:	9300      	str	r3, [sp, #0]
 8000630:	2300      	movs	r3, #0
 8000632:	22c8      	movs	r2, #200	@ 0xc8
 8000634:	4915      	ldr	r1, [pc, #84]	@ (800068c <main+0xfc>)
 8000636:	4816      	ldr	r0, [pc, #88]	@ (8000690 <main+0x100>)
 8000638:	f001 ff0c 	bl	8002454 <xTaskCreate>
 800063c:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d00b      	beq.n	800065c <main+0xcc>
        __asm volatile
 8000644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000648:	f383 8811 	msr	BASEPRI, r3
 800064c:	f3bf 8f6f 	isb	sy
 8000650:	f3bf 8f4f 	dsb	sy
 8000654:	603b      	str	r3, [r7, #0]
    }
 8000656:	bf00      	nop
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <main+0xc8>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 800065c:	f002 f908 	bl	8002870 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <main+0xd0>
 8000664:	0007a120 	.word	0x0007a120
 8000668:	e0001000 	.word	0xe0001000
 800066c:	20000034 	.word	0x20000034
 8000670:	08006778 	.word	0x08006778
 8000674:	08000a65 	.word	0x08000a65
 8000678:	20000044 	.word	0x20000044
 800067c:	2000003c 	.word	0x2000003c
 8000680:	08006788 	.word	0x08006788
 8000684:	08000b49 	.word	0x08000b49
 8000688:	20000038 	.word	0x20000038
 800068c:	08006798 	.word	0x08006798
 8000690:	08000ad5 	.word	0x08000ad5

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b094      	sub	sp, #80	@ 0x50
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	2230      	movs	r2, #48	@ 0x30
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f006 f822 	bl	80066ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b8:	2300      	movs	r3, #0
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	4b28      	ldr	r3, [pc, #160]	@ (8000760 <SystemClock_Config+0xcc>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	4a27      	ldr	r2, [pc, #156]	@ (8000760 <SystemClock_Config+0xcc>)
 80006c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c8:	4b25      	ldr	r3, [pc, #148]	@ (8000760 <SystemClock_Config+0xcc>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d4:	2300      	movs	r3, #0
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	4b22      	ldr	r3, [pc, #136]	@ (8000764 <SystemClock_Config+0xd0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a21      	ldr	r2, [pc, #132]	@ (8000764 <SystemClock_Config+0xd0>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemClock_Config+0xd0>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2302      	movs	r3, #2
 80006fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000700:	2300      	movs	r3, #0
 8000702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000704:	2308      	movs	r3, #8
 8000706:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000708:	23a8      	movs	r3, #168	@ 0xa8
 800070a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070c:	2302      	movs	r3, #2
 800070e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000710:	2307      	movs	r3, #7
 8000712:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000714:	f107 0320 	add.w	r3, r7, #32
 8000718:	4618      	mov	r0, r3
 800071a:	f000 fe95 	bl	8001448 <HAL_RCC_OscConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000724:	f000 fa60 	bl	8000be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000728:	230f      	movs	r3, #15
 800072a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072c:	2302      	movs	r3, #2
 800072e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000734:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000738:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800073e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2105      	movs	r1, #5
 8000746:	4618      	mov	r0, r3
 8000748:	f001 f8f6 	bl	8001938 <HAL_RCC_ClockConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000752:	f000 fa49 	bl	8000be8 <Error_Handler>
  }
}
 8000756:	bf00      	nop
 8000758:	3750      	adds	r7, #80	@ 0x50
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40007000 	.word	0x40007000

08000768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08c      	sub	sp, #48	@ 0x30
 800076c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	61bb      	str	r3, [r7, #24]
 8000782:	4ba6      	ldr	r3, [pc, #664]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4aa5      	ldr	r2, [pc, #660]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000788:	f043 0310 	orr.w	r3, r3, #16
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4ba3      	ldr	r3, [pc, #652]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0310 	and.w	r3, r3, #16
 8000796:	61bb      	str	r3, [r7, #24]
 8000798:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	4b9f      	ldr	r3, [pc, #636]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a9e      	ldr	r2, [pc, #632]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b9c      	ldr	r3, [pc, #624]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	617b      	str	r3, [r7, #20]
 80007b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	4b98      	ldr	r3, [pc, #608]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a97      	ldr	r2, [pc, #604]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b95      	ldr	r3, [pc, #596]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	4b91      	ldr	r3, [pc, #580]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a90      	ldr	r2, [pc, #576]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007dc:	f043 0301 	orr.w	r3, r3, #1
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e2:	4b8e      	ldr	r3, [pc, #568]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	4b8a      	ldr	r3, [pc, #552]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	4a89      	ldr	r2, [pc, #548]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 80007f8:	f043 0302 	orr.w	r3, r3, #2
 80007fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fe:	4b87      	ldr	r3, [pc, #540]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f003 0302 	and.w	r3, r3, #2
 8000806:	60bb      	str	r3, [r7, #8]
 8000808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	4b83      	ldr	r3, [pc, #524]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a82      	ldr	r2, [pc, #520]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 8000814:	f043 0308 	orr.w	r3, r3, #8
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b80      	ldr	r3, [pc, #512]	@ (8000a1c <MX_GPIO_Init+0x2b4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0308 	and.w	r3, r3, #8
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2108      	movs	r1, #8
 800082a:	487d      	ldr	r0, [pc, #500]	@ (8000a20 <MX_GPIO_Init+0x2b8>)
 800082c:	f000 fdb4 	bl	8001398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2101      	movs	r1, #1
 8000834:	487b      	ldr	r0, [pc, #492]	@ (8000a24 <MX_GPIO_Init+0x2bc>)
 8000836:	f000 fdaf 	bl	8001398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800083a:	2200      	movs	r2, #0
 800083c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000840:	4879      	ldr	r0, [pc, #484]	@ (8000a28 <MX_GPIO_Init+0x2c0>)
 8000842:	f000 fda9 	bl	8001398 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000846:	2308      	movs	r3, #8
 8000848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084a:	2301      	movs	r3, #1
 800084c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000856:	f107 031c 	add.w	r3, r7, #28
 800085a:	4619      	mov	r1, r3
 800085c:	4870      	ldr	r0, [pc, #448]	@ (8000a20 <MX_GPIO_Init+0x2b8>)
 800085e:	f000 fbff 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000862:	2301      	movs	r3, #1
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2301      	movs	r3, #1
 8000868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 031c 	add.w	r3, r7, #28
 8000876:	4619      	mov	r1, r3
 8000878:	486a      	ldr	r0, [pc, #424]	@ (8000a24 <MX_GPIO_Init+0x2bc>)
 800087a:	f000 fbf1 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800087e:	2308      	movs	r3, #8
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800088e:	2305      	movs	r3, #5
 8000890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4862      	ldr	r0, [pc, #392]	@ (8000a24 <MX_GPIO_Init+0x2bc>)
 800089a:	f000 fbe1 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089e:	2301      	movs	r3, #1
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008a2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	485e      	ldr	r0, [pc, #376]	@ (8000a2c <MX_GPIO_Init+0x2c4>)
 80008b4:	f000 fbd4 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008b8:	2310      	movs	r3, #16
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008c8:	2306      	movs	r3, #6
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4856      	ldr	r0, [pc, #344]	@ (8000a2c <MX_GPIO_Init+0x2c4>)
 80008d4:	f000 fbc4 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008d8:	23e0      	movs	r3, #224	@ 0xe0
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008e8:	2305      	movs	r3, #5
 80008ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	484e      	ldr	r0, [pc, #312]	@ (8000a2c <MX_GPIO_Init+0x2c4>)
 80008f4:	f000 fbb4 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008f8:	2304      	movs	r3, #4
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	4849      	ldr	r0, [pc, #292]	@ (8000a30 <MX_GPIO_Init+0x2c8>)
 800090c:	f000 fba8 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000910:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000922:	2305      	movs	r3, #5
 8000924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	4840      	ldr	r0, [pc, #256]	@ (8000a30 <MX_GPIO_Init+0x2c8>)
 800092e:	f000 fb97 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000932:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000936:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4837      	ldr	r0, [pc, #220]	@ (8000a28 <MX_GPIO_Init+0x2c0>)
 800094c:	f000 fb88 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000950:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000962:	2306      	movs	r3, #6
 8000964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	482d      	ldr	r0, [pc, #180]	@ (8000a24 <MX_GPIO_Init+0x2bc>)
 800096e:	f000 fb77 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000972:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	4829      	ldr	r0, [pc, #164]	@ (8000a2c <MX_GPIO_Init+0x2c4>)
 8000988:	f000 fb6a 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800098c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000992:	2302      	movs	r3, #2
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800099e:	230a      	movs	r3, #10
 80009a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	4820      	ldr	r0, [pc, #128]	@ (8000a2c <MX_GPIO_Init+0x2c4>)
 80009aa:	f000 fb59 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ae:	2320      	movs	r3, #32
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b2:	2300      	movs	r3, #0
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	4819      	ldr	r0, [pc, #100]	@ (8000a28 <MX_GPIO_Init+0x2c0>)
 80009c2:	f000 fb4d 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009c6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009cc:	2312      	movs	r3, #18
 80009ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009d8:	2304      	movs	r3, #4
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	4813      	ldr	r0, [pc, #76]	@ (8000a30 <MX_GPIO_Init+0x2c8>)
 80009e4:	f000 fb3c 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009e8:	2302      	movs	r3, #2
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ec:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	4808      	ldr	r0, [pc, #32]	@ (8000a20 <MX_GPIO_Init+0x2b8>)
 80009fe:	f000 fb2f 	bl	8001060 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2106      	movs	r1, #6
 8000a06:	2006      	movs	r0, #6
 8000a08:	f000 fb00 	bl	800100c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a0c:	2006      	movs	r0, #6
 8000a0e:	f000 fb19 	bl	8001044 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a12:	bf00      	nop
 8000a14:	3730      	adds	r7, #48	@ 0x30
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40020800 	.word	0x40020800
 8000a28:	40020c00 	.word	0x40020c00
 8000a2c:	40020000 	.word	0x40020000
 8000a30:	40020400 	.word	0x40020400

08000a34 <button_interrupt_handler>:

/* USER CODE BEGIN 4 */
void button_interrupt_handler(void){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af02      	add	r7, sp, #8
	/*
	 * the SEGGER SystemView target sources to detect the entry of an interrupt. If you don't provide this,
	 * then SEGGER target sources will not be having any idea that there was actually an execution of interrupt handler.
	 */
	traceISR_ENTER();
 8000a3a:	f005 fb01 	bl	8006040 <SEGGER_SYSVIEW_RecordEnterISR>
	xTaskNotifyFromISR(next_task_handle, 0, eNoAction, NULL);
 8000a3e:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <button_interrupt_handler+0x2c>)
 8000a40:	6818      	ldr	r0, [r3, #0]
 8000a42:	2300      	movs	r3, #0
 8000a44:	9301      	str	r3, [sp, #4]
 8000a46:	2300      	movs	r3, #0
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2100      	movs	r1, #0
 8000a50:	f002 fa90 	bl	8002f74 <xTaskGenericNotifyFromISR>
	traceISR_EXIT();
 8000a54:	f005 fb36 	bl	80060c4 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000044 	.word	0x20000044

08000a64 <led_green_handler>:

static void led_green_handler(void *parameters){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af02      	add	r7, sp, #8
 8000a6a:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 8000a6c:	4814      	ldr	r0, [pc, #80]	@ (8000ac0 <led_green_handler+0x5c>)
 8000a6e:	f005 fd8f 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a76:	4813      	ldr	r0, [pc, #76]	@ (8000ac4 <led_green_handler+0x60>)
 8000a78:	f000 fca7 	bl	80013ca <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(1000));
 8000a7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	2200      	movs	r2, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f002 f9e9 	bl	8002e60 <xTaskGenericNotifyWait>
 8000a8e:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE){
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d1ea      	bne.n	8000a6c <led_green_handler+0x8>
			vPortEnterCritical();
 8000a96:	f002 fdb1 	bl	80035fc <vPortEnterCritical>
			 * This actually disables the interrupt, this also disables the PendSV interrupt. So, once that PendSV interrupt is disabled,
			 * because, you know that PendSV is configured for the lowest priority, that is 0xF0.
			 * Hence, this actually disables context switch as well. That means,
			 * the context switch between task is also disabled by using this macro.
			 */
			next_task_handle = ledo_task_handle;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <led_green_handler+0x64>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000acc <led_green_handler+0x68>)
 8000aa0:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_GREEN_PIN, GPIO_PIN_SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000aa8:	4806      	ldr	r0, [pc, #24]	@ (8000ac4 <led_green_handler+0x60>)
 8000aaa:	f000 fc75 	bl	8001398 <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Deleting green led task");
 8000aae:	4808      	ldr	r0, [pc, #32]	@ (8000ad0 <led_green_handler+0x6c>)
 8000ab0:	f005 fd6e 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000ab4:	f002 fdd4 	bl	8003660 <vPortExitCritical>
			vTaskDelete(NULL);
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f001 fe2f 	bl	800271c <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 8000abe:	e7d5      	b.n	8000a6c <led_green_handler+0x8>
 8000ac0:	080067a8 	.word	0x080067a8
 8000ac4:	40020c00 	.word	0x40020c00
 8000ac8:	20000038 	.word	0x20000038
 8000acc:	20000044 	.word	0x20000044
 8000ad0:	080067bc 	.word	0x080067bc

08000ad4 <led_orange_handler>:
		}
	}
}

static void led_orange_handler(void *parameters){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af02      	add	r7, sp, #8
 8000ada:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000adc:	4815      	ldr	r0, [pc, #84]	@ (8000b34 <led_orange_handler+0x60>)
 8000ade:	f005 fd57 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000ae2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ae6:	4814      	ldr	r0, [pc, #80]	@ (8000b38 <led_orange_handler+0x64>)
 8000ae8:	f000 fc6f 	bl	80013ca <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(800));
 8000aec:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000af0:	9300      	str	r3, [sp, #0]
 8000af2:	2300      	movs	r3, #0
 8000af4:	2200      	movs	r2, #0
 8000af6:	2100      	movs	r1, #0
 8000af8:	2000      	movs	r0, #0
 8000afa:	f002 f9b1 	bl	8002e60 <xTaskGenericNotifyWait>
 8000afe:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE){
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d1ea      	bne.n	8000adc <led_orange_handler+0x8>
			portENTER_CRITICAL();
 8000b06:	f002 fd79 	bl	80035fc <vPortEnterCritical>
			next_task_handle = ledr_task_handle;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <led_orange_handler+0x68>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000b40 <led_orange_handler+0x6c>)
 8000b10:	6013      	str	r3, [r2, #0]
			xTaskResumeAll();
 8000b12:	f001 ff17 	bl	8002944 <xTaskResumeAll>
			HAL_GPIO_WritePin(GPIOD, LED_ORANGE_PIN, GPIO_PIN_SET);
 8000b16:	2201      	movs	r2, #1
 8000b18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b1c:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <led_orange_handler+0x64>)
 8000b1e:	f000 fc3b 	bl	8001398 <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Deleting orange led task");
 8000b22:	4808      	ldr	r0, [pc, #32]	@ (8000b44 <led_orange_handler+0x70>)
 8000b24:	f005 fd34 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000b28:	f002 fd9a 	bl	8003660 <vPortExitCritical>
			vTaskDelete(NULL);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f001 fdf5 	bl	800271c <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000b32:	e7d3      	b.n	8000adc <led_orange_handler+0x8>
 8000b34:	080067d4 	.word	0x080067d4
 8000b38:	40020c00 	.word	0x40020c00
 8000b3c:	2000003c 	.word	0x2000003c
 8000b40:	20000044 	.word	0x20000044
 8000b44:	080067e8 	.word	0x080067e8

08000b48 <led_red_handler>:
		}
	}
}

static void led_red_handler(void *parameters){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000b50:	4817      	ldr	r0, [pc, #92]	@ (8000bb0 <led_red_handler+0x68>)
 8000b52:	f005 fd1d 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000b56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b5a:	4816      	ldr	r0, [pc, #88]	@ (8000bb4 <led_red_handler+0x6c>)
 8000b5c:	f000 fc35 	bl	80013ca <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(400));
 8000b60:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2300      	movs	r3, #0
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f002 f977 	bl	8002e60 <xTaskGenericNotifyWait>
 8000b72:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE){
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d1ea      	bne.n	8000b50 <led_red_handler+0x8>
			portENTER_CRITICAL();
 8000b7a:	f002 fd3f 	bl	80035fc <vPortEnterCritical>
			next_task_handle = NULL;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <led_red_handler+0x70>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
			xTaskResumeAll();
 8000b84:	f001 fede 	bl	8002944 <xTaskResumeAll>
			HAL_GPIO_WritePin(GPIOD, LED_RED_PIN, GPIO_PIN_SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b8e:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <led_red_handler+0x6c>)
 8000b90:	f000 fc02 	bl	8001398 <HAL_GPIO_WritePin>
			vTaskDelete(btn_task_handle);
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <led_red_handler+0x74>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f001 fdbf 	bl	800271c <vTaskDelete>
			SEGGER_SYSVIEW_PrintfTarget("Deleting red led task");
 8000b9e:	4808      	ldr	r0, [pc, #32]	@ (8000bc0 <led_red_handler+0x78>)
 8000ba0:	f005 fcf6 	bl	8006590 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000ba4:	f002 fd5c 	bl	8003660 <vPortExitCritical>
			vTaskDelete(NULL);
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f001 fdb7 	bl	800271c <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000bae:	e7cf      	b.n	8000b50 <led_red_handler+0x8>
 8000bb0:	08006804 	.word	0x08006804
 8000bb4:	40020c00 	.word	0x40020c00
 8000bb8:	20000044 	.word	0x20000044
 8000bbc:	20000040 	.word	0x20000040
 8000bc0:	08006818 	.word	0x08006818

08000bc4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a04      	ldr	r2, [pc, #16]	@ (8000be4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d101      	bne.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bd6:	f000 f941 	bl	8000e5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40001000 	.word	0x40001000

08000be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bec:	b672      	cpsid	i
}
 8000bee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <Error_Handler+0x8>

08000bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	607b      	str	r3, [r7, #4]
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	4a0f      	ldr	r2, [pc, #60]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	603b      	str	r3, [r7, #0]
 8000c1a:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	4a08      	ldr	r2, [pc, #32]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_MspInit+0x4c>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000c32:	f002 fc63 	bl	80034fc <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023800 	.word	0x40023800

08000c44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b08e      	sub	sp, #56	@ 0x38
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	4b33      	ldr	r3, [pc, #204]	@ (8000d28 <HAL_InitTick+0xe4>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5c:	4a32      	ldr	r2, [pc, #200]	@ (8000d28 <HAL_InitTick+0xe4>)
 8000c5e:	f043 0310 	orr.w	r3, r3, #16
 8000c62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c64:	4b30      	ldr	r3, [pc, #192]	@ (8000d28 <HAL_InitTick+0xe4>)
 8000c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c70:	f107 0210 	add.w	r2, r7, #16
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	4611      	mov	r1, r2
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f001 f868 	bl	8001d50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c80:	6a3b      	ldr	r3, [r7, #32]
 8000c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d103      	bne.n	8000c92 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c8a:	f001 f84d 	bl	8001d28 <HAL_RCC_GetPCLK1Freq>
 8000c8e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c90:	e004      	b.n	8000c9c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c92:	f001 f849 	bl	8001d28 <HAL_RCC_GetPCLK1Freq>
 8000c96:	4603      	mov	r3, r0
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c9e:	4a23      	ldr	r2, [pc, #140]	@ (8000d2c <HAL_InitTick+0xe8>)
 8000ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca4:	0c9b      	lsrs	r3, r3, #18
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000caa:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cac:	4a21      	ldr	r2, [pc, #132]	@ (8000d34 <HAL_InitTick+0xf0>)
 8000cae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cb6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cbc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cca:	4b19      	ldr	r3, [pc, #100]	@ (8000d30 <HAL_InitTick+0xec>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cd0:	4817      	ldr	r0, [pc, #92]	@ (8000d30 <HAL_InitTick+0xec>)
 8000cd2:	f001 f86f 	bl	8001db4 <HAL_TIM_Base_Init>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000cdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d11b      	bne.n	8000d1c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ce4:	4812      	ldr	r0, [pc, #72]	@ (8000d30 <HAL_InitTick+0xec>)
 8000ce6:	f001 f8bf 	bl	8001e68 <HAL_TIM_Base_Start_IT>
 8000cea:	4603      	mov	r3, r0
 8000cec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cf0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d111      	bne.n	8000d1c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cf8:	2036      	movs	r0, #54	@ 0x36
 8000cfa:	f000 f9a3 	bl	8001044 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b0f      	cmp	r3, #15
 8000d02:	d808      	bhi.n	8000d16 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d04:	2200      	movs	r2, #0
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	2036      	movs	r0, #54	@ 0x36
 8000d0a:	f000 f97f 	bl	800100c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <HAL_InitTick+0xf4>)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6013      	str	r3, [r2, #0]
 8000d14:	e002      	b.n	8000d1c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3738      	adds	r7, #56	@ 0x38
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	431bde83 	.word	0x431bde83
 8000d30:	20000048 	.word	0x20000048
 8000d34:	40001000 	.word	0x40001000
 8000d38:	20000004 	.word	0x20000004

08000d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <NMI_Handler+0x4>

08000d44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <HardFault_Handler+0x4>

08000d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <MemManage_Handler+0x4>

08000d54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <BusFault_Handler+0x4>

08000d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <UsageFault_Handler+0x4>

08000d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  button_interrupt_handler();
 8000d76:	f7ff fe5d 	bl	8000a34 <button_interrupt_handler>

  //clear EXTI 0 pending bit
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f000 fb40 	bl	8001400 <HAL_GPIO_EXTI_IRQHandler>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d80:	2001      	movs	r0, #1
 8000d82:	f000 fb3d 	bl	8001400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d90:	4802      	ldr	r0, [pc, #8]	@ (8000d9c <TIM6_DAC_IRQHandler+0x10>)
 8000d92:	f001 f8d9 	bl	8001f48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000048 	.word	0x20000048

08000da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da4:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <SystemInit+0x20>)
 8000da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000daa:	4a05      	ldr	r2, [pc, #20]	@ (8000dc0 <SystemInit+0x20>)
 8000dac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000db0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dfc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dc8:	f7ff ffea 	bl	8000da0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dcc:	480c      	ldr	r0, [pc, #48]	@ (8000e00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dce:	490d      	ldr	r1, [pc, #52]	@ (8000e04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd4:	e002      	b.n	8000ddc <LoopCopyDataInit>

08000dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dda:	3304      	adds	r3, #4

08000ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de0:	d3f9      	bcc.n	8000dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000de4:	4c0a      	ldr	r4, [pc, #40]	@ (8000e10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de8:	e001      	b.n	8000dee <LoopFillZerobss>

08000dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dec:	3204      	adds	r2, #4

08000dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df0:	d3fb      	bcc.n	8000dea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000df2:	f005 fc83 	bl	80066fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000df6:	f7ff fbcb 	bl	8000590 <main>
  bx  lr    
 8000dfa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000e08:	08006958 	.word	0x08006958
  ldr r2, =_sbss
 8000e0c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000e10:	20014440 	.word	0x20014440

08000e14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <ADC_IRQHandler>
	...

08000e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <HAL_Init+0x40>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0d      	ldr	r2, [pc, #52]	@ (8000e58 <HAL_Init+0x40>)
 8000e22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e28:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e58 <HAL_Init+0x40>)
 8000e2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e34:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a07      	ldr	r2, [pc, #28]	@ (8000e58 <HAL_Init+0x40>)
 8000e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e40:	2003      	movs	r0, #3
 8000e42:	f000 f8d8 	bl	8000ff6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e46:	200f      	movs	r0, #15
 8000e48:	f7ff fefc 	bl	8000c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e4c:	f7ff fed2 	bl	8000bf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40023c00 	.word	0x40023c00

08000e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <HAL_IncTick+0x20>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_IncTick+0x24>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	4a04      	ldr	r2, [pc, #16]	@ (8000e80 <HAL_IncTick+0x24>)
 8000e6e:	6013      	str	r3, [r2, #0]
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	20000090 	.word	0x20000090

08000e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return uwTick;
 8000e88:	4b03      	ldr	r3, [pc, #12]	@ (8000e98 <HAL_GetTick+0x14>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000090 	.word	0x20000090

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4907      	ldr	r1, [pc, #28]	@ (8000f38 <__NVIC_EnableIRQ+0x38>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db0a      	blt.n	8000f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	490c      	ldr	r1, [pc, #48]	@ (8000f88 <__NVIC_SetPriority+0x4c>)
 8000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	440b      	add	r3, r1
 8000f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f64:	e00a      	b.n	8000f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4908      	ldr	r1, [pc, #32]	@ (8000f8c <__NVIC_SetPriority+0x50>)
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 030f 	and.w	r3, r3, #15
 8000f72:	3b04      	subs	r3, #4
 8000f74:	0112      	lsls	r2, r2, #4
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	761a      	strb	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	@ 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	bf28      	it	cs
 8000fae:	2304      	movcs	r3, #4
 8000fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	d902      	bls.n	8000fc0 <NVIC_EncodePriority+0x30>
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3b03      	subs	r3, #3
 8000fbe:	e000      	b.n	8000fc2 <NVIC_EncodePriority+0x32>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe2:	43d9      	mvns	r1, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	4313      	orrs	r3, r2
         );
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3724      	adds	r7, #36	@ 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ff4c 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
 8001018:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800101e:	f7ff ff61 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8001022:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	68b9      	ldr	r1, [r7, #8]
 8001028:	6978      	ldr	r0, [r7, #20]
 800102a:	f7ff ffb1 	bl	8000f90 <NVIC_EncodePriority>
 800102e:	4602      	mov	r2, r0
 8001030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001034:	4611      	mov	r1, r2
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff ff80 	bl	8000f3c <__NVIC_SetPriority>
}
 800103c:	bf00      	nop
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff54 	bl	8000f00 <__NVIC_EnableIRQ>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001060:	b480      	push	{r7}
 8001062:	b089      	sub	sp, #36	@ 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
 800107a:	e16b      	b.n	8001354 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800107c:	2201      	movs	r2, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	429a      	cmp	r2, r3
 8001096:	f040 815a 	bne.w	800134e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d005      	beq.n	80010b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d130      	bne.n	8001114 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	68da      	ldr	r2, [r3, #12]
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010e8:	2201      	movs	r2, #1
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4013      	ands	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	091b      	lsrs	r3, r3, #4
 80010fe:	f003 0201 	and.w	r2, r3, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	2b03      	cmp	r3, #3
 800111e:	d017      	beq.n	8001150 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	2203      	movs	r2, #3
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d123      	bne.n	80011a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	08da      	lsrs	r2, r3, #3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3208      	adds	r2, #8
 8001164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	220f      	movs	r2, #15
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4313      	orrs	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	08da      	lsrs	r2, r3, #3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	3208      	adds	r2, #8
 800119e:	69b9      	ldr	r1, [r7, #24]
 80011a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 0203 	and.w	r2, r3, #3
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f000 80b4 	beq.w	800134e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b60      	ldr	r3, [pc, #384]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ee:	4a5f      	ldr	r2, [pc, #380]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011f6:	4b5d      	ldr	r3, [pc, #372]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001202:	4a5b      	ldr	r2, [pc, #364]	@ (8001370 <HAL_GPIO_Init+0x310>)
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	089b      	lsrs	r3, r3, #2
 8001208:	3302      	adds	r3, #2
 800120a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	220f      	movs	r2, #15
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a52      	ldr	r2, [pc, #328]	@ (8001374 <HAL_GPIO_Init+0x314>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d02b      	beq.n	8001286 <HAL_GPIO_Init+0x226>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a51      	ldr	r2, [pc, #324]	@ (8001378 <HAL_GPIO_Init+0x318>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d025      	beq.n	8001282 <HAL_GPIO_Init+0x222>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a50      	ldr	r2, [pc, #320]	@ (800137c <HAL_GPIO_Init+0x31c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d01f      	beq.n	800127e <HAL_GPIO_Init+0x21e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a4f      	ldr	r2, [pc, #316]	@ (8001380 <HAL_GPIO_Init+0x320>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d019      	beq.n	800127a <HAL_GPIO_Init+0x21a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4e      	ldr	r2, [pc, #312]	@ (8001384 <HAL_GPIO_Init+0x324>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d013      	beq.n	8001276 <HAL_GPIO_Init+0x216>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4d      	ldr	r2, [pc, #308]	@ (8001388 <HAL_GPIO_Init+0x328>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d00d      	beq.n	8001272 <HAL_GPIO_Init+0x212>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4c      	ldr	r2, [pc, #304]	@ (800138c <HAL_GPIO_Init+0x32c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d007      	beq.n	800126e <HAL_GPIO_Init+0x20e>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4b      	ldr	r2, [pc, #300]	@ (8001390 <HAL_GPIO_Init+0x330>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d101      	bne.n	800126a <HAL_GPIO_Init+0x20a>
 8001266:	2307      	movs	r3, #7
 8001268:	e00e      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800126a:	2308      	movs	r3, #8
 800126c:	e00c      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800126e:	2306      	movs	r3, #6
 8001270:	e00a      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001272:	2305      	movs	r3, #5
 8001274:	e008      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001276:	2304      	movs	r3, #4
 8001278:	e006      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800127a:	2303      	movs	r3, #3
 800127c:	e004      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800127e:	2302      	movs	r3, #2
 8001280:	e002      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001282:	2301      	movs	r3, #1
 8001284:	e000      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001286:	2300      	movs	r3, #0
 8001288:	69fa      	ldr	r2, [r7, #28]
 800128a:	f002 0203 	and.w	r2, r2, #3
 800128e:	0092      	lsls	r2, r2, #2
 8001290:	4093      	lsls	r3, r2
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4313      	orrs	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001298:	4935      	ldr	r1, [pc, #212]	@ (8001370 <HAL_GPIO_Init+0x310>)
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	089b      	lsrs	r3, r3, #2
 800129e:	3302      	adds	r3, #2
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ca:	4a32      	ldr	r2, [pc, #200]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d0:	4b30      	ldr	r3, [pc, #192]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f4:	4a27      	ldr	r2, [pc, #156]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012fa:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800131e:	4a1d      	ldr	r2, [pc, #116]	@ (8001394 <HAL_GPIO_Init+0x334>)
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <HAL_GPIO_Init+0x334>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001348:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <HAL_GPIO_Init+0x334>)
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3301      	adds	r3, #1
 8001352:	61fb      	str	r3, [r7, #28]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	2b0f      	cmp	r3, #15
 8001358:	f67f ae90 	bls.w	800107c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3724      	adds	r7, #36	@ 0x24
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800
 8001370:	40013800 	.word	0x40013800
 8001374:	40020000 	.word	0x40020000
 8001378:	40020400 	.word	0x40020400
 800137c:	40020800 	.word	0x40020800
 8001380:	40020c00 	.word	0x40020c00
 8001384:	40021000 	.word	0x40021000
 8001388:	40021400 	.word	0x40021400
 800138c:	40021800 	.word	0x40021800
 8001390:	40021c00 	.word	0x40021c00
 8001394:	40013c00 	.word	0x40013c00

08001398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
 80013a4:	4613      	mov	r3, r2
 80013a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a8:	787b      	ldrb	r3, [r7, #1]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013b4:	e003      	b.n	80013be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013b6:	887b      	ldrh	r3, [r7, #2]
 80013b8:	041a      	lsls	r2, r3, #16
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	619a      	str	r2, [r3, #24]
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b085      	sub	sp, #20
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
 80013d2:	460b      	mov	r3, r1
 80013d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013dc:	887a      	ldrh	r2, [r7, #2]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4013      	ands	r3, r2
 80013e2:	041a      	lsls	r2, r3, #16
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	43d9      	mvns	r1, r3
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	400b      	ands	r3, r1
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	619a      	str	r2, [r3, #24]
}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800140c:	695a      	ldr	r2, [r3, #20]
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	4013      	ands	r3, r2
 8001412:	2b00      	cmp	r3, #0
 8001414:	d006      	beq.n	8001424 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001416:	4a05      	ldr	r2, [pc, #20]	@ (800142c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800141c:	88fb      	ldrh	r3, [r7, #6]
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f806 	bl	8001430 <HAL_GPIO_EXTI_Callback>
  }
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40013c00 	.word	0x40013c00

08001430 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e267      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d075      	beq.n	8001552 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001466:	4b88      	ldr	r3, [pc, #544]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f003 030c 	and.w	r3, r3, #12
 800146e:	2b04      	cmp	r3, #4
 8001470:	d00c      	beq.n	800148c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001472:	4b85      	ldr	r3, [pc, #532]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800147a:	2b08      	cmp	r3, #8
 800147c:	d112      	bne.n	80014a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800147e:	4b82      	ldr	r3, [pc, #520]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001486:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800148a:	d10b      	bne.n	80014a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148c:	4b7e      	ldr	r3, [pc, #504]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d05b      	beq.n	8001550 <HAL_RCC_OscConfig+0x108>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d157      	bne.n	8001550 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e242      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ac:	d106      	bne.n	80014bc <HAL_RCC_OscConfig+0x74>
 80014ae:	4b76      	ldr	r3, [pc, #472]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a75      	ldr	r2, [pc, #468]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014b8:	6013      	str	r3, [r2, #0]
 80014ba:	e01d      	b.n	80014f8 <HAL_RCC_OscConfig+0xb0>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x98>
 80014c6:	4b70      	ldr	r3, [pc, #448]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a6f      	ldr	r2, [pc, #444]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a6c      	ldr	r2, [pc, #432]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	e00b      	b.n	80014f8 <HAL_RCC_OscConfig+0xb0>
 80014e0:	4b69      	ldr	r3, [pc, #420]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a68      	ldr	r2, [pc, #416]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	4b66      	ldr	r3, [pc, #408]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a65      	ldr	r2, [pc, #404]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80014f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d013      	beq.n	8001528 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001500:	f7ff fcc0 	bl	8000e84 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001508:	f7ff fcbc 	bl	8000e84 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b64      	cmp	r3, #100	@ 0x64
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e207      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151a:	4b5b      	ldr	r3, [pc, #364]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0f0      	beq.n	8001508 <HAL_RCC_OscConfig+0xc0>
 8001526:	e014      	b.n	8001552 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fcac 	bl	8000e84 <HAL_GetTick>
 800152c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800152e:	e008      	b.n	8001542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001530:	f7ff fca8 	bl	8000e84 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b64      	cmp	r3, #100	@ 0x64
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e1f3      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001542:	4b51      	ldr	r3, [pc, #324]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f0      	bne.n	8001530 <HAL_RCC_OscConfig+0xe8>
 800154e:	e000      	b.n	8001552 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d063      	beq.n	8001626 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800155e:	4b4a      	ldr	r3, [pc, #296]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00b      	beq.n	8001582 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800156a:	4b47      	ldr	r3, [pc, #284]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001572:	2b08      	cmp	r3, #8
 8001574:	d11c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001576:	4b44      	ldr	r3, [pc, #272]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d116      	bne.n	80015b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001582:	4b41      	ldr	r3, [pc, #260]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d005      	beq.n	800159a <HAL_RCC_OscConfig+0x152>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d001      	beq.n	800159a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e1c7      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800159a:	4b3b      	ldr	r3, [pc, #236]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4937      	ldr	r1, [pc, #220]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ae:	e03a      	b.n	8001626 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d020      	beq.n	80015fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b8:	4b34      	ldr	r3, [pc, #208]	@ (800168c <HAL_RCC_OscConfig+0x244>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015be:	f7ff fc61 	bl	8000e84 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff fc5d 	bl	8000e84 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e1a8      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	4b28      	ldr	r3, [pc, #160]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4925      	ldr	r1, [pc, #148]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	600b      	str	r3, [r1, #0]
 80015f8:	e015      	b.n	8001626 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015fa:	4b24      	ldr	r3, [pc, #144]	@ (800168c <HAL_RCC_OscConfig+0x244>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001600:	f7ff fc40 	bl	8000e84 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001608:	f7ff fc3c 	bl	8000e84 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e187      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800161a:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f0      	bne.n	8001608 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0308 	and.w	r3, r3, #8
 800162e:	2b00      	cmp	r3, #0
 8001630:	d036      	beq.n	80016a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d016      	beq.n	8001668 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800163a:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <HAL_RCC_OscConfig+0x248>)
 800163c:	2201      	movs	r2, #1
 800163e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001640:	f7ff fc20 	bl	8000e84 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001648:	f7ff fc1c 	bl	8000e84 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e167      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800165a:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <HAL_RCC_OscConfig+0x240>)
 800165c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0f0      	beq.n	8001648 <HAL_RCC_OscConfig+0x200>
 8001666:	e01b      	b.n	80016a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001668:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <HAL_RCC_OscConfig+0x248>)
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166e:	f7ff fc09 	bl	8000e84 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001674:	e00e      	b.n	8001694 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001676:	f7ff fc05 	bl	8000e84 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d907      	bls.n	8001694 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e150      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
 8001688:	40023800 	.word	0x40023800
 800168c:	42470000 	.word	0x42470000
 8001690:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001694:	4b88      	ldr	r3, [pc, #544]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1ea      	bne.n	8001676 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	f000 8097 	beq.w	80017dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016b2:	4b81      	ldr	r3, [pc, #516]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10f      	bne.n	80016de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	4b7d      	ldr	r3, [pc, #500]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	4a7c      	ldr	r2, [pc, #496]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80016c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ce:	4b7a      	ldr	r3, [pc, #488]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016da:	2301      	movs	r3, #1
 80016dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016de:	4b77      	ldr	r3, [pc, #476]	@ (80018bc <HAL_RCC_OscConfig+0x474>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d118      	bne.n	800171c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ea:	4b74      	ldr	r3, [pc, #464]	@ (80018bc <HAL_RCC_OscConfig+0x474>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a73      	ldr	r2, [pc, #460]	@ (80018bc <HAL_RCC_OscConfig+0x474>)
 80016f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016f6:	f7ff fbc5 	bl	8000e84 <HAL_GetTick>
 80016fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fc:	e008      	b.n	8001710 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016fe:	f7ff fbc1 	bl	8000e84 <HAL_GetTick>
 8001702:	4602      	mov	r2, r0
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e10c      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001710:	4b6a      	ldr	r3, [pc, #424]	@ (80018bc <HAL_RCC_OscConfig+0x474>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d106      	bne.n	8001732 <HAL_RCC_OscConfig+0x2ea>
 8001724:	4b64      	ldr	r3, [pc, #400]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001728:	4a63      	ldr	r2, [pc, #396]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001730:	e01c      	b.n	800176c <HAL_RCC_OscConfig+0x324>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	2b05      	cmp	r3, #5
 8001738:	d10c      	bne.n	8001754 <HAL_RCC_OscConfig+0x30c>
 800173a:	4b5f      	ldr	r3, [pc, #380]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800173c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173e:	4a5e      	ldr	r2, [pc, #376]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6713      	str	r3, [r2, #112]	@ 0x70
 8001746:	4b5c      	ldr	r3, [pc, #368]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800174a:	4a5b      	ldr	r2, [pc, #364]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6713      	str	r3, [r2, #112]	@ 0x70
 8001752:	e00b      	b.n	800176c <HAL_RCC_OscConfig+0x324>
 8001754:	4b58      	ldr	r3, [pc, #352]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001758:	4a57      	ldr	r2, [pc, #348]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800175a:	f023 0301 	bic.w	r3, r3, #1
 800175e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001760:	4b55      	ldr	r3, [pc, #340]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001764:	4a54      	ldr	r2, [pc, #336]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001766:	f023 0304 	bic.w	r3, r3, #4
 800176a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d015      	beq.n	80017a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001774:	f7ff fb86 	bl	8000e84 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800177a:	e00a      	b.n	8001792 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800177c:	f7ff fb82 	bl	8000e84 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800178a:	4293      	cmp	r3, r2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e0cb      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001792:	4b49      	ldr	r3, [pc, #292]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0ee      	beq.n	800177c <HAL_RCC_OscConfig+0x334>
 800179e:	e014      	b.n	80017ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a0:	f7ff fb70 	bl	8000e84 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a8:	f7ff fb6c 	bl	8000e84 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e0b5      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017be:	4b3e      	ldr	r3, [pc, #248]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80017c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1ee      	bne.n	80017a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d105      	bne.n	80017dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017d0:	4b39      	ldr	r3, [pc, #228]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80017d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d4:	4a38      	ldr	r2, [pc, #224]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80017d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 80a1 	beq.w	8001928 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017e6:	4b34      	ldr	r3, [pc, #208]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b08      	cmp	r3, #8
 80017f0:	d05c      	beq.n	80018ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d141      	bne.n	800187e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fa:	4b31      	ldr	r3, [pc, #196]	@ (80018c0 <HAL_RCC_OscConfig+0x478>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001800:	f7ff fb40 	bl	8000e84 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001808:	f7ff fb3c 	bl	8000e84 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e087      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800181a:	4b27      	ldr	r3, [pc, #156]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1f0      	bne.n	8001808 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69da      	ldr	r2, [r3, #28]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	431a      	orrs	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001834:	019b      	lsls	r3, r3, #6
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183c:	085b      	lsrs	r3, r3, #1
 800183e:	3b01      	subs	r3, #1
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	491b      	ldr	r1, [pc, #108]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001850:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <HAL_RCC_OscConfig+0x478>)
 8001852:	2201      	movs	r2, #1
 8001854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001856:	f7ff fb15 	bl	8000e84 <HAL_GetTick>
 800185a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800185e:	f7ff fb11 	bl	8000e84 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e05c      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0f0      	beq.n	800185e <HAL_RCC_OscConfig+0x416>
 800187c:	e054      	b.n	8001928 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <HAL_RCC_OscConfig+0x478>)
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001884:	f7ff fafe 	bl	8000e84 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800188c:	f7ff fafa 	bl	8000e84 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e045      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <HAL_RCC_OscConfig+0x470>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x444>
 80018aa:	e03d      	b.n	8001928 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d107      	bne.n	80018c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e038      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40007000 	.word	0x40007000
 80018c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <HAL_RCC_OscConfig+0x4ec>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d028      	beq.n	8001924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018dc:	429a      	cmp	r2, r3
 80018de:	d121      	bne.n	8001924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d11a      	bne.n	8001924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80018f4:	4013      	ands	r3, r2
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d111      	bne.n	8001924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190a:	085b      	lsrs	r3, r3, #1
 800190c:	3b01      	subs	r3, #1
 800190e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001910:	429a      	cmp	r2, r3
 8001912:	d107      	bne.n	8001924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800191e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001920:	429a      	cmp	r2, r3
 8001922:	d001      	beq.n	8001928 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e000      	b.n	800192a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800

08001938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0cc      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800194c:	4b68      	ldr	r3, [pc, #416]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d90c      	bls.n	8001974 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b65      	ldr	r3, [pc, #404]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	4b63      	ldr	r3, [pc, #396]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e0b8      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800198c:	4b59      	ldr	r3, [pc, #356]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	4a58      	ldr	r2, [pc, #352]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001996:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a52      	ldr	r2, [pc, #328]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b0:	4b50      	ldr	r3, [pc, #320]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	494d      	ldr	r1, [pc, #308]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d044      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d107      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	4b47      	ldr	r3, [pc, #284]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d119      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e07f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d003      	beq.n	80019f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b3b      	ldr	r3, [pc, #236]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e067      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a16:	4b37      	ldr	r3, [pc, #220]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0203 	bic.w	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4934      	ldr	r1, [pc, #208]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a28:	f7ff fa2c 	bl	8000e84 <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff fa28 	bl	8000e84 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 020c 	and.w	r2, r3, #12
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d1eb      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a58:	4b25      	ldr	r3, [pc, #148]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d20c      	bcs.n	8001a80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e032      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4916      	ldr	r1, [pc, #88]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aaa:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	490e      	ldr	r1, [pc, #56]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001abe:	f000 f821 	bl	8001b04 <HAL_RCC_GetSysClockFreq>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	091b      	lsrs	r3, r3, #4
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	490a      	ldr	r1, [pc, #40]	@ (8001af8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad0:	5ccb      	ldrb	r3, [r1, r3]
 8001ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad6:	4a09      	ldr	r2, [pc, #36]	@ (8001afc <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ada:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <HAL_RCC_ClockConfig+0x1c8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff f8b0 	bl	8000c44 <HAL_InitTick>

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023c00 	.word	0x40023c00
 8001af4:	40023800 	.word	0x40023800
 8001af8:	08006904 	.word	0x08006904
 8001afc:	20000000 	.word	0x20000000
 8001b00:	20000004 	.word	0x20000004

08001b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b08:	b094      	sub	sp, #80	@ 0x50
 8001b0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b1c:	4b79      	ldr	r3, [pc, #484]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d00d      	beq.n	8001b44 <HAL_RCC_GetSysClockFreq+0x40>
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	f200 80e1 	bhi.w	8001cf0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d002      	beq.n	8001b38 <HAL_RCC_GetSysClockFreq+0x34>
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d003      	beq.n	8001b3e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b36:	e0db      	b.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b73      	ldr	r3, [pc, #460]	@ (8001d08 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b3c:	e0db      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b3e:	4b73      	ldr	r3, [pc, #460]	@ (8001d0c <HAL_RCC_GetSysClockFreq+0x208>)
 8001b40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b42:	e0d8      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b44:	4b6f      	ldr	r3, [pc, #444]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b4e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d063      	beq.n	8001c22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	099b      	lsrs	r3, r3, #6
 8001b60:	2200      	movs	r2, #0
 8001b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b76:	4622      	mov	r2, r4
 8001b78:	462b      	mov	r3, r5
 8001b7a:	f04f 0000 	mov.w	r0, #0
 8001b7e:	f04f 0100 	mov.w	r1, #0
 8001b82:	0159      	lsls	r1, r3, #5
 8001b84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b88:	0150      	lsls	r0, r2, #5
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4621      	mov	r1, r4
 8001b90:	1a51      	subs	r1, r2, r1
 8001b92:	6139      	str	r1, [r7, #16]
 8001b94:	4629      	mov	r1, r5
 8001b96:	eb63 0301 	sbc.w	r3, r3, r1
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ba8:	4659      	mov	r1, fp
 8001baa:	018b      	lsls	r3, r1, #6
 8001bac:	4651      	mov	r1, sl
 8001bae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bb2:	4651      	mov	r1, sl
 8001bb4:	018a      	lsls	r2, r1, #6
 8001bb6:	4651      	mov	r1, sl
 8001bb8:	ebb2 0801 	subs.w	r8, r2, r1
 8001bbc:	4659      	mov	r1, fp
 8001bbe:	eb63 0901 	sbc.w	r9, r3, r1
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bd6:	4690      	mov	r8, r2
 8001bd8:	4699      	mov	r9, r3
 8001bda:	4623      	mov	r3, r4
 8001bdc:	eb18 0303 	adds.w	r3, r8, r3
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	462b      	mov	r3, r5
 8001be4:	eb49 0303 	adc.w	r3, r9, r3
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	024b      	lsls	r3, r1, #9
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c00:	4621      	mov	r1, r4
 8001c02:	024a      	lsls	r2, r1, #9
 8001c04:	4610      	mov	r0, r2
 8001c06:	4619      	mov	r1, r3
 8001c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c14:	f7fe fb26 	bl	8000264 <__aeabi_uldivmod>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c20:	e058      	b.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c22:	4b38      	ldr	r3, [pc, #224]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	099b      	lsrs	r3, r3, #6
 8001c28:	2200      	movs	r2, #0
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	4611      	mov	r1, r2
 8001c2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c32:	623b      	str	r3, [r7, #32]
 8001c34:	2300      	movs	r3, #0
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c3c:	4642      	mov	r2, r8
 8001c3e:	464b      	mov	r3, r9
 8001c40:	f04f 0000 	mov.w	r0, #0
 8001c44:	f04f 0100 	mov.w	r1, #0
 8001c48:	0159      	lsls	r1, r3, #5
 8001c4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c4e:	0150      	lsls	r0, r2, #5
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4641      	mov	r1, r8
 8001c56:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c5a:	4649      	mov	r1, r9
 8001c5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c74:	ebb2 040a 	subs.w	r4, r2, sl
 8001c78:	eb63 050b 	sbc.w	r5, r3, fp
 8001c7c:	f04f 0200 	mov.w	r2, #0
 8001c80:	f04f 0300 	mov.w	r3, #0
 8001c84:	00eb      	lsls	r3, r5, #3
 8001c86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c8a:	00e2      	lsls	r2, r4, #3
 8001c8c:	4614      	mov	r4, r2
 8001c8e:	461d      	mov	r5, r3
 8001c90:	4643      	mov	r3, r8
 8001c92:	18e3      	adds	r3, r4, r3
 8001c94:	603b      	str	r3, [r7, #0]
 8001c96:	464b      	mov	r3, r9
 8001c98:	eb45 0303 	adc.w	r3, r5, r3
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	f04f 0300 	mov.w	r3, #0
 8001ca6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001caa:	4629      	mov	r1, r5
 8001cac:	028b      	lsls	r3, r1, #10
 8001cae:	4621      	mov	r1, r4
 8001cb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cb4:	4621      	mov	r1, r4
 8001cb6:	028a      	lsls	r2, r1, #10
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	61fa      	str	r2, [r7, #28]
 8001cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cc8:	f7fe facc 	bl	8000264 <__aeabi_uldivmod>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	0c1b      	lsrs	r3, r3, #16
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	3301      	adds	r3, #1
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ce4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ce6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001cee:	e002      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cf0:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3750      	adds	r7, #80	@ 0x50
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	00f42400 	.word	0x00f42400
 8001d0c:	007a1200 	.word	0x007a1200

08001d10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d14:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	20000000 	.word	0x20000000

08001d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d2c:	f7ff fff0 	bl	8001d10 <HAL_RCC_GetHCLKFreq>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b05      	ldr	r3, [pc, #20]	@ (8001d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	0a9b      	lsrs	r3, r3, #10
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	4903      	ldr	r1, [pc, #12]	@ (8001d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d3e:	5ccb      	ldrb	r3, [r1, r3]
 8001d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40023800 	.word	0x40023800
 8001d4c:	08006914 	.word	0x08006914

08001d50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_RCC_GetClockConfig+0x5c>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 0203 	and.w	r2, r3, #3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <HAL_RCC_GetClockConfig+0x5c>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <HAL_RCC_GetClockConfig+0x5c>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <HAL_RCC_GetClockConfig+0x5c>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	08db      	lsrs	r3, r3, #3
 8001d8a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d92:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <HAL_RCC_GetClockConfig+0x60>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0207 	and.w	r2, r3, #7
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	601a      	str	r2, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40023c00 	.word	0x40023c00

08001db4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e041      	b.n	8001e4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d106      	bne.n	8001de0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f839 	bl	8001e52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2202      	movs	r2, #2
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3304      	adds	r3, #4
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f000 f9c0 	bl	8002178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d001      	beq.n	8001e80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e04e      	b.n	8001f1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2202      	movs	r2, #2
 8001e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f042 0201 	orr.w	r2, r2, #1
 8001e96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a23      	ldr	r2, [pc, #140]	@ (8001f2c <HAL_TIM_Base_Start_IT+0xc4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d022      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eaa:	d01d      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001f30 <HAL_TIM_Base_Start_IT+0xc8>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d018      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1e      	ldr	r2, [pc, #120]	@ (8001f34 <HAL_TIM_Base_Start_IT+0xcc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d013      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00e      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <HAL_TIM_Base_Start_IT+0xd4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d009      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a19      	ldr	r2, [pc, #100]	@ (8001f40 <HAL_TIM_Base_Start_IT+0xd8>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d004      	beq.n	8001ee8 <HAL_TIM_Base_Start_IT+0x80>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a18      	ldr	r2, [pc, #96]	@ (8001f44 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d111      	bne.n	8001f0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	d010      	beq.n	8001f1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0a:	e007      	b.n	8001f1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 0201 	orr.w	r2, r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40010000 	.word	0x40010000
 8001f30:	40000400 	.word	0x40000400
 8001f34:	40000800 	.word	0x40000800
 8001f38:	40000c00 	.word	0x40000c00
 8001f3c:	40010400 	.word	0x40010400
 8001f40:	40014000 	.word	0x40014000
 8001f44:	40001800 	.word	0x40001800

08001f48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d020      	beq.n	8001fac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d01b      	beq.n	8001fac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f06f 0202 	mvn.w	r2, #2
 8001f7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2201      	movs	r2, #1
 8001f82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	f003 0303 	and.w	r3, r3, #3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f8d2 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8001f98:	e005      	b.n	8001fa6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f8c4 	bl	8002128 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f8d5 	bl	8002150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d020      	beq.n	8001ff8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d01b      	beq.n	8001ff8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f06f 0204 	mvn.w	r2, #4
 8001fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2202      	movs	r2, #2
 8001fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f8ac 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8001fe4:	e005      	b.n	8001ff2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f89e 	bl	8002128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 f8af 	bl	8002150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d020      	beq.n	8002044 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01b      	beq.n	8002044 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0208 	mvn.w	r2, #8
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2204      	movs	r2, #4
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f886 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f878 	bl	8002128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f889 	bl	8002150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	d020      	beq.n	8002090 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f003 0310 	and.w	r3, r3, #16
 8002054:	2b00      	cmp	r3, #0
 8002056:	d01b      	beq.n	8002090 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0210 	mvn.w	r2, #16
 8002060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2208      	movs	r2, #8
 8002066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f860 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 800207c:	e005      	b.n	800208a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f852 	bl	8002128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f863 	bl	8002150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00c      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d007      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0201 	mvn.w	r2, #1
 80020ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7fe fd88 	bl	8000bc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00c      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80020d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f900 	bl	80022d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f834 	bl	8002164 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0320 	and.w	r3, r3, #32
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0220 	mvn.w	r2, #32
 8002118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f8d2 	bl	80022c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002120:	bf00      	nop
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a43      	ldr	r2, [pc, #268]	@ (8002298 <TIM_Base_SetConfig+0x120>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d013      	beq.n	80021b8 <TIM_Base_SetConfig+0x40>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002196:	d00f      	beq.n	80021b8 <TIM_Base_SetConfig+0x40>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a40      	ldr	r2, [pc, #256]	@ (800229c <TIM_Base_SetConfig+0x124>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d00b      	beq.n	80021b8 <TIM_Base_SetConfig+0x40>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a3f      	ldr	r2, [pc, #252]	@ (80022a0 <TIM_Base_SetConfig+0x128>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d007      	beq.n	80021b8 <TIM_Base_SetConfig+0x40>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a3e      	ldr	r2, [pc, #248]	@ (80022a4 <TIM_Base_SetConfig+0x12c>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d003      	beq.n	80021b8 <TIM_Base_SetConfig+0x40>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a3d      	ldr	r2, [pc, #244]	@ (80022a8 <TIM_Base_SetConfig+0x130>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d108      	bne.n	80021ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a32      	ldr	r2, [pc, #200]	@ (8002298 <TIM_Base_SetConfig+0x120>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d02b      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021d8:	d027      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a2f      	ldr	r2, [pc, #188]	@ (800229c <TIM_Base_SetConfig+0x124>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d023      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a2e      	ldr	r2, [pc, #184]	@ (80022a0 <TIM_Base_SetConfig+0x128>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d01f      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a2d      	ldr	r2, [pc, #180]	@ (80022a4 <TIM_Base_SetConfig+0x12c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01b      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a2c      	ldr	r2, [pc, #176]	@ (80022a8 <TIM_Base_SetConfig+0x130>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d017      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a2b      	ldr	r2, [pc, #172]	@ (80022ac <TIM_Base_SetConfig+0x134>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d013      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a2a      	ldr	r2, [pc, #168]	@ (80022b0 <TIM_Base_SetConfig+0x138>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d00f      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a29      	ldr	r2, [pc, #164]	@ (80022b4 <TIM_Base_SetConfig+0x13c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00b      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a28      	ldr	r2, [pc, #160]	@ (80022b8 <TIM_Base_SetConfig+0x140>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d007      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a27      	ldr	r2, [pc, #156]	@ (80022bc <TIM_Base_SetConfig+0x144>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d003      	beq.n	800222a <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a26      	ldr	r2, [pc, #152]	@ (80022c0 <TIM_Base_SetConfig+0x148>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d108      	bne.n	800223c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002230:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	4313      	orrs	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	4313      	orrs	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a0e      	ldr	r2, [pc, #56]	@ (8002298 <TIM_Base_SetConfig+0x120>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d003      	beq.n	800226a <TIM_Base_SetConfig+0xf2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a10      	ldr	r2, [pc, #64]	@ (80022a8 <TIM_Base_SetConfig+0x130>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d103      	bne.n	8002272 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f043 0204 	orr.w	r2, r3, #4
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	601a      	str	r2, [r3, #0]
}
 800228a:	bf00      	nop
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	40010000 	.word	0x40010000
 800229c:	40000400 	.word	0x40000400
 80022a0:	40000800 	.word	0x40000800
 80022a4:	40000c00 	.word	0x40000c00
 80022a8:	40010400 	.word	0x40010400
 80022ac:	40014000 	.word	0x40014000
 80022b0:	40014400 	.word	0x40014400
 80022b4:	40014800 	.word	0x40014800
 80022b8:	40001800 	.word	0x40001800
 80022bc:	40001c00 	.word	0x40001c00
 80022c0:	40002000 	.word	0x40002000

080022c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f103 0208 	add.w	r2, r3, #8
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f04f 32ff 	mov.w	r2, #4294967295
 8002304:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f103 0208 	add.w	r2, r3, #8
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f103 0208 	add.w	r2, r3, #8
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002346:	b480      	push	{r7}
 8002348:	b085      	sub	sp, #20
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
 800234e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	601a      	str	r2, [r3, #0]
}
 8002382:	bf00      	nop
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800238e:	b480      	push	{r7}
 8002390:	b085      	sub	sp, #20
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d103      	bne.n	80023ae <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	e00c      	b.n	80023c8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3308      	adds	r3, #8
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	e002      	b.n	80023bc <vListInsert+0x2e>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d2f6      	bcs.n	80023b6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	601a      	str	r2, [r3, #0]
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6892      	ldr	r2, [r2, #8]
 8002416:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6852      	ldr	r2, [r2, #4]
 8002420:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	d103      	bne.n	8002434 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	1e5a      	subs	r2, r3, #1
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002454:	b580      	push	{r7, lr}
 8002456:	b08c      	sub	sp, #48	@ 0x30
 8002458:	af04      	add	r7, sp, #16
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	603b      	str	r3, [r7, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002464:	88fb      	ldrh	r3, [r7, #6]
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4618      	mov	r0, r3
 800246a:	f001 f9f9 	bl	8003860 <pvPortMalloc>
 800246e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00e      	beq.n	8002494 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002476:	2058      	movs	r0, #88	@ 0x58
 8002478:	f001 f9f2 	bl	8003860 <pvPortMalloc>
 800247c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	631a      	str	r2, [r3, #48]	@ 0x30
 800248a:	e005      	b.n	8002498 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800248c:	6978      	ldr	r0, [r7, #20]
 800248e:	f001 fac9 	bl	8003a24 <vPortFree>
 8002492:	e001      	b.n	8002498 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002494:	2300      	movs	r3, #0
 8002496:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d013      	beq.n	80024c6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800249e:	88fa      	ldrh	r2, [r7, #6]
 80024a0:	2300      	movs	r3, #0
 80024a2:	9303      	str	r3, [sp, #12]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	68b9      	ldr	r1, [r7, #8]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 f80e 	bl	80024d6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80024ba:	69f8      	ldr	r0, [r7, #28]
 80024bc:	f000 f8a2 	bl	8002604 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80024c0:	2301      	movs	r3, #1
 80024c2:	61bb      	str	r3, [r7, #24]
 80024c4:	e002      	b.n	80024cc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80024cc:	69bb      	ldr	r3, [r7, #24]
    }
 80024ce:	4618      	mov	r0, r3
 80024d0:	3720      	adds	r7, #32
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b088      	sub	sp, #32
 80024da:	af00      	add	r7, sp, #0
 80024dc:	60f8      	str	r0, [r7, #12]
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80024e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024e6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	461a      	mov	r2, r3
 80024ee:	21a5      	movs	r1, #165	@ 0xa5
 80024f0:	f004 f8fc 	bl	80066ec <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80024f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80024fe:	3b01      	subs	r3, #1
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	f023 0307 	bic.w	r3, r3, #7
 800250c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	2b00      	cmp	r3, #0
 8002516:	d00b      	beq.n	8002530 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800251c:	f383 8811 	msr	BASEPRI, r3
 8002520:	f3bf 8f6f 	isb	sy
 8002524:	f3bf 8f4f 	dsb	sy
 8002528:	617b      	str	r3, [r7, #20]
    }
 800252a:	bf00      	nop
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d01f      	beq.n	8002576 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002536:	2300      	movs	r3, #0
 8002538:	61fb      	str	r3, [r7, #28]
 800253a:	e012      	b.n	8002562 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	4413      	add	r3, r2
 8002542:	7819      	ldrb	r1, [r3, #0]
 8002544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	4413      	add	r3, r2
 800254a:	3334      	adds	r3, #52	@ 0x34
 800254c:	460a      	mov	r2, r1
 800254e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002550:	68ba      	ldr	r2, [r7, #8]
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	4413      	add	r3, r2
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d006      	beq.n	800256a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	3301      	adds	r3, #1
 8002560:	61fb      	str	r3, [r7, #28]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	2b09      	cmp	r3, #9
 8002566:	d9e9      	bls.n	800253c <prvInitialiseNewTask+0x66>
 8002568:	e000      	b.n	800256c <prvInitialiseNewTask+0x96>
            {
                break;
 800256a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800256c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256e:	2200      	movs	r2, #0
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002574:	e003      	b.n	800257e <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	2b04      	cmp	r3, #4
 8002582:	d901      	bls.n	8002588 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002584:	2304      	movs	r3, #4
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800258a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800258c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800258e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002592:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002596:	2200      	movs	r2, #0
 8002598:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800259a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800259c:	3304      	adds	r3, #4
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fec4 	bl	800232c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80025a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a6:	3318      	adds	r3, #24
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff febf 	bl	800232c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80025ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025b2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b6:	f1c3 0205 	rsb	r2, r3, #5
 80025ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025bc:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80025be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025c2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80025c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025c6:	3350      	adds	r3, #80	@ 0x50
 80025c8:	2204      	movs	r2, #4
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f004 f88d 	bl	80066ec <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80025d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d4:	3354      	adds	r3, #84	@ 0x54
 80025d6:	2201      	movs	r2, #1
 80025d8:	2100      	movs	r1, #0
 80025da:	4618      	mov	r0, r3
 80025dc:	f004 f886 	bl	80066ec <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	68f9      	ldr	r1, [r7, #12]
 80025e4:	69b8      	ldr	r0, [r7, #24]
 80025e6:	f000 fe57 	bl	8003298 <pxPortInitialiseStack>
 80025ea:	4602      	mov	r2, r0
 80025ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ee:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80025f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80025f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025fa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80025fc:	bf00      	nop
 80025fe:	3720      	adds	r7, #32
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002604:	b5b0      	push	{r4, r5, r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af02      	add	r7, sp, #8
 800260a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800260c:	f000 fff6 	bl	80035fc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002610:	4b3b      	ldr	r3, [pc, #236]	@ (8002700 <prvAddNewTaskToReadyList+0xfc>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	3301      	adds	r3, #1
 8002616:	4a3a      	ldr	r2, [pc, #232]	@ (8002700 <prvAddNewTaskToReadyList+0xfc>)
 8002618:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800261a:	4b3a      	ldr	r3, [pc, #232]	@ (8002704 <prvAddNewTaskToReadyList+0x100>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d109      	bne.n	8002636 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002622:	4a38      	ldr	r2, [pc, #224]	@ (8002704 <prvAddNewTaskToReadyList+0x100>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002628:	4b35      	ldr	r3, [pc, #212]	@ (8002700 <prvAddNewTaskToReadyList+0xfc>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d110      	bne.n	8002652 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002630:	f000 fb7c 	bl	8002d2c <prvInitialiseTaskLists>
 8002634:	e00d      	b.n	8002652 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002636:	4b34      	ldr	r3, [pc, #208]	@ (8002708 <prvAddNewTaskToReadyList+0x104>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d109      	bne.n	8002652 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800263e:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <prvAddNewTaskToReadyList+0x100>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002648:	429a      	cmp	r2, r3
 800264a:	d802      	bhi.n	8002652 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800264c:	4a2d      	ldr	r2, [pc, #180]	@ (8002704 <prvAddNewTaskToReadyList+0x100>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002652:	4b2e      	ldr	r3, [pc, #184]	@ (800270c <prvAddNewTaskToReadyList+0x108>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	3301      	adds	r3, #1
 8002658:	4a2c      	ldr	r2, [pc, #176]	@ (800270c <prvAddNewTaskToReadyList+0x108>)
 800265a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800265c:	4b2b      	ldr	r3, [pc, #172]	@ (800270c <prvAddNewTaskToReadyList+0x108>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d016      	beq.n	8002698 <prvAddNewTaskToReadyList+0x94>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4618      	mov	r0, r3
 800266e:	f003 fd7d 	bl	800616c <SEGGER_SYSVIEW_OnTaskCreate>
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	461d      	mov	r5, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	461c      	mov	r4, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	1ae3      	subs	r3, r4, r3
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	462b      	mov	r3, r5
 8002694:	f001 fb96 	bl	8003dc4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4618      	mov	r0, r3
 800269c:	f003 fdea 	bl	8006274 <SEGGER_SYSVIEW_OnTaskStartReady>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	2201      	movs	r2, #1
 80026a6:	409a      	lsls	r2, r3
 80026a8:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <prvAddNewTaskToReadyList+0x10c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	4a18      	ldr	r2, [pc, #96]	@ (8002710 <prvAddNewTaskToReadyList+0x10c>)
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4a15      	ldr	r2, [pc, #84]	@ (8002714 <prvAddNewTaskToReadyList+0x110>)
 80026c0:	441a      	add	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3304      	adds	r3, #4
 80026c6:	4619      	mov	r1, r3
 80026c8:	4610      	mov	r0, r2
 80026ca:	f7ff fe3c 	bl	8002346 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80026ce:	f000 ffc7 	bl	8003660 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80026d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002708 <prvAddNewTaskToReadyList+0x104>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00e      	beq.n	80026f8 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80026da:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <prvAddNewTaskToReadyList+0x100>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d207      	bcs.n	80026f8 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <prvAddNewTaskToReadyList+0x114>)
 80026ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002700:	2000016c 	.word	0x2000016c
 8002704:	20000094 	.word	0x20000094
 8002708:	20000178 	.word	0x20000178
 800270c:	20000188 	.word	0x20000188
 8002710:	20000174 	.word	0x20000174
 8002714:	20000098 	.word	0x20000098
 8002718:	e000ed04 	.word	0xe000ed04

0800271c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8002724:	f000 ff6a 	bl	80035fc <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <vTaskDelete+0x18>
 800272e:	4b46      	ldr	r3, [pc, #280]	@ (8002848 <vTaskDelete+0x12c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	e000      	b.n	8002736 <vTaskDelete+0x1a>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3304      	adds	r3, #4
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff fe5f 	bl	8002400 <uxListRemove>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d115      	bne.n	8002774 <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800274c:	493f      	ldr	r1, [pc, #252]	@ (800284c <vTaskDelete+0x130>)
 800274e:	4613      	mov	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10a      	bne.n	8002774 <vTaskDelete+0x58>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002762:	2201      	movs	r2, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43da      	mvns	r2, r3
 800276a:	4b39      	ldr	r3, [pc, #228]	@ (8002850 <vTaskDelete+0x134>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4013      	ands	r3, r2
 8002770:	4a37      	ldr	r2, [pc, #220]	@ (8002850 <vTaskDelete+0x134>)
 8002772:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	2b00      	cmp	r3, #0
 800277a:	d004      	beq.n	8002786 <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	3318      	adds	r3, #24
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fe3d 	bl	8002400 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8002786:	4b33      	ldr	r3, [pc, #204]	@ (8002854 <vTaskDelete+0x138>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3301      	adds	r3, #1
 800278c:	4a31      	ldr	r2, [pc, #196]	@ (8002854 <vTaskDelete+0x138>)
 800278e:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 8002790:	4b2d      	ldr	r3, [pc, #180]	@ (8002848 <vTaskDelete+0x12c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	429a      	cmp	r2, r3
 8002798:	d118      	bne.n	80027cc <vTaskDelete+0xb0>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3304      	adds	r3, #4
 800279e:	4619      	mov	r1, r3
 80027a0:	482d      	ldr	r0, [pc, #180]	@ (8002858 <vTaskDelete+0x13c>)
 80027a2:	f7ff fdd0 	bl	8002346 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 80027a6:	4b2d      	ldr	r3, [pc, #180]	@ (800285c <vTaskDelete+0x140>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	3301      	adds	r3, #1
 80027ac:	4a2b      	ldr	r2, [pc, #172]	@ (800285c <vTaskDelete+0x140>)
 80027ae:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 fe00 	bl	80063b8 <SEGGER_SYSVIEW_ShrinkId>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4619      	mov	r1, r3
 80027bc:	2022      	movs	r0, #34	@ 0x22
 80027be:	f002 ff9f 	bl	8005700 <SEGGER_SYSVIEW_RecordU32>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f001 fb65 	bl	8003e94 <SYSVIEW_DeleteTask>
 80027ca:	e016      	b.n	80027fa <vTaskDelete+0xde>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 80027cc:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <vTaskDelete+0x144>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3b01      	subs	r3, #1
 80027d2:	4a23      	ldr	r2, [pc, #140]	@ (8002860 <vTaskDelete+0x144>)
 80027d4:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4618      	mov	r0, r3
 80027da:	f003 fded 	bl	80063b8 <SEGGER_SYSVIEW_ShrinkId>
 80027de:	4603      	mov	r3, r0
 80027e0:	4619      	mov	r1, r3
 80027e2:	2022      	movs	r0, #34	@ 0x22
 80027e4:	f002 ff8c 	bl	8005700 <SEGGER_SYSVIEW_RecordU32>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f001 fb52 	bl	8003e94 <SYSVIEW_DeleteTask>
                prvDeleteTCB( pxTCB );
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 fb09 	bl	8002e08 <prvDeleteTCB>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 80027f6:	f000 fb17 	bl	8002e28 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 80027fa:	f000 ff31 	bl	8003660 <vPortExitCritical>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 80027fe:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <vTaskDelete+0x148>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d01c      	beq.n	8002840 <vTaskDelete+0x124>
        {
            if( pxTCB == pxCurrentTCB )
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <vTaskDelete+0x12c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	429a      	cmp	r2, r3
 800280e:	d117      	bne.n	8002840 <vTaskDelete+0x124>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 8002810:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <vTaskDelete+0x14c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00b      	beq.n	8002830 <vTaskDelete+0x114>
        __asm volatile
 8002818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800281c:	f383 8811 	msr	BASEPRI, r3
 8002820:	f3bf 8f6f 	isb	sy
 8002824:	f3bf 8f4f 	dsb	sy
 8002828:	60bb      	str	r3, [r7, #8]
    }
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	e7fd      	b.n	800282c <vTaskDelete+0x110>
                portYIELD_WITHIN_API();
 8002830:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <vTaskDelete+0x150>)
 8002832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	f3bf 8f4f 	dsb	sy
 800283c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002840:	bf00      	nop
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20000094 	.word	0x20000094
 800284c:	20000098 	.word	0x20000098
 8002850:	20000174 	.word	0x20000174
 8002854:	20000188 	.word	0x20000188
 8002858:	20000140 	.word	0x20000140
 800285c:	20000154 	.word	0x20000154
 8002860:	2000016c 	.word	0x2000016c
 8002864:	20000178 	.word	0x20000178
 8002868:	20000194 	.word	0x20000194
 800286c:	e000ed04 	.word	0xe000ed04

08002870 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002876:	4b24      	ldr	r3, [pc, #144]	@ (8002908 <vTaskStartScheduler+0x98>)
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	2300      	movs	r3, #0
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	2300      	movs	r3, #0
 8002880:	2282      	movs	r2, #130	@ 0x82
 8002882:	4922      	ldr	r1, [pc, #136]	@ (800290c <vTaskStartScheduler+0x9c>)
 8002884:	4822      	ldr	r0, [pc, #136]	@ (8002910 <vTaskStartScheduler+0xa0>)
 8002886:	f7ff fde5 	bl	8002454 <xTaskCreate>
 800288a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d124      	bne.n	80028dc <vTaskStartScheduler+0x6c>
        __asm volatile
 8002892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002896:	f383 8811 	msr	BASEPRI, r3
 800289a:	f3bf 8f6f 	isb	sy
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	60bb      	str	r3, [r7, #8]
    }
 80028a4:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80028a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <vTaskStartScheduler+0xa4>)
 80028a8:	f04f 32ff 	mov.w	r2, #4294967295
 80028ac:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80028ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <vTaskStartScheduler+0xa8>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028b4:	4b19      	ldr	r3, [pc, #100]	@ (800291c <vTaskStartScheduler+0xac>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80028ba:	4b19      	ldr	r3, [pc, #100]	@ (8002920 <vTaskStartScheduler+0xb0>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <vTaskStartScheduler+0x98>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d102      	bne.n	80028cc <vTaskStartScheduler+0x5c>
 80028c6:	f003 fc35 	bl	8006134 <SEGGER_SYSVIEW_OnIdle>
 80028ca:	e004      	b.n	80028d6 <vTaskStartScheduler+0x66>
 80028cc:	4b14      	ldr	r3, [pc, #80]	@ (8002920 <vTaskStartScheduler+0xb0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f003 fc8d 	bl	80061f0 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80028d6:	f000 fd6d 	bl	80033b4 <xPortStartScheduler>
 80028da:	e00f      	b.n	80028fc <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e2:	d10b      	bne.n	80028fc <vTaskStartScheduler+0x8c>
        __asm volatile
 80028e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028e8:	f383 8811 	msr	BASEPRI, r3
 80028ec:	f3bf 8f6f 	isb	sy
 80028f0:	f3bf 8f4f 	dsb	sy
 80028f4:	607b      	str	r3, [r7, #4]
    }
 80028f6:	bf00      	nop
 80028f8:	bf00      	nop
 80028fa:	e7fd      	b.n	80028f8 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80028fc:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <vTaskStartScheduler+0xb4>)
 80028fe:	681b      	ldr	r3, [r3, #0]
}
 8002900:	bf00      	nop
 8002902:	3710      	adds	r7, #16
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000190 	.word	0x20000190
 800290c:	08006830 	.word	0x08006830
 8002910:	08002cfd 	.word	0x08002cfd
 8002914:	2000018c 	.word	0x2000018c
 8002918:	20000178 	.word	0x20000178
 800291c:	20000170 	.word	0x20000170
 8002920:	20000094 	.word	0x20000094
 8002924:	0800691c 	.word	0x0800691c

08002928 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800292c:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <vTaskSuspendAll+0x18>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3301      	adds	r3, #1
 8002932:	4a03      	ldr	r2, [pc, #12]	@ (8002940 <vTaskSuspendAll+0x18>)
 8002934:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	20000194 	.word	0x20000194

08002944 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002952:	4b44      	ldr	r3, [pc, #272]	@ (8002a64 <xTaskResumeAll+0x120>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <xTaskResumeAll+0x2e>
        __asm volatile
 800295a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800295e:	f383 8811 	msr	BASEPRI, r3
 8002962:	f3bf 8f6f 	isb	sy
 8002966:	f3bf 8f4f 	dsb	sy
 800296a:	603b      	str	r3, [r7, #0]
    }
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	e7fd      	b.n	800296e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002972:	f000 fe43 	bl	80035fc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002976:	4b3b      	ldr	r3, [pc, #236]	@ (8002a64 <xTaskResumeAll+0x120>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	3b01      	subs	r3, #1
 800297c:	4a39      	ldr	r2, [pc, #228]	@ (8002a64 <xTaskResumeAll+0x120>)
 800297e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002980:	4b38      	ldr	r3, [pc, #224]	@ (8002a64 <xTaskResumeAll+0x120>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d165      	bne.n	8002a54 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002988:	4b37      	ldr	r3, [pc, #220]	@ (8002a68 <xTaskResumeAll+0x124>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d061      	beq.n	8002a54 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002990:	e032      	b.n	80029f8 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002992:	4b36      	ldr	r3, [pc, #216]	@ (8002a6c <xTaskResumeAll+0x128>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	3318      	adds	r3, #24
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fd2e 	bl	8002400 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3304      	adds	r3, #4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fd29 	bl	8002400 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f003 fc5f 	bl	8006274 <SEGGER_SYSVIEW_OnTaskStartReady>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ba:	2201      	movs	r2, #1
 80029bc:	409a      	lsls	r2, r3
 80029be:	4b2c      	ldr	r3, [pc, #176]	@ (8002a70 <xTaskResumeAll+0x12c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002a70 <xTaskResumeAll+0x12c>)
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029cc:	4613      	mov	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4a27      	ldr	r2, [pc, #156]	@ (8002a74 <xTaskResumeAll+0x130>)
 80029d6:	441a      	add	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	3304      	adds	r3, #4
 80029dc:	4619      	mov	r1, r3
 80029de:	4610      	mov	r0, r2
 80029e0:	f7ff fcb1 	bl	8002346 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e8:	4b23      	ldr	r3, [pc, #140]	@ (8002a78 <xTaskResumeAll+0x134>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d302      	bcc.n	80029f8 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80029f2:	4b22      	ldr	r3, [pc, #136]	@ (8002a7c <xTaskResumeAll+0x138>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029f8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a6c <xTaskResumeAll+0x128>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1c8      	bne.n	8002992 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002a06:	f000 fa0f 	bl	8002e28 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a80 <xTaskResumeAll+0x13c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d010      	beq.n	8002a38 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002a16:	f000 f849 	bl	8002aac <xTaskIncrementTick>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d002      	beq.n	8002a26 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 8002a20:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <xTaskResumeAll+0x138>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f1      	bne.n	8002a16 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 8002a32:	4b13      	ldr	r3, [pc, #76]	@ (8002a80 <xTaskResumeAll+0x13c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002a38:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <xTaskResumeAll+0x138>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d009      	beq.n	8002a54 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002a40:	2301      	movs	r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002a44:	4b0f      	ldr	r3, [pc, #60]	@ (8002a84 <xTaskResumeAll+0x140>)
 8002a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	f3bf 8f4f 	dsb	sy
 8002a50:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002a54:	f000 fe04 	bl	8003660 <vPortExitCritical>

    return xAlreadyYielded;
 8002a58:	68bb      	ldr	r3, [r7, #8]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000194 	.word	0x20000194
 8002a68:	2000016c 	.word	0x2000016c
 8002a6c:	2000012c 	.word	0x2000012c
 8002a70:	20000174 	.word	0x20000174
 8002a74:	20000098 	.word	0x20000098
 8002a78:	20000094 	.word	0x20000094
 8002a7c:	20000180 	.word	0x20000180
 8002a80:	2000017c 	.word	0x2000017c
 8002a84:	e000ed04 	.word	0xe000ed04

08002a88 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a8e:	f000 fea5 	bl	80037dc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002a96:	4b04      	ldr	r3, [pc, #16]	@ (8002aa8 <xTaskGetTickCountFromISR+0x20>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a9c:	683b      	ldr	r3, [r7, #0]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000170 	.word	0x20000170

08002aac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ab6:	4b51      	ldr	r3, [pc, #324]	@ (8002bfc <xTaskIncrementTick+0x150>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f040 8093 	bne.w	8002be6 <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ac0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c00 <xTaskIncrementTick+0x154>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002ac8:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <xTaskIncrementTick+0x154>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d121      	bne.n	8002b18 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <xTaskIncrementTick+0x158>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00b      	beq.n	8002af6 <xTaskIncrementTick+0x4a>
        __asm volatile
 8002ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae2:	f383 8811 	msr	BASEPRI, r3
 8002ae6:	f3bf 8f6f 	isb	sy
 8002aea:	f3bf 8f4f 	dsb	sy
 8002aee:	603b      	str	r3, [r7, #0]
    }
 8002af0:	bf00      	nop
 8002af2:	bf00      	nop
 8002af4:	e7fd      	b.n	8002af2 <xTaskIncrementTick+0x46>
 8002af6:	4b43      	ldr	r3, [pc, #268]	@ (8002c04 <xTaskIncrementTick+0x158>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	4b42      	ldr	r3, [pc, #264]	@ (8002c08 <xTaskIncrementTick+0x15c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a40      	ldr	r2, [pc, #256]	@ (8002c04 <xTaskIncrementTick+0x158>)
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	4a40      	ldr	r2, [pc, #256]	@ (8002c08 <xTaskIncrementTick+0x15c>)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	4b40      	ldr	r3, [pc, #256]	@ (8002c0c <xTaskIncrementTick+0x160>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	4a3e      	ldr	r2, [pc, #248]	@ (8002c0c <xTaskIncrementTick+0x160>)
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	f000 f988 	bl	8002e28 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002b18:	4b3d      	ldr	r3, [pc, #244]	@ (8002c10 <xTaskIncrementTick+0x164>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d34c      	bcc.n	8002bbc <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b22:	4b38      	ldr	r3, [pc, #224]	@ (8002c04 <xTaskIncrementTick+0x158>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d104      	bne.n	8002b36 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b2c:	4b38      	ldr	r3, [pc, #224]	@ (8002c10 <xTaskIncrementTick+0x164>)
 8002b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b32:	601a      	str	r2, [r3, #0]
                    break;
 8002b34:	e042      	b.n	8002bbc <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b36:	4b33      	ldr	r3, [pc, #204]	@ (8002c04 <xTaskIncrementTick+0x158>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d203      	bcs.n	8002b56 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002b4e:	4a30      	ldr	r2, [pc, #192]	@ (8002c10 <xTaskIncrementTick+0x164>)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b54:	e032      	b.n	8002bbc <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fc50 	bl	8002400 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d004      	beq.n	8002b72 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	3318      	adds	r3, #24
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fc47 	bl	8002400 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f003 fb7d 	bl	8006274 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	2201      	movs	r2, #1
 8002b80:	409a      	lsls	r2, r3
 8002b82:	4b24      	ldr	r3, [pc, #144]	@ (8002c14 <xTaskIncrementTick+0x168>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	4a22      	ldr	r2, [pc, #136]	@ (8002c14 <xTaskIncrementTick+0x168>)
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4a1f      	ldr	r2, [pc, #124]	@ (8002c18 <xTaskIncrementTick+0x16c>)
 8002b9a:	441a      	add	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	f7ff fbcf 	bl	8002346 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bac:	4b1b      	ldr	r3, [pc, #108]	@ (8002c1c <xTaskIncrementTick+0x170>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d3b5      	bcc.n	8002b22 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bba:	e7b2      	b.n	8002b22 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bbc:	4b17      	ldr	r3, [pc, #92]	@ (8002c1c <xTaskIncrementTick+0x170>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc2:	4915      	ldr	r1, [pc, #84]	@ (8002c18 <xTaskIncrementTick+0x16c>)
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d901      	bls.n	8002bd8 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002bd8:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <xTaskIncrementTick+0x174>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 8002be0:	2301      	movs	r3, #1
 8002be2:	617b      	str	r3, [r7, #20]
 8002be4:	e004      	b.n	8002bf0 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002be6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c24 <xTaskIncrementTick+0x178>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	3301      	adds	r3, #1
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <xTaskIncrementTick+0x178>)
 8002bee:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002bf0:	697b      	ldr	r3, [r7, #20]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000194 	.word	0x20000194
 8002c00:	20000170 	.word	0x20000170
 8002c04:	20000124 	.word	0x20000124
 8002c08:	20000128 	.word	0x20000128
 8002c0c:	20000184 	.word	0x20000184
 8002c10:	2000018c 	.word	0x2000018c
 8002c14:	20000174 	.word	0x20000174
 8002c18:	20000098 	.word	0x20000098
 8002c1c:	20000094 	.word	0x20000094
 8002c20:	20000180 	.word	0x20000180
 8002c24:	2000017c 	.word	0x2000017c

08002c28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce4 <vTaskSwitchContext+0xbc>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002c36:	4b2c      	ldr	r3, [pc, #176]	@ (8002ce8 <vTaskSwitchContext+0xc0>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002c3c:	e04e      	b.n	8002cdc <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8002c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce8 <vTaskSwitchContext+0xc0>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c44:	4b29      	ldr	r3, [pc, #164]	@ (8002cec <vTaskSwitchContext+0xc4>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	fab3 f383 	clz	r3, r3
 8002c50:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002c52:	7afb      	ldrb	r3, [r7, #11]
 8002c54:	f1c3 031f 	rsb	r3, r3, #31
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	4925      	ldr	r1, [pc, #148]	@ (8002cf0 <vTaskSwitchContext+0xc8>)
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10b      	bne.n	8002c86 <vTaskSwitchContext+0x5e>
        __asm volatile
 8002c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c72:	f383 8811 	msr	BASEPRI, r3
 8002c76:	f3bf 8f6f 	isb	sy
 8002c7a:	f3bf 8f4f 	dsb	sy
 8002c7e:	607b      	str	r3, [r7, #4]
    }
 8002c80:	bf00      	nop
 8002c82:	bf00      	nop
 8002c84:	e7fd      	b.n	8002c82 <vTaskSwitchContext+0x5a>
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4a17      	ldr	r2, [pc, #92]	@ (8002cf0 <vTaskSwitchContext+0xc8>)
 8002c92:	4413      	add	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	605a      	str	r2, [r3, #4]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	3308      	adds	r3, #8
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d104      	bne.n	8002cb6 <vTaskSwitchContext+0x8e>
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf4 <vTaskSwitchContext+0xcc>)
 8002cbe:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <vTaskSwitchContext+0xcc>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <vTaskSwitchContext+0xd0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d102      	bne.n	8002cd2 <vTaskSwitchContext+0xaa>
 8002ccc:	f003 fa32 	bl	8006134 <SEGGER_SYSVIEW_OnIdle>
}
 8002cd0:	e004      	b.n	8002cdc <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8002cd2:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <vTaskSwitchContext+0xcc>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f003 fa8a 	bl	80061f0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002cdc:	bf00      	nop
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000194 	.word	0x20000194
 8002ce8:	20000180 	.word	0x20000180
 8002cec:	20000174 	.word	0x20000174
 8002cf0:	20000098 	.word	0x20000098
 8002cf4:	20000094 	.word	0x20000094
 8002cf8:	20000190 	.word	0x20000190

08002cfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002d04:	f000 f852 	bl	8002dac <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002d08:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <prvIdleTask+0x28>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d9f9      	bls.n	8002d04 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <prvIdleTask+0x2c>)
 8002d12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	f3bf 8f4f 	dsb	sy
 8002d1c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002d20:	e7f0      	b.n	8002d04 <prvIdleTask+0x8>
 8002d22:	bf00      	nop
 8002d24:	20000098 	.word	0x20000098
 8002d28:	e000ed04 	.word	0xe000ed04

08002d2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
 8002d36:	e00c      	b.n	8002d52 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4a12      	ldr	r2, [pc, #72]	@ (8002d8c <prvInitialiseTaskLists+0x60>)
 8002d44:	4413      	add	r3, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fad0 	bl	80022ec <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	607b      	str	r3, [r7, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d9ef      	bls.n	8002d38 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002d58:	480d      	ldr	r0, [pc, #52]	@ (8002d90 <prvInitialiseTaskLists+0x64>)
 8002d5a:	f7ff fac7 	bl	80022ec <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002d5e:	480d      	ldr	r0, [pc, #52]	@ (8002d94 <prvInitialiseTaskLists+0x68>)
 8002d60:	f7ff fac4 	bl	80022ec <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002d64:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <prvInitialiseTaskLists+0x6c>)
 8002d66:	f7ff fac1 	bl	80022ec <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002d6a:	480c      	ldr	r0, [pc, #48]	@ (8002d9c <prvInitialiseTaskLists+0x70>)
 8002d6c:	f7ff fabe 	bl	80022ec <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002d70:	480b      	ldr	r0, [pc, #44]	@ (8002da0 <prvInitialiseTaskLists+0x74>)
 8002d72:	f7ff fabb 	bl	80022ec <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002d76:	4b0b      	ldr	r3, [pc, #44]	@ (8002da4 <prvInitialiseTaskLists+0x78>)
 8002d78:	4a05      	ldr	r2, [pc, #20]	@ (8002d90 <prvInitialiseTaskLists+0x64>)
 8002d7a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <prvInitialiseTaskLists+0x7c>)
 8002d7e:	4a05      	ldr	r2, [pc, #20]	@ (8002d94 <prvInitialiseTaskLists+0x68>)
 8002d80:	601a      	str	r2, [r3, #0]
}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000098 	.word	0x20000098
 8002d90:	200000fc 	.word	0x200000fc
 8002d94:	20000110 	.word	0x20000110
 8002d98:	2000012c 	.word	0x2000012c
 8002d9c:	20000140 	.word	0x20000140
 8002da0:	20000158 	.word	0x20000158
 8002da4:	20000124 	.word	0x20000124
 8002da8:	20000128 	.word	0x20000128

08002dac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002db2:	e019      	b.n	8002de8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002db4:	f000 fc22 	bl	80035fc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002db8:	4b10      	ldr	r3, [pc, #64]	@ (8002dfc <prvCheckTasksWaitingTermination+0x50>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fb1b 	bl	8002400 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002dca:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <prvCheckTasksWaitingTermination+0x54>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002e00 <prvCheckTasksWaitingTermination+0x54>)
 8002dd2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <prvCheckTasksWaitingTermination+0x58>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	4a0a      	ldr	r2, [pc, #40]	@ (8002e04 <prvCheckTasksWaitingTermination+0x58>)
 8002ddc:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002dde:	f000 fc3f 	bl	8003660 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f810 	bl	8002e08 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <prvCheckTasksWaitingTermination+0x58>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1e1      	bne.n	8002db4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000140 	.word	0x20000140
 8002e00:	2000016c 	.word	0x2000016c
 8002e04:	20000154 	.word	0x20000154

08002e08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 fe05 	bl	8003a24 <vPortFree>
                vPortFree( pxTCB );
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 fe02 	bl	8003a24 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <prvResetNextTaskUnblockTime+0x30>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d104      	bne.n	8002e40 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002e36:	4b09      	ldr	r3, [pc, #36]	@ (8002e5c <prvResetNextTaskUnblockTime+0x34>)
 8002e38:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002e3e:	e005      	b.n	8002e4c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e40:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <prvResetNextTaskUnblockTime+0x30>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <prvResetNextTaskUnblockTime+0x34>)
 8002e4a:	6013      	str	r3, [r2, #0]
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	20000124 	.word	0x20000124
 8002e5c:	2000018c 	.word	0x2000018c

08002e60 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b088      	sub	sp, #32
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00b      	beq.n	8002e8c <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8002e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e78:	f383 8811 	msr	BASEPRI, r3
 8002e7c:	f3bf 8f6f 	isb	sy
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	613b      	str	r3, [r7, #16]
    }
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8002e8c:	f000 fbb6 	bl	80035fc <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8002e90:	4b36      	ldr	r3, [pc, #216]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4413      	add	r3, r2
 8002e98:	3354      	adds	r3, #84	@ 0x54
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d022      	beq.n	8002ee8 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8002ea2:	4b32      	ldr	r3, [pc, #200]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	3214      	adds	r2, #20
 8002eaa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	43d2      	mvns	r2, r2
 8002eb2:	4011      	ands	r1, r2
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	3214      	adds	r2, #20
 8002eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8002ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3354      	adds	r3, #84	@ 0x54
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00b      	beq.n	8002ee8 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	6a38      	ldr	r0, [r7, #32]
 8002ed4:	f000 f968 	bl	80031a8 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8002ed8:	4b25      	ldr	r3, [pc, #148]	@ (8002f70 <xTaskGenericNotifyWait+0x110>)
 8002eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	f3bf 8f4f 	dsb	sy
 8002ee4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002ee8:	f000 fbba 	bl	8003660 <vPortExitCritical>

        taskENTER_CRITICAL();
 8002eec:	f000 fb86 	bl	80035fc <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	6a3b      	ldr	r3, [r7, #32]
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	68b9      	ldr	r1, [r7, #8]
 8002efc:	2040      	movs	r0, #64	@ 0x40
 8002efe:	f002 fc95 	bl	800582c <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d007      	beq.n	8002f18 <xTaskGenericNotifyWait+0xb8>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8002f08:	4b18      	ldr	r3, [pc, #96]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	3214      	adds	r2, #20
 8002f10:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8002f18:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4413      	add	r3, r2
 8002f20:	3354      	adds	r3, #84	@ 0x54
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d002      	beq.n	8002f30 <xTaskGenericNotifyWait+0xd0>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	e00e      	b.n	8002f4e <xTaskGenericNotifyWait+0xee>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8002f30:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	3214      	adds	r2, #20
 8002f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	43d2      	mvns	r2, r2
 8002f40:	4011      	ands	r1, r2
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	3214      	adds	r2, #20
 8002f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8002f4e:	4b07      	ldr	r3, [pc, #28]	@ (8002f6c <xTaskGenericNotifyWait+0x10c>)
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4413      	add	r3, r2
 8002f56:	3354      	adds	r3, #84	@ 0x54
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8002f5c:	f000 fb80 	bl	8003660 <vPortExitCritical>

        return xReturn;
 8002f60:	697b      	ldr	r3, [r7, #20]
    }
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000094 	.word	0x20000094
 8002f70:	e000ed04 	.word	0xe000ed04

08002f74 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b092      	sub	sp, #72	@ 0x48
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8002f82:	2301      	movs	r3, #1
 8002f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10b      	bne.n	8002fa4 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 8002f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f90:	f383 8811 	msr	BASEPRI, r3
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	f3bf 8f4f 	dsb	sy
 8002f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 8002f9e:	bf00      	nop
 8002fa0:	bf00      	nop
 8002fa2:	e7fd      	b.n	8002fa0 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00b      	beq.n	8002fc2 <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 8002faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fae:	f383 8811 	msr	BASEPRI, r3
 8002fb2:	f3bf 8f6f 	isb	sy
 8002fb6:	f3bf 8f4f 	dsb	sy
 8002fba:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002fbc:	bf00      	nop
 8002fbe:	bf00      	nop
 8002fc0:	e7fd      	b.n	8002fbe <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002fc2:	f000 fc0b 	bl	80037dc <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	63bb      	str	r3, [r7, #56]	@ 0x38

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002fca:	f3ef 8211 	mrs	r2, BASEPRI
 8002fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd2:	f383 8811 	msr	BASEPRI, r3
 8002fd6:	f3bf 8f6f 	isb	sy
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	627a      	str	r2, [r7, #36]	@ 0x24
 8002fe0:	623b      	str	r3, [r7, #32]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fe4:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 8002fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d006      	beq.n	8002ffa <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8002fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	3214      	adds	r2, #20
 8002ff2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ff8:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8002ffa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4413      	add	r3, r2
 8003000:	3354      	adds	r3, #84	@ 0x54
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8003008:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	4413      	add	r3, r2
 800300e:	3354      	adds	r3, #84	@ 0x54
 8003010:	2202      	movs	r2, #2
 8003012:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003014:	78fb      	ldrb	r3, [r7, #3]
 8003016:	2b04      	cmp	r3, #4
 8003018:	d83b      	bhi.n	8003092 <xTaskGenericNotifyFromISR+0x11e>
 800301a:	a201      	add	r2, pc, #4	@ (adr r2, 8003020 <xTaskGenericNotifyFromISR+0xac>)
 800301c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003020:	080030b3 	.word	0x080030b3
 8003024:	08003035 	.word	0x08003035
 8003028:	08003051 	.word	0x08003051
 800302c:	08003069 	.word	0x08003069
 8003030:	08003077 	.word	0x08003077
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8003034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003036:	68ba      	ldr	r2, [r7, #8]
 8003038:	3214      	adds	r2, #20
 800303a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	ea42 0103 	orr.w	r1, r2, r3
 8003044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	3214      	adds	r2, #20
 800304a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800304e:	e033      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8003050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	3214      	adds	r2, #20
 8003056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800305a:	1c59      	adds	r1, r3, #1
 800305c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	3214      	adds	r2, #20
 8003062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003066:	e027      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	3214      	adds	r2, #20
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003074:	e020      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003076:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800307a:	2b02      	cmp	r3, #2
 800307c:	d006      	beq.n	800308c <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800307e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	3214      	adds	r2, #20
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800308a:	e015      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 800308c:	2300      	movs	r3, #0
 800308e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 8003090:	e012      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8003092:	4b3e      	ldr	r3, [pc, #248]	@ (800318c <xTaskGenericNotifyFromISR+0x218>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00d      	beq.n	80030b6 <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 800309a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800309e:	f383 8811 	msr	BASEPRI, r3
 80030a2:	f3bf 8f6f 	isb	sy
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	61fb      	str	r3, [r7, #28]
    }
 80030ac:	bf00      	nop
 80030ae:	bf00      	nop
 80030b0:	e7fd      	b.n	80030ae <xTaskGenericNotifyFromISR+0x13a>
                    break;
 80030b2:	bf00      	nop
 80030b4:	e000      	b.n	80030b8 <xTaskGenericNotifyFromISR+0x144>
                    break;
 80030b6:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 80030b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ba:	4618      	mov	r0, r3
 80030bc:	f003 f97c 	bl	80063b8 <SEGGER_SYSVIEW_ShrinkId>
 80030c0:	78f9      	ldrb	r1, [r7, #3]
 80030c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030c6:	9201      	str	r2, [sp, #4]
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	460b      	mov	r3, r1
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	4601      	mov	r1, r0
 80030d0:	203f      	movs	r0, #63	@ 0x3f
 80030d2:	f002 fc3d 	bl	8005950 <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80030d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d14a      	bne.n	8003174 <xTaskGenericNotifyFromISR+0x200>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80030de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <xTaskGenericNotifyFromISR+0x18a>
        __asm volatile
 80030e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ea:	f383 8811 	msr	BASEPRI, r3
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	f3bf 8f4f 	dsb	sy
 80030f6:	61bb      	str	r3, [r7, #24]
    }
 80030f8:	bf00      	nop
 80030fa:	bf00      	nop
 80030fc:	e7fd      	b.n	80030fa <xTaskGenericNotifyFromISR+0x186>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030fe:	4b24      	ldr	r3, [pc, #144]	@ (8003190 <xTaskGenericNotifyFromISR+0x21c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d120      	bne.n	8003148 <xTaskGenericNotifyFromISR+0x1d4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003108:	3304      	adds	r3, #4
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff f978 	bl	8002400 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003112:	4618      	mov	r0, r3
 8003114:	f003 f8ae 	bl	8006274 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311c:	2201      	movs	r2, #1
 800311e:	409a      	lsls	r2, r3
 8003120:	4b1c      	ldr	r3, [pc, #112]	@ (8003194 <xTaskGenericNotifyFromISR+0x220>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4313      	orrs	r3, r2
 8003126:	4a1b      	ldr	r2, [pc, #108]	@ (8003194 <xTaskGenericNotifyFromISR+0x220>)
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4a18      	ldr	r2, [pc, #96]	@ (8003198 <xTaskGenericNotifyFromISR+0x224>)
 8003138:	441a      	add	r2, r3
 800313a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800313c:	3304      	adds	r3, #4
 800313e:	4619      	mov	r1, r3
 8003140:	4610      	mov	r0, r2
 8003142:	f7ff f900 	bl	8002346 <vListInsertEnd>
 8003146:	e005      	b.n	8003154 <xTaskGenericNotifyFromISR+0x1e0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800314a:	3318      	adds	r3, #24
 800314c:	4619      	mov	r1, r3
 800314e:	4813      	ldr	r0, [pc, #76]	@ (800319c <xTaskGenericNotifyFromISR+0x228>)
 8003150:	f7ff f8f9 	bl	8002346 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <xTaskGenericNotifyFromISR+0x22c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315e:	429a      	cmp	r2, r3
 8003160:	d908      	bls.n	8003174 <xTaskGenericNotifyFromISR+0x200>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8003162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003164:	2b00      	cmp	r3, #0
 8003166:	d002      	beq.n	800316e <xTaskGenericNotifyFromISR+0x1fa>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8003168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800316a:	2201      	movs	r2, #1
 800316c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800316e:	4b0d      	ldr	r3, [pc, #52]	@ (80031a4 <xTaskGenericNotifyFromISR+0x230>)
 8003170:	2201      	movs	r2, #1
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003176:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800317e:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8003180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8003182:	4618      	mov	r0, r3
 8003184:	3740      	adds	r7, #64	@ 0x40
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000170 	.word	0x20000170
 8003190:	20000194 	.word	0x20000194
 8003194:	20000174 	.word	0x20000174
 8003198:	20000098 	.word	0x20000098
 800319c:	2000012c 	.word	0x2000012c
 80031a0:	20000094 	.word	0x20000094
 80031a4:	20000180 	.word	0x20000180

080031a8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80031b2:	4b32      	ldr	r3, [pc, #200]	@ (800327c <prvAddCurrentTaskToDelayedList+0xd4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031b8:	4b31      	ldr	r3, [pc, #196]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	3304      	adds	r3, #4
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff f91e 	bl	8002400 <uxListRemove>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10b      	bne.n	80031e2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80031ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d0:	2201      	movs	r2, #1
 80031d2:	fa02 f303 	lsl.w	r3, r2, r3
 80031d6:	43da      	mvns	r2, r3
 80031d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003284 <prvAddCurrentTaskToDelayedList+0xdc>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4013      	ands	r3, r2
 80031de:	4a29      	ldr	r2, [pc, #164]	@ (8003284 <prvAddCurrentTaskToDelayedList+0xdc>)
 80031e0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d110      	bne.n	800320c <prvAddCurrentTaskToDelayedList+0x64>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00d      	beq.n	800320c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80031f0:	4b23      	ldr	r3, [pc, #140]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	211b      	movs	r1, #27
 80031f6:	4618      	mov	r0, r3
 80031f8:	f003 f87e 	bl	80062f8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031fc:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	3304      	adds	r3, #4
 8003202:	4619      	mov	r1, r3
 8003204:	4820      	ldr	r0, [pc, #128]	@ (8003288 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003206:	f7ff f89e 	bl	8002346 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800320a:	e032      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4413      	add	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003214:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	429a      	cmp	r2, r3
 8003222:	d20f      	bcs.n	8003244 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003224:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2104      	movs	r1, #4
 800322a:	4618      	mov	r0, r3
 800322c:	f003 f864 	bl	80062f8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003230:	4b16      	ldr	r3, [pc, #88]	@ (800328c <prvAddCurrentTaskToDelayedList+0xe4>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	3304      	adds	r3, #4
 800323a:	4619      	mov	r1, r3
 800323c:	4610      	mov	r0, r2
 800323e:	f7ff f8a6 	bl	800238e <vListInsert>
}
 8003242:	e016      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003244:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2104      	movs	r1, #4
 800324a:	4618      	mov	r0, r3
 800324c:	f003 f854 	bl	80062f8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003250:	4b0f      	ldr	r3, [pc, #60]	@ (8003290 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b0a      	ldr	r3, [pc, #40]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3304      	adds	r3, #4
 800325a:	4619      	mov	r1, r3
 800325c:	4610      	mov	r0, r2
 800325e:	f7ff f896 	bl	800238e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <prvAddCurrentTaskToDelayedList+0xec>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	d202      	bcs.n	8003272 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800326c:	4a09      	ldr	r2, [pc, #36]	@ (8003294 <prvAddCurrentTaskToDelayedList+0xec>)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	6013      	str	r3, [r2, #0]
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000170 	.word	0x20000170
 8003280:	20000094 	.word	0x20000094
 8003284:	20000174 	.word	0x20000174
 8003288:	20000158 	.word	0x20000158
 800328c:	20000128 	.word	0x20000128
 8003290:	20000124 	.word	0x20000124
 8003294:	2000018c 	.word	0x2000018c

08003298 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b04      	subs	r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032b0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3b04      	subs	r3, #4
 80032b6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f023 0201 	bic.w	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3b04      	subs	r3, #4
 80032c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80032c8:	4a0c      	ldr	r2, [pc, #48]	@ (80032fc <pxPortInitialiseStack+0x64>)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3b14      	subs	r3, #20
 80032d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3b04      	subs	r3, #4
 80032de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f06f 0202 	mvn.w	r2, #2
 80032e6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3b20      	subs	r3, #32
 80032ec:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80032ee:	68fb      	ldr	r3, [r7, #12]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	08003301 	.word	0x08003301

08003300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800330a:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <prvTaskExitError+0x58>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003312:	d00b      	beq.n	800332c <prvTaskExitError+0x2c>
        __asm volatile
 8003314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003318:	f383 8811 	msr	BASEPRI, r3
 800331c:	f3bf 8f6f 	isb	sy
 8003320:	f3bf 8f4f 	dsb	sy
 8003324:	60fb      	str	r3, [r7, #12]
    }
 8003326:	bf00      	nop
 8003328:	bf00      	nop
 800332a:	e7fd      	b.n	8003328 <prvTaskExitError+0x28>
        __asm volatile
 800332c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003330:	f383 8811 	msr	BASEPRI, r3
 8003334:	f3bf 8f6f 	isb	sy
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	60bb      	str	r3, [r7, #8]
    }
 800333e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003340:	bf00      	nop
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0fc      	beq.n	8003342 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003348:	bf00      	nop
 800334a:	bf00      	nop
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	2000000c 	.word	0x2000000c
 800335c:	00000000 	.word	0x00000000

08003360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003360:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <pxCurrentTCBConst2>)
 8003362:	6819      	ldr	r1, [r3, #0]
 8003364:	6808      	ldr	r0, [r1, #0]
 8003366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800336a:	f380 8809 	msr	PSP, r0
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f04f 0000 	mov.w	r0, #0
 8003376:	f380 8811 	msr	BASEPRI, r0
 800337a:	4770      	bx	lr
 800337c:	f3af 8000 	nop.w

08003380 <pxCurrentTCBConst2>:
 8003380:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop

08003388 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003388:	4808      	ldr	r0, [pc, #32]	@ (80033ac <prvPortStartFirstTask+0x24>)
 800338a:	6800      	ldr	r0, [r0, #0]
 800338c:	6800      	ldr	r0, [r0, #0]
 800338e:	f380 8808 	msr	MSP, r0
 8003392:	f04f 0000 	mov.w	r0, #0
 8003396:	f380 8814 	msr	CONTROL, r0
 800339a:	b662      	cpsie	i
 800339c:	b661      	cpsie	f
 800339e:	f3bf 8f4f 	dsb	sy
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	df00      	svc	0
 80033a8:	bf00      	nop
 80033aa:	0000      	.short	0x0000
 80033ac:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop

080033b4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80033ba:	4b47      	ldr	r3, [pc, #284]	@ (80034d8 <xPortStartScheduler+0x124>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a47      	ldr	r2, [pc, #284]	@ (80034dc <xPortStartScheduler+0x128>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d10b      	bne.n	80033dc <xPortStartScheduler+0x28>
        __asm volatile
 80033c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c8:	f383 8811 	msr	BASEPRI, r3
 80033cc:	f3bf 8f6f 	isb	sy
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	60fb      	str	r3, [r7, #12]
    }
 80033d6:	bf00      	nop
 80033d8:	bf00      	nop
 80033da:	e7fd      	b.n	80033d8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80033dc:	4b3e      	ldr	r3, [pc, #248]	@ (80034d8 <xPortStartScheduler+0x124>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a3f      	ldr	r2, [pc, #252]	@ (80034e0 <xPortStartScheduler+0x12c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d10b      	bne.n	80033fe <xPortStartScheduler+0x4a>
        __asm volatile
 80033e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ea:	f383 8811 	msr	BASEPRI, r3
 80033ee:	f3bf 8f6f 	isb	sy
 80033f2:	f3bf 8f4f 	dsb	sy
 80033f6:	613b      	str	r3, [r7, #16]
    }
 80033f8:	bf00      	nop
 80033fa:	bf00      	nop
 80033fc:	e7fd      	b.n	80033fa <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80033fe:	4b39      	ldr	r3, [pc, #228]	@ (80034e4 <xPortStartScheduler+0x130>)
 8003400:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	b2db      	uxtb	r3, r3
 8003408:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	22ff      	movs	r2, #255	@ 0xff
 800340e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	b2db      	uxtb	r3, r3
 800341c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003420:	b2da      	uxtb	r2, r3
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <xPortStartScheduler+0x134>)
 8003424:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003426:	4b31      	ldr	r3, [pc, #196]	@ (80034ec <xPortStartScheduler+0x138>)
 8003428:	2207      	movs	r2, #7
 800342a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800342c:	e009      	b.n	8003442 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800342e:	4b2f      	ldr	r3, [pc, #188]	@ (80034ec <xPortStartScheduler+0x138>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3b01      	subs	r3, #1
 8003434:	4a2d      	ldr	r2, [pc, #180]	@ (80034ec <xPortStartScheduler+0x138>)
 8003436:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003438:	78fb      	ldrb	r3, [r7, #3]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	b2db      	uxtb	r3, r3
 8003440:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003442:	78fb      	ldrb	r3, [r7, #3]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800344a:	2b80      	cmp	r3, #128	@ 0x80
 800344c:	d0ef      	beq.n	800342e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800344e:	4b27      	ldr	r3, [pc, #156]	@ (80034ec <xPortStartScheduler+0x138>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f1c3 0307 	rsb	r3, r3, #7
 8003456:	2b04      	cmp	r3, #4
 8003458:	d00b      	beq.n	8003472 <xPortStartScheduler+0xbe>
        __asm volatile
 800345a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800345e:	f383 8811 	msr	BASEPRI, r3
 8003462:	f3bf 8f6f 	isb	sy
 8003466:	f3bf 8f4f 	dsb	sy
 800346a:	60bb      	str	r3, [r7, #8]
    }
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	e7fd      	b.n	800346e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003472:	4b1e      	ldr	r3, [pc, #120]	@ (80034ec <xPortStartScheduler+0x138>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	4a1c      	ldr	r2, [pc, #112]	@ (80034ec <xPortStartScheduler+0x138>)
 800347a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <xPortStartScheduler+0x138>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003484:	4a19      	ldr	r2, [pc, #100]	@ (80034ec <xPortStartScheduler+0x138>)
 8003486:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	b2da      	uxtb	r2, r3
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003490:	4b17      	ldr	r3, [pc, #92]	@ (80034f0 <xPortStartScheduler+0x13c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a16      	ldr	r2, [pc, #88]	@ (80034f0 <xPortStartScheduler+0x13c>)
 8003496:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800349a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800349c:	4b14      	ldr	r3, [pc, #80]	@ (80034f0 <xPortStartScheduler+0x13c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a13      	ldr	r2, [pc, #76]	@ (80034f0 <xPortStartScheduler+0x13c>)
 80034a2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80034a6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80034a8:	f000 f968 	bl	800377c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80034ac:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <xPortStartScheduler+0x140>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80034b2:	f000 f987 	bl	80037c4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80034b6:	4b10      	ldr	r3, [pc, #64]	@ (80034f8 <xPortStartScheduler+0x144>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a0f      	ldr	r2, [pc, #60]	@ (80034f8 <xPortStartScheduler+0x144>)
 80034bc:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80034c0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80034c2:	f7ff ff61 	bl	8003388 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80034c6:	f7ff fbaf 	bl	8002c28 <vTaskSwitchContext>
    prvTaskExitError();
 80034ca:	f7ff ff19 	bl	8003300 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3718      	adds	r7, #24
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	e000ed00 	.word	0xe000ed00
 80034dc:	410fc271 	.word	0x410fc271
 80034e0:	410fc270 	.word	0x410fc270
 80034e4:	e000e400 	.word	0xe000e400
 80034e8:	20000198 	.word	0x20000198
 80034ec:	2000019c 	.word	0x2000019c
 80034f0:	e000ed20 	.word	0xe000ed20
 80034f4:	2000000c 	.word	0x2000000c
 80034f8:	e000ef34 	.word	0xe000ef34

080034fc <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b087      	sub	sp, #28
 8003500:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003502:	4b38      	ldr	r3, [pc, #224]	@ (80035e4 <vInitPrioGroupValue+0xe8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a38      	ldr	r2, [pc, #224]	@ (80035e8 <vInitPrioGroupValue+0xec>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d10b      	bne.n	8003524 <vInitPrioGroupValue+0x28>
        __asm volatile
 800350c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003510:	f383 8811 	msr	BASEPRI, r3
 8003514:	f3bf 8f6f 	isb	sy
 8003518:	f3bf 8f4f 	dsb	sy
 800351c:	60fb      	str	r3, [r7, #12]
    }
 800351e:	bf00      	nop
 8003520:	bf00      	nop
 8003522:	e7fd      	b.n	8003520 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003524:	4b2f      	ldr	r3, [pc, #188]	@ (80035e4 <vInitPrioGroupValue+0xe8>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a30      	ldr	r2, [pc, #192]	@ (80035ec <vInitPrioGroupValue+0xf0>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d10b      	bne.n	8003546 <vInitPrioGroupValue+0x4a>
        __asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	613b      	str	r3, [r7, #16]
    }
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	e7fd      	b.n	8003542 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003546:	4b2a      	ldr	r3, [pc, #168]	@ (80035f0 <vInitPrioGroupValue+0xf4>)
 8003548:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	b2db      	uxtb	r3, r3
 8003550:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	22ff      	movs	r2, #255	@ 0xff
 8003556:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003568:	b2da      	uxtb	r2, r3
 800356a:	4b22      	ldr	r3, [pc, #136]	@ (80035f4 <vInitPrioGroupValue+0xf8>)
 800356c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800356e:	4b22      	ldr	r3, [pc, #136]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 8003570:	2207      	movs	r2, #7
 8003572:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003574:	e009      	b.n	800358a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8003576:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	3b01      	subs	r3, #1
 800357c:	4a1e      	ldr	r2, [pc, #120]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 800357e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003580:	78fb      	ldrb	r3, [r7, #3]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003592:	2b80      	cmp	r3, #128	@ 0x80
 8003594:	d0ef      	beq.n	8003576 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003596:	4b18      	ldr	r3, [pc, #96]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f1c3 0307 	rsb	r3, r3, #7
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d00b      	beq.n	80035ba <vInitPrioGroupValue+0xbe>
        __asm volatile
 80035a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a6:	f383 8811 	msr	BASEPRI, r3
 80035aa:	f3bf 8f6f 	isb	sy
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	60bb      	str	r3, [r7, #8]
    }
 80035b4:	bf00      	nop
 80035b6:	bf00      	nop
 80035b8:	e7fd      	b.n	80035b6 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035ba:	4b0f      	ldr	r3, [pc, #60]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	4a0d      	ldr	r2, [pc, #52]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 80035c2:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035c4:	4b0c      	ldr	r3, [pc, #48]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035cc:	4a0a      	ldr	r2, [pc, #40]	@ (80035f8 <vInitPrioGroupValue+0xfc>)
 80035ce:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80035d8:	bf00      	nop
 80035da:	371c      	adds	r7, #28
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	e000ed00 	.word	0xe000ed00
 80035e8:	410fc271 	.word	0x410fc271
 80035ec:	410fc270 	.word	0x410fc270
 80035f0:	e000e400 	.word	0xe000e400
 80035f4:	20000198 	.word	0x20000198
 80035f8:	2000019c 	.word	0x2000019c

080035fc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
        __asm volatile
 8003602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003606:	f383 8811 	msr	BASEPRI, r3
 800360a:	f3bf 8f6f 	isb	sy
 800360e:	f3bf 8f4f 	dsb	sy
 8003612:	607b      	str	r3, [r7, #4]
    }
 8003614:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003616:	4b10      	ldr	r3, [pc, #64]	@ (8003658 <vPortEnterCritical+0x5c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	3301      	adds	r3, #1
 800361c:	4a0e      	ldr	r2, [pc, #56]	@ (8003658 <vPortEnterCritical+0x5c>)
 800361e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003620:	4b0d      	ldr	r3, [pc, #52]	@ (8003658 <vPortEnterCritical+0x5c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d110      	bne.n	800364a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003628:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <vPortEnterCritical+0x60>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00b      	beq.n	800364a <vPortEnterCritical+0x4e>
        __asm volatile
 8003632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003636:	f383 8811 	msr	BASEPRI, r3
 800363a:	f3bf 8f6f 	isb	sy
 800363e:	f3bf 8f4f 	dsb	sy
 8003642:	603b      	str	r3, [r7, #0]
    }
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	e7fd      	b.n	8003646 <vPortEnterCritical+0x4a>
    }
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	2000000c 	.word	0x2000000c
 800365c:	e000ed04 	.word	0xe000ed04

08003660 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003666:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <vPortExitCritical+0x50>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10b      	bne.n	8003686 <vPortExitCritical+0x26>
        __asm volatile
 800366e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	607b      	str	r3, [r7, #4]
    }
 8003680:	bf00      	nop
 8003682:	bf00      	nop
 8003684:	e7fd      	b.n	8003682 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003686:	4b0a      	ldr	r3, [pc, #40]	@ (80036b0 <vPortExitCritical+0x50>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3b01      	subs	r3, #1
 800368c:	4a08      	ldr	r2, [pc, #32]	@ (80036b0 <vPortExitCritical+0x50>)
 800368e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003690:	4b07      	ldr	r3, [pc, #28]	@ (80036b0 <vPortExitCritical+0x50>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d105      	bne.n	80036a4 <vPortExitCritical+0x44>
 8003698:	2300      	movs	r3, #0
 800369a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f383 8811 	msr	BASEPRI, r3
    }
 80036a2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	2000000c 	.word	0x2000000c
	...

080036c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80036c0:	f3ef 8009 	mrs	r0, PSP
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	4b15      	ldr	r3, [pc, #84]	@ (8003720 <pxCurrentTCBConst>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	f01e 0f10 	tst.w	lr, #16
 80036d0:	bf08      	it	eq
 80036d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80036d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036da:	6010      	str	r0, [r2, #0]
 80036dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80036e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80036e4:	f380 8811 	msr	BASEPRI, r0
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	f3bf 8f6f 	isb	sy
 80036f0:	f7ff fa9a 	bl	8002c28 <vTaskSwitchContext>
 80036f4:	f04f 0000 	mov.w	r0, #0
 80036f8:	f380 8811 	msr	BASEPRI, r0
 80036fc:	bc09      	pop	{r0, r3}
 80036fe:	6819      	ldr	r1, [r3, #0]
 8003700:	6808      	ldr	r0, [r1, #0]
 8003702:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003706:	f01e 0f10 	tst.w	lr, #16
 800370a:	bf08      	it	eq
 800370c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003710:	f380 8809 	msr	PSP, r0
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	f3af 8000 	nop.w

08003720 <pxCurrentTCBConst>:
 8003720:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003724:	bf00      	nop
 8003726:	bf00      	nop

08003728 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
        __asm volatile
 800372e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003732:	f383 8811 	msr	BASEPRI, r3
 8003736:	f3bf 8f6f 	isb	sy
 800373a:	f3bf 8f4f 	dsb	sy
 800373e:	607b      	str	r3, [r7, #4]
    }
 8003740:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003742:	f002 fc7d 	bl	8006040 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003746:	f7ff f9b1 	bl	8002aac <xTaskIncrementTick>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d006      	beq.n	800375e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003750:	f002 fcd4 	bl	80060fc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003754:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <SysTick_Handler+0x50>)
 8003756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	e001      	b.n	8003762 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800375e:	f002 fcb1 	bl	80060c4 <SEGGER_SYSVIEW_RecordExitISR>
 8003762:	2300      	movs	r3, #0
 8003764:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	f383 8811 	msr	BASEPRI, r3
    }
 800376c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	e000ed04 	.word	0xe000ed04

0800377c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003780:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <vPortSetupTimerInterrupt+0x34>)
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003786:	4b0b      	ldr	r3, [pc, #44]	@ (80037b4 <vPortSetupTimerInterrupt+0x38>)
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800378c:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <vPortSetupTimerInterrupt+0x3c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a0a      	ldr	r2, [pc, #40]	@ (80037bc <vPortSetupTimerInterrupt+0x40>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	099b      	lsrs	r3, r3, #6
 8003798:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <vPortSetupTimerInterrupt+0x44>)
 800379a:	3b01      	subs	r3, #1
 800379c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800379e:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <vPortSetupTimerInterrupt+0x34>)
 80037a0:	2207      	movs	r2, #7
 80037a2:	601a      	str	r2, [r3, #0]
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	e000e010 	.word	0xe000e010
 80037b4:	e000e018 	.word	0xe000e018
 80037b8:	20000000 	.word	0x20000000
 80037bc:	10624dd3 	.word	0x10624dd3
 80037c0:	e000e014 	.word	0xe000e014

080037c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80037c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80037d4 <vPortEnableVFP+0x10>
 80037c8:	6801      	ldr	r1, [r0, #0]
 80037ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80037ce:	6001      	str	r1, [r0, #0]
 80037d0:	4770      	bx	lr
 80037d2:	0000      	.short	0x0000
 80037d4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop

080037dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80037e2:	f3ef 8305 	mrs	r3, IPSR
 80037e6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b0f      	cmp	r3, #15
 80037ec:	d915      	bls.n	800381a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80037ee:	4a18      	ldr	r2, [pc, #96]	@ (8003850 <vPortValidateInterruptPriority+0x74>)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4413      	add	r3, r2
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80037f8:	4b16      	ldr	r3, [pc, #88]	@ (8003854 <vPortValidateInterruptPriority+0x78>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	7afa      	ldrb	r2, [r7, #11]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d20b      	bcs.n	800381a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8003802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003806:	f383 8811 	msr	BASEPRI, r3
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	f3bf 8f4f 	dsb	sy
 8003812:	607b      	str	r3, [r7, #4]
    }
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	e7fd      	b.n	8003816 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800381a:	4b0f      	ldr	r3, [pc, #60]	@ (8003858 <vPortValidateInterruptPriority+0x7c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003822:	4b0e      	ldr	r3, [pc, #56]	@ (800385c <vPortValidateInterruptPriority+0x80>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	429a      	cmp	r2, r3
 8003828:	d90b      	bls.n	8003842 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800382a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800382e:	f383 8811 	msr	BASEPRI, r3
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	f3bf 8f4f 	dsb	sy
 800383a:	603b      	str	r3, [r7, #0]
    }
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	e7fd      	b.n	800383e <vPortValidateInterruptPriority+0x62>
    }
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	e000e3f0 	.word	0xe000e3f0
 8003854:	20000198 	.word	0x20000198
 8003858:	e000ed0c 	.word	0xe000ed0c
 800385c:	2000019c 	.word	0x2000019c

08003860 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b08a      	sub	sp, #40	@ 0x28
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800386c:	f7ff f85c 	bl	8002928 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003870:	4b66      	ldr	r3, [pc, #408]	@ (8003a0c <pvPortMalloc+0x1ac>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d101      	bne.n	800387c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003878:	f000 f938 	bl	8003aec <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800387c:	4b64      	ldr	r3, [pc, #400]	@ (8003a10 <pvPortMalloc+0x1b0>)
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4013      	ands	r3, r2
 8003884:	2b00      	cmp	r3, #0
 8003886:	f040 80a9 	bne.w	80039dc <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d02e      	beq.n	80038ee <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003890:	2208      	movs	r2, #8
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	429a      	cmp	r2, r3
 800389a:	d228      	bcs.n	80038ee <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800389c:	2208      	movs	r2, #8
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4413      	add	r3, r2
 80038a2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d022      	beq.n	80038f4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f023 0307 	bic.w	r3, r3, #7
 80038b4:	3308      	adds	r3, #8
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d215      	bcs.n	80038e8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f023 0307 	bic.w	r3, r3, #7
 80038c2:	3308      	adds	r3, #8
 80038c4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d011      	beq.n	80038f4 <pvPortMalloc+0x94>
        __asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	617b      	str	r3, [r7, #20]
    }
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	e7fd      	b.n	80038e4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038ec:	e002      	b.n	80038f4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	607b      	str	r3, [r7, #4]
 80038f2:	e000      	b.n	80038f6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038f4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d06f      	beq.n	80039dc <pvPortMalloc+0x17c>
 80038fc:	4b45      	ldr	r3, [pc, #276]	@ (8003a14 <pvPortMalloc+0x1b4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	429a      	cmp	r2, r3
 8003904:	d86a      	bhi.n	80039dc <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003906:	4b44      	ldr	r3, [pc, #272]	@ (8003a18 <pvPortMalloc+0x1b8>)
 8003908:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800390a:	4b43      	ldr	r3, [pc, #268]	@ (8003a18 <pvPortMalloc+0x1b8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003910:	e004      	b.n	800391c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	429a      	cmp	r2, r3
 8003924:	d903      	bls.n	800392e <pvPortMalloc+0xce>
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f1      	bne.n	8003912 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800392e:	4b37      	ldr	r3, [pc, #220]	@ (8003a0c <pvPortMalloc+0x1ac>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003934:	429a      	cmp	r2, r3
 8003936:	d051      	beq.n	80039dc <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2208      	movs	r2, #8
 800393e:	4413      	add	r3, r2
 8003940:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	1ad2      	subs	r2, r2, r3
 8003952:	2308      	movs	r3, #8
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	429a      	cmp	r2, r3
 8003958:	d920      	bls.n	800399c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800395a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4413      	add	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00b      	beq.n	8003984 <pvPortMalloc+0x124>
        __asm volatile
 800396c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	613b      	str	r3, [r7, #16]
    }
 800397e:	bf00      	nop
 8003980:	bf00      	nop
 8003982:	e7fd      	b.n	8003980 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	1ad2      	subs	r2, r2, r3
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003996:	69b8      	ldr	r0, [r7, #24]
 8003998:	f000 f90a 	bl	8003bb0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800399c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a14 <pvPortMalloc+0x1b4>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <pvPortMalloc+0x1b4>)
 80039a8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80039aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003a14 <pvPortMalloc+0x1b4>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	4b1b      	ldr	r3, [pc, #108]	@ (8003a1c <pvPortMalloc+0x1bc>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d203      	bcs.n	80039be <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80039b6:	4b17      	ldr	r3, [pc, #92]	@ (8003a14 <pvPortMalloc+0x1b4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a18      	ldr	r2, [pc, #96]	@ (8003a1c <pvPortMalloc+0x1bc>)
 80039bc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80039be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	4b13      	ldr	r3, [pc, #76]	@ (8003a10 <pvPortMalloc+0x1b0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ca:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80039d2:	4b13      	ldr	r3, [pc, #76]	@ (8003a20 <pvPortMalloc+0x1c0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3301      	adds	r3, #1
 80039d8:	4a11      	ldr	r2, [pc, #68]	@ (8003a20 <pvPortMalloc+0x1c0>)
 80039da:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80039dc:	f7fe ffb2 	bl	8002944 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00b      	beq.n	8003a02 <pvPortMalloc+0x1a2>
        __asm volatile
 80039ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ee:	f383 8811 	msr	BASEPRI, r3
 80039f2:	f3bf 8f6f 	isb	sy
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	60fb      	str	r3, [r7, #12]
    }
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	e7fd      	b.n	80039fe <pvPortMalloc+0x19e>
    return pvReturn;
 8003a02:	69fb      	ldr	r3, [r7, #28]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3728      	adds	r7, #40	@ 0x28
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20012da8 	.word	0x20012da8
 8003a10:	20012dbc 	.word	0x20012dbc
 8003a14:	20012dac 	.word	0x20012dac
 8003a18:	20012da0 	.word	0x20012da0
 8003a1c:	20012db0 	.word	0x20012db0
 8003a20:	20012db4 	.word	0x20012db4

08003a24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d04f      	beq.n	8003ad6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003a36:	2308      	movs	r3, #8
 8003a38:	425b      	negs	r3, r3
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	4b25      	ldr	r3, [pc, #148]	@ (8003ae0 <vPortFree+0xbc>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10b      	bne.n	8003a6a <vPortFree+0x46>
        __asm volatile
 8003a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a56:	f383 8811 	msr	BASEPRI, r3
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	60fb      	str	r3, [r7, #12]
    }
 8003a64:	bf00      	nop
 8003a66:	bf00      	nop
 8003a68:	e7fd      	b.n	8003a66 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00b      	beq.n	8003a8a <vPortFree+0x66>
        __asm volatile
 8003a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a76:	f383 8811 	msr	BASEPRI, r3
 8003a7a:	f3bf 8f6f 	isb	sy
 8003a7e:	f3bf 8f4f 	dsb	sy
 8003a82:	60bb      	str	r3, [r7, #8]
    }
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	e7fd      	b.n	8003a86 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	4b14      	ldr	r3, [pc, #80]	@ (8003ae0 <vPortFree+0xbc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01e      	beq.n	8003ad6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d11a      	bne.n	8003ad6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae0 <vPortFree+0xbc>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	401a      	ands	r2, r3
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003ab0:	f7fe ff3a 	bl	8002928 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <vPortFree+0xc0>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4413      	add	r3, r2
 8003abe:	4a09      	ldr	r2, [pc, #36]	@ (8003ae4 <vPortFree+0xc0>)
 8003ac0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003ac2:	6938      	ldr	r0, [r7, #16]
 8003ac4:	f000 f874 	bl	8003bb0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003ac8:	4b07      	ldr	r3, [pc, #28]	@ (8003ae8 <vPortFree+0xc4>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	3301      	adds	r3, #1
 8003ace:	4a06      	ldr	r2, [pc, #24]	@ (8003ae8 <vPortFree+0xc4>)
 8003ad0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003ad2:	f7fe ff37 	bl	8002944 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003ad6:	bf00      	nop
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20012dbc 	.word	0x20012dbc
 8003ae4:	20012dac 	.word	0x20012dac
 8003ae8:	20012db8 	.word	0x20012db8

08003aec <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003af2:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003af6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003af8:	4b27      	ldr	r3, [pc, #156]	@ (8003b98 <prvHeapInit+0xac>)
 8003afa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00c      	beq.n	8003b20 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	3307      	adds	r3, #7
 8003b0a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f023 0307 	bic.w	r3, r3, #7
 8003b12:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003b98 <prvHeapInit+0xac>)
 8003b1c:	4413      	add	r3, r2
 8003b1e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003b24:	4a1d      	ldr	r2, [pc, #116]	@ (8003b9c <prvHeapInit+0xb0>)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b9c <prvHeapInit+0xb0>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	4413      	add	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003b38:	2208      	movs	r2, #8
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	1a9b      	subs	r3, r3, r2
 8003b3e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0307 	bic.w	r3, r3, #7
 8003b46:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4a15      	ldr	r2, [pc, #84]	@ (8003ba0 <prvHeapInit+0xb4>)
 8003b4c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003b4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ba0 <prvHeapInit+0xb4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2200      	movs	r2, #0
 8003b54:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003b56:	4b12      	ldr	r3, [pc, #72]	@ (8003ba0 <prvHeapInit+0xb4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	1ad2      	subs	r2, r2, r3
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba0 <prvHeapInit+0xb4>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <prvHeapInit+0xb8>)
 8003b7a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a09      	ldr	r2, [pc, #36]	@ (8003ba8 <prvHeapInit+0xbc>)
 8003b82:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b84:	4b09      	ldr	r3, [pc, #36]	@ (8003bac <prvHeapInit+0xc0>)
 8003b86:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b8a:	601a      	str	r2, [r3, #0]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr
 8003b98:	200001a0 	.word	0x200001a0
 8003b9c:	20012da0 	.word	0x20012da0
 8003ba0:	20012da8 	.word	0x20012da8
 8003ba4:	20012db0 	.word	0x20012db0
 8003ba8:	20012dac 	.word	0x20012dac
 8003bac:	20012dbc 	.word	0x20012dbc

08003bb0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003bb8:	4b28      	ldr	r3, [pc, #160]	@ (8003c5c <prvInsertBlockIntoFreeList+0xac>)
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	e002      	b.n	8003bc4 <prvInsertBlockIntoFreeList+0x14>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d8f7      	bhi.n	8003bbe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	4413      	add	r3, r2
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d108      	bne.n	8003bf2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	441a      	add	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	441a      	add	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d118      	bne.n	8003c38 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	4b15      	ldr	r3, [pc, #84]	@ (8003c60 <prvInsertBlockIntoFreeList+0xb0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d00d      	beq.n	8003c2e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	441a      	add	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	e008      	b.n	8003c40 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <prvInsertBlockIntoFreeList+0xb0>)
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e003      	b.n	8003c40 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d002      	beq.n	8003c4e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003c4e:	bf00      	nop
 8003c50:	3714      	adds	r7, #20
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	20012da0 	.word	0x20012da0
 8003c60:	20012da8 	.word	0x20012da8

08003c64 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8003c68:	4803      	ldr	r0, [pc, #12]	@ (8003c78 <_cbSendSystemDesc+0x14>)
 8003c6a:	f002 f993 	bl	8005f94 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003c6e:	4803      	ldr	r0, [pc, #12]	@ (8003c7c <_cbSendSystemDesc+0x18>)
 8003c70:	f002 f990 	bl	8005f94 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003c74:	bf00      	nop
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	08006838 	.word	0x08006838
 8003c7c:	0800687c 	.word	0x0800687c

08003c80 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003c84:	4b06      	ldr	r3, [pc, #24]	@ (8003ca0 <SEGGER_SYSVIEW_Conf+0x20>)
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <SEGGER_SYSVIEW_Conf+0x20>)
 8003c8a:	6819      	ldr	r1, [r3, #0]
 8003c8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <SEGGER_SYSVIEW_Conf+0x24>)
 8003c8e:	4a06      	ldr	r2, [pc, #24]	@ (8003ca8 <SEGGER_SYSVIEW_Conf+0x28>)
 8003c90:	f001 fcc4 	bl	800561c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003c94:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003c98:	f001 fd04 	bl	80056a4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003c9c:	bf00      	nop
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	08003c65 	.word	0x08003c65
 8003ca8:	08006920 	.word	0x08006920

08003cac <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	607b      	str	r3, [r7, #4]
 8003cb6:	e033      	b.n	8003d20 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003cb8:	491e      	ldr	r1, [pc, #120]	@ (8003d34 <_cbSendTaskList+0x88>)
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	6818      	ldr	r0, [r3, #0]
 8003cc8:	491a      	ldr	r1, [pc, #104]	@ (8003d34 <_cbSendTaskList+0x88>)
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	6819      	ldr	r1, [r3, #0]
 8003cda:	4c16      	ldr	r4, [pc, #88]	@ (8003d34 <_cbSendTaskList+0x88>)
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	4413      	add	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4423      	add	r3, r4
 8003ce8:	3308      	adds	r3, #8
 8003cea:	681c      	ldr	r4, [r3, #0]
 8003cec:	4d11      	ldr	r5, [pc, #68]	@ (8003d34 <_cbSendTaskList+0x88>)
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	442b      	add	r3, r5
 8003cfa:	330c      	adds	r3, #12
 8003cfc:	681d      	ldr	r5, [r3, #0]
 8003cfe:	4e0d      	ldr	r6, [pc, #52]	@ (8003d34 <_cbSendTaskList+0x88>)
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4433      	add	r3, r6
 8003d0c:	3310      	adds	r3, #16
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	462b      	mov	r3, r5
 8003d14:	4622      	mov	r2, r4
 8003d16:	f000 f979 	bl	800400c <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	607b      	str	r3, [r7, #4]
 8003d20:	4b05      	ldr	r3, [pc, #20]	@ (8003d38 <_cbSendTaskList+0x8c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d3c6      	bcc.n	8003cb8 <_cbSendTaskList+0xc>
  }
}
 8003d2a:	bf00      	nop
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d34:	20012dc0 	.word	0x20012dc0
 8003d38:	20012e60 	.word	0x20012e60

08003d3c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d40:	b082      	sub	sp, #8
 8003d42:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003d44:	f7fe fea0 	bl	8002a88 <xTaskGetTickCountFromISR>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	469a      	mov	sl, r3
 8003d4e:	4693      	mov	fp, r2
 8003d50:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003d54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	f04f 0a00 	mov.w	sl, #0
 8003d60:	f04f 0b00 	mov.w	fp, #0
 8003d64:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8003d68:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003d6c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003d70:	4652      	mov	r2, sl
 8003d72:	465b      	mov	r3, fp
 8003d74:	1a14      	subs	r4, r2, r0
 8003d76:	eb63 0501 	sbc.w	r5, r3, r1
 8003d7a:	f04f 0200 	mov.w	r2, #0
 8003d7e:	f04f 0300 	mov.w	r3, #0
 8003d82:	00ab      	lsls	r3, r5, #2
 8003d84:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003d88:	00a2      	lsls	r2, r4, #2
 8003d8a:	4614      	mov	r4, r2
 8003d8c:	461d      	mov	r5, r3
 8003d8e:	eb14 0800 	adds.w	r8, r4, r0
 8003d92:	eb45 0901 	adc.w	r9, r5, r1
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	f04f 0300 	mov.w	r3, #0
 8003d9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003da2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003da6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003daa:	4690      	mov	r8, r2
 8003dac:	4699      	mov	r9, r3
 8003dae:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003db2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003db6:	4610      	mov	r0, r2
 8003db8:	4619      	mov	r1, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003dc4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af02      	add	r7, sp, #8
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003dd2:	2205      	movs	r2, #5
 8003dd4:	492b      	ldr	r1, [pc, #172]	@ (8003e84 <SYSVIEW_AddTask+0xc0>)
 8003dd6:	68b8      	ldr	r0, [r7, #8]
 8003dd8:	f002 fc78 	bl	80066cc <memcmp>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d04b      	beq.n	8003e7a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003de2:	4b29      	ldr	r3, [pc, #164]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b07      	cmp	r3, #7
 8003de8:	d903      	bls.n	8003df2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8003dea:	4828      	ldr	r0, [pc, #160]	@ (8003e8c <SYSVIEW_AddTask+0xc8>)
 8003dec:	f002 fbe4 	bl	80065b8 <SEGGER_SYSVIEW_Warn>
    return;
 8003df0:	e044      	b.n	8003e7c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003df2:	4b25      	ldr	r3, [pc, #148]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	4926      	ldr	r1, [pc, #152]	@ (8003e90 <SYSVIEW_AddTask+0xcc>)
 8003df8:	4613      	mov	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003e06:	4b20      	ldr	r3, [pc, #128]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	4921      	ldr	r1, [pc, #132]	@ (8003e90 <SYSVIEW_AddTask+0xcc>)
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	3304      	adds	r3, #4
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	491b      	ldr	r1, [pc, #108]	@ (8003e90 <SYSVIEW_AddTask+0xcc>)
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	440b      	add	r3, r1
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003e32:	4b15      	ldr	r3, [pc, #84]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	4916      	ldr	r1, [pc, #88]	@ (8003e90 <SYSVIEW_AddTask+0xcc>)
 8003e38:	4613      	mov	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	330c      	adds	r3, #12
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003e48:	4b0f      	ldr	r3, [pc, #60]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	4910      	ldr	r1, [pc, #64]	@ (8003e90 <SYSVIEW_AddTask+0xcc>)
 8003e4e:	4613      	mov	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4413      	add	r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	3310      	adds	r3, #16
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3301      	adds	r3, #1
 8003e64:	4a08      	ldr	r2, [pc, #32]	@ (8003e88 <SYSVIEW_AddTask+0xc4>)
 8003e66:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 f8ca 	bl	800400c <SYSVIEW_SendTaskInfo>
 8003e78:	e000      	b.n	8003e7c <SYSVIEW_AddTask+0xb8>
    return;
 8003e7a:	bf00      	nop

}
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	0800688c 	.word	0x0800688c
 8003e88:	20012e60 	.word	0x20012e60
 8003e8c:	08006894 	.word	0x08006894
 8003e90:	20012dc0 	.word	0x20012dc0

08003e94 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 8003e9c:	4b59      	ldr	r3, [pc, #356]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 80ab 	beq.w	8003ffc <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	e00d      	b.n	8003ec8 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 8003eac:	4956      	ldr	r1, [pc, #344]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d008      	beq.n	8003ed4 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	4b4e      	ldr	r3, [pc, #312]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d3ec      	bcc.n	8003eac <SYSVIEW_DeleteTask+0x18>
 8003ed2:	e000      	b.n	8003ed6 <SYSVIEW_DeleteTask+0x42>
      break;
 8003ed4:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 8003ed6:	4b4b      	ldr	r3, [pc, #300]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3b01      	subs	r3, #1
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d111      	bne.n	8003f06 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4a46      	ldr	r2, [pc, #280]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003eee:	4413      	add	r3, r2
 8003ef0:	2214      	movs	r2, #20
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f002 fbf9 	bl	80066ec <memset>
    _NumTasks--;
 8003efa:	4b42      	ldr	r3, [pc, #264]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3b01      	subs	r3, #1
 8003f00:	4a40      	ldr	r2, [pc, #256]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	e07b      	b.n	8003ffe <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 8003f06:	4b3f      	ldr	r3, [pc, #252]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d276      	bcs.n	8003ffe <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 8003f10:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	1e5a      	subs	r2, r3, #1
 8003f16:	493c      	ldr	r1, [pc, #240]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f18:	4613      	mov	r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	6819      	ldr	r1, [r3, #0]
 8003f24:	4838      	ldr	r0, [pc, #224]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	4413      	add	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4403      	add	r3, r0
 8003f32:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 8003f34:	4b33      	ldr	r3, [pc, #204]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	1e5a      	subs	r2, r3, #1
 8003f3a:	4933      	ldr	r1, [pc, #204]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	3304      	adds	r3, #4
 8003f48:	6819      	ldr	r1, [r3, #0]
 8003f4a:	482f      	ldr	r0, [pc, #188]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4403      	add	r3, r0
 8003f58:	3304      	adds	r3, #4
 8003f5a:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 8003f5c:	4b29      	ldr	r3, [pc, #164]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	1e5a      	subs	r2, r3, #1
 8003f62:	4929      	ldr	r1, [pc, #164]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f64:	4613      	mov	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	3308      	adds	r3, #8
 8003f70:	6819      	ldr	r1, [r3, #0]
 8003f72:	4825      	ldr	r0, [pc, #148]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4613      	mov	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4403      	add	r3, r0
 8003f80:	3308      	adds	r3, #8
 8003f82:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 8003f84:	4b1f      	ldr	r3, [pc, #124]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	1e5a      	subs	r2, r3, #1
 8003f8a:	491f      	ldr	r1, [pc, #124]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	330c      	adds	r3, #12
 8003f98:	6819      	ldr	r1, [r3, #0]
 8003f9a:	481b      	ldr	r0, [pc, #108]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4403      	add	r3, r0
 8003fa8:	330c      	adds	r3, #12
 8003faa:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 8003fac:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	1e5a      	subs	r2, r3, #1
 8003fb2:	4915      	ldr	r1, [pc, #84]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	3310      	adds	r3, #16
 8003fc0:	6819      	ldr	r1, [r3, #0]
 8003fc2:	4811      	ldr	r0, [pc, #68]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4403      	add	r3, r0
 8003fd0:	3310      	adds	r3, #16
 8003fd2:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	1e5a      	subs	r2, r3, #1
 8003fda:	4613      	mov	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4a09      	ldr	r2, [pc, #36]	@ (8004008 <SYSVIEW_DeleteTask+0x174>)
 8003fe4:	4413      	add	r3, r2
 8003fe6:	2214      	movs	r2, #20
 8003fe8:	2100      	movs	r1, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f002 fb7e 	bl	80066ec <memset>
    _NumTasks--;
 8003ff0:	4b04      	ldr	r3, [pc, #16]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	4a03      	ldr	r2, [pc, #12]	@ (8004004 <SYSVIEW_DeleteTask+0x170>)
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	e000      	b.n	8003ffe <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 8003ffc:	bf00      	nop
  }
}
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	20012e60 	.word	0x20012e60
 8004008:	20012dc0 	.word	0x20012dc0

0800400c <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800400c:	b580      	push	{r7, lr}
 800400e:	b08a      	sub	sp, #40	@ 0x28
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800401a:	f107 0314 	add.w	r3, r7, #20
 800401e:	2214      	movs	r2, #20
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f002 fb62 	bl	80066ec <memset>
  TaskInfo.TaskID     = TaskID;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800403c:	f107 0314 	add.w	r3, r7, #20
 8004040:	4618      	mov	r0, r3
 8004042:	f001 feaf 	bl	8005da4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004046:	bf00      	nop
 8004048:	3728      	adds	r7, #40	@ 0x28
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <__NVIC_EnableIRQ>:
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800405a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405e:	2b00      	cmp	r3, #0
 8004060:	db0b      	blt.n	800407a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	f003 021f 	and.w	r2, r3, #31
 8004068:	4907      	ldr	r1, [pc, #28]	@ (8004088 <__NVIC_EnableIRQ+0x38>)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	2001      	movs	r0, #1
 8004072:	fa00 f202 	lsl.w	r2, r0, r2
 8004076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	e000e100 	.word	0xe000e100

0800408c <__NVIC_SetPriority>:
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	4603      	mov	r3, r0
 8004094:	6039      	str	r1, [r7, #0]
 8004096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409c:	2b00      	cmp	r3, #0
 800409e:	db0a      	blt.n	80040b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	490c      	ldr	r1, [pc, #48]	@ (80040d8 <__NVIC_SetPriority+0x4c>)
 80040a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040aa:	0112      	lsls	r2, r2, #4
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	440b      	add	r3, r1
 80040b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80040b4:	e00a      	b.n	80040cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	4908      	ldr	r1, [pc, #32]	@ (80040dc <__NVIC_SetPriority+0x50>)
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	3b04      	subs	r3, #4
 80040c4:	0112      	lsls	r2, r2, #4
 80040c6:	b2d2      	uxtb	r2, r2
 80040c8:	440b      	add	r3, r1
 80040ca:	761a      	strb	r2, [r3, #24]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	e000e100 	.word	0xe000e100
 80040dc:	e000ed00 	.word	0xe000ed00

080040e0 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80040e6:	f002 fac3 	bl	8006670 <SEGGER_SYSVIEW_IsStarted>
 80040ea:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80040f2:	f001 fcdb 	bl	8005aac <SEGGER_SYSVIEW_Start>
  }
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 800410a:	4b0c      	ldr	r3, [pc, #48]	@ (800413c <_cbOnUARTRx+0x3c>)
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	2b03      	cmp	r3, #3
 8004110:	d806      	bhi.n	8004120 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004112:	4b0a      	ldr	r3, [pc, #40]	@ (800413c <_cbOnUARTRx+0x3c>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	3301      	adds	r3, #1
 8004118:	b2da      	uxtb	r2, r3
 800411a:	4b08      	ldr	r3, [pc, #32]	@ (800413c <_cbOnUARTRx+0x3c>)
 800411c:	701a      	strb	r2, [r3, #0]
    goto Done;
 800411e:	e009      	b.n	8004134 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004120:	f7ff ffde 	bl	80040e0 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004124:	4b05      	ldr	r3, [pc, #20]	@ (800413c <_cbOnUARTRx+0x3c>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4618      	mov	r0, r3
 800412a:	1dfb      	adds	r3, r7, #7
 800412c:	2201      	movs	r2, #1
 800412e:	4619      	mov	r1, r3
 8004130:	f000 fb9a 	bl	8004868 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004134:	bf00      	nop
}
 8004136:	3708      	adds	r7, #8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	20000010 	.word	0x20000010

08004140 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004148:	4b14      	ldr	r3, [pc, #80]	@ (800419c <_cbOnUARTTx+0x5c>)
 800414a:	785b      	ldrb	r3, [r3, #1]
 800414c:	2b03      	cmp	r3, #3
 800414e:	d80f      	bhi.n	8004170 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004150:	4b12      	ldr	r3, [pc, #72]	@ (800419c <_cbOnUARTTx+0x5c>)
 8004152:	785b      	ldrb	r3, [r3, #1]
 8004154:	461a      	mov	r2, r3
 8004156:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <_cbOnUARTTx+0x60>)
 8004158:	5c9a      	ldrb	r2, [r3, r2]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 800415e:	4b0f      	ldr	r3, [pc, #60]	@ (800419c <_cbOnUARTTx+0x5c>)
 8004160:	785b      	ldrb	r3, [r3, #1]
 8004162:	3301      	adds	r3, #1
 8004164:	b2da      	uxtb	r2, r3
 8004166:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <_cbOnUARTTx+0x5c>)
 8004168:	705a      	strb	r2, [r3, #1]
    r = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	60fb      	str	r3, [r7, #12]
    goto Done;
 800416e:	e00f      	b.n	8004190 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004170:	4b0a      	ldr	r3, [pc, #40]	@ (800419c <_cbOnUARTTx+0x5c>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	4618      	mov	r0, r3
 800417a:	f000 fa19 	bl	80045b0 <SEGGER_RTT_ReadUpBufferNoLock>
 800417e:	4603      	mov	r3, r0
 8004180:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2b00      	cmp	r3, #0
 8004186:	da02      	bge.n	800418e <_cbOnUARTTx+0x4e>
    r = 0;
 8004188:	2300      	movs	r3, #0
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	e000      	b.n	8004190 <_cbOnUARTTx+0x50>
  }
Done:
 800418e:	bf00      	nop
  return r;
 8004190:	68fb      	ldr	r3, [r7, #12]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	20000010 	.word	0x20000010
 80041a0:	08006928 	.word	0x08006928

080041a4 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80041ac:	4a04      	ldr	r2, [pc, #16]	@ (80041c0 <SEGGER_UART_init+0x1c>)
 80041ae:	4905      	ldr	r1, [pc, #20]	@ (80041c4 <SEGGER_UART_init+0x20>)
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f863 	bl	800427c <HIF_UART_Init>
}
 80041b6:	bf00      	nop
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	08004101 	.word	0x08004101
 80041c4:	08004141 	.word	0x08004141

080041c8 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <USART2_IRQHandler+0x80>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 0320 	and.w	r3, r3, #32
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d011      	beq.n	8004202 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80041de:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <USART2_IRQHandler+0x84>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 030b 	and.w	r3, r3, #11
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d108      	bne.n	8004202 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80041f0:	4b17      	ldr	r3, [pc, #92]	@ (8004250 <USART2_IRQHandler+0x88>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d004      	beq.n	8004202 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80041f8:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <USART2_IRQHandler+0x88>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	79fa      	ldrb	r2, [r7, #7]
 80041fe:	4610      	mov	r0, r2
 8004200:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01a      	beq.n	8004242 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 800420c:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <USART2_IRQHandler+0x8c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d015      	beq.n	8004240 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004214:	4b0f      	ldr	r3, [pc, #60]	@ (8004254 <USART2_IRQHandler+0x8c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	1dfa      	adds	r2, r7, #7
 800421a:	4610      	mov	r0, r2
 800421c:	4798      	blx	r3
 800421e:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d106      	bne.n	8004234 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004226:	4b0c      	ldr	r3, [pc, #48]	@ (8004258 <USART2_IRQHandler+0x90>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a0b      	ldr	r2, [pc, #44]	@ (8004258 <USART2_IRQHandler+0x90>)
 800422c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	e006      	b.n	8004242 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004234:	4b04      	ldr	r3, [pc, #16]	@ (8004248 <USART2_IRQHandler+0x80>)
 8004236:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004238:	79fa      	ldrb	r2, [r7, #7]
 800423a:	4b04      	ldr	r3, [pc, #16]	@ (800424c <USART2_IRQHandler+0x84>)
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	e000      	b.n	8004242 <USART2_IRQHandler+0x7a>
      return;
 8004240:	bf00      	nop
    }
  }
}
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40004400 	.word	0x40004400
 800424c:	40004404 	.word	0x40004404
 8004250:	20012e64 	.word	0x20012e64
 8004254:	20012e68 	.word	0x20012e68
 8004258:	4000440c 	.word	0x4000440c

0800425c <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a04      	ldr	r2, [pc, #16]	@ (8004278 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800426a:	6013      	str	r3, [r2, #0]
}
 800426c:	bf00      	nop
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	4000440c 	.word	0x4000440c

0800427c <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004288:	4b2e      	ldr	r3, [pc, #184]	@ (8004344 <HIF_UART_Init+0xc8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a2d      	ldr	r2, [pc, #180]	@ (8004344 <HIF_UART_Init+0xc8>)
 800428e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004292:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004294:	4b2c      	ldr	r3, [pc, #176]	@ (8004348 <HIF_UART_Init+0xcc>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a2b      	ldr	r2, [pc, #172]	@ (8004348 <HIF_UART_Init+0xcc>)
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 80042a0:	4b2a      	ldr	r3, [pc, #168]	@ (800434c <HIF_UART_Init+0xd0>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042ac:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80042b4:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 80042b6:	4a25      	ldr	r2, [pc, #148]	@ (800434c <HIF_UART_Init+0xd0>)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 80042bc:	4b24      	ldr	r3, [pc, #144]	@ (8004350 <HIF_UART_Init+0xd4>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042c8:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80042d0:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 80042d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004350 <HIF_UART_Init+0xd4>)
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 80042d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004354 <HIF_UART_Init+0xd8>)
 80042da:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 80042de:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80042e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004358 <HIF_UART_Init+0xdc>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80042e6:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <HIF_UART_Init+0xe0>)
 80042e8:	2280      	movs	r2, #128	@ 0x80
 80042ea:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80042f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004360 <HIF_UART_Init+0xe4>)
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fa:	3301      	adds	r3, #1
 80042fc:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	085b      	lsrs	r3, r3, #1
 8004302:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800430a:	d302      	bcc.n	8004312 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 800430c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8004310:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d004      	beq.n	8004322 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	4a11      	ldr	r2, [pc, #68]	@ (8004364 <HIF_UART_Init+0xe8>)
 800431e:	b29b      	uxth	r3, r3
 8004320:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004322:	4a11      	ldr	r2, [pc, #68]	@ (8004368 <HIF_UART_Init+0xec>)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004328:	4a10      	ldr	r2, [pc, #64]	@ (800436c <HIF_UART_Init+0xf0>)
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800432e:	2106      	movs	r1, #6
 8004330:	2026      	movs	r0, #38	@ 0x26
 8004332:	f7ff feab 	bl	800408c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004336:	2026      	movs	r0, #38	@ 0x26
 8004338:	f7ff fe8a 	bl	8004050 <__NVIC_EnableIRQ>
}
 800433c:	bf00      	nop
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40023840 	.word	0x40023840
 8004348:	40023830 	.word	0x40023830
 800434c:	40020020 	.word	0x40020020
 8004350:	40020000 	.word	0x40020000
 8004354:	4000440c 	.word	0x4000440c
 8004358:	40004410 	.word	0x40004410
 800435c:	40004414 	.word	0x40004414
 8004360:	0501bd00 	.word	0x0501bd00
 8004364:	40004408 	.word	0x40004408
 8004368:	20012e64 	.word	0x20012e64
 800436c:	20012e68 	.word	0x20012e68

08004370 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004376:	4b24      	ldr	r3, [pc, #144]	@ (8004408 <_DoInit+0x98>)
 8004378:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2203      	movs	r2, #3
 800437e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2203      	movs	r2, #3
 8004384:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a20      	ldr	r2, [pc, #128]	@ (800440c <_DoInit+0x9c>)
 800438a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a20      	ldr	r2, [pc, #128]	@ (8004410 <_DoInit+0xa0>)
 8004390:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004398:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a17      	ldr	r2, [pc, #92]	@ (800440c <_DoInit+0x9c>)
 80043b0:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a17      	ldr	r2, [pc, #92]	@ (8004414 <_DoInit+0xa4>)
 80043b6:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2210      	movs	r2, #16
 80043bc:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3307      	adds	r3, #7
 80043d4:	4a10      	ldr	r2, [pc, #64]	@ (8004418 <_DoInit+0xa8>)
 80043d6:	6810      	ldr	r0, [r2, #0]
 80043d8:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80043da:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a0e      	ldr	r2, [pc, #56]	@ (800441c <_DoInit+0xac>)
 80043e2:	6810      	ldr	r0, [r2, #0]
 80043e4:	6018      	str	r0, [r3, #0]
 80043e6:	8891      	ldrh	r1, [r2, #4]
 80043e8:	7992      	ldrb	r2, [r2, #6]
 80043ea:	8099      	strh	r1, [r3, #4]
 80043ec:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80043ee:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2220      	movs	r2, #32
 80043f6:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80043f8:	f3bf 8f5f 	dmb	sy
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	20012e6c 	.word	0x20012e6c
 800440c:	080068e4 	.word	0x080068e4
 8004410:	20012f14 	.word	0x20012f14
 8004414:	20013314 	.word	0x20013314
 8004418:	080068f0 	.word	0x080068f0
 800441c:	080068f4 	.word	0x080068f4

08004420 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	@ 0x28
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800442c:	2300      	movs	r3, #0
 800442e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	429a      	cmp	r2, r3
 8004442:	d905      	bls.n	8004450 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	3b01      	subs	r3, #1
 800444c:	627b      	str	r3, [r7, #36]	@ 0x24
 800444e:	e007      	b.n	8004460 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	689a      	ldr	r2, [r3, #8]
 8004454:	69b9      	ldr	r1, [r7, #24]
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	1acb      	subs	r3, r1, r3
 800445a:	4413      	add	r3, r2
 800445c:	3b01      	subs	r3, #1
 800445e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446a:	4293      	cmp	r3, r2
 800446c:	bf28      	it	cs
 800446e:	4613      	movcs	r3, r2
 8004470:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4293      	cmp	r3, r2
 8004478:	bf28      	it	cs
 800447a:	4613      	movcs	r3, r2
 800447c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4413      	add	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	6978      	ldr	r0, [r7, #20]
 800448e:	f002 f959 	bl	8006744 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004492:	6a3a      	ldr	r2, [r7, #32]
 8004494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004496:	4413      	add	r3, r2
 8004498:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449e:	4413      	add	r3, r2
 80044a0:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	4413      	add	r3, r2
 80044b0:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	69fa      	ldr	r2, [r7, #28]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d101      	bne.n	80044c0 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80044bc:	2300      	movs	r3, #0
 80044be:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80044c0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	69fa      	ldr	r2, [r7, #28]
 80044c8:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1b2      	bne.n	8004436 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80044d0:	6a3b      	ldr	r3, [r7, #32]
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3728      	adds	r7, #40	@ 0x28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80044da:	b580      	push	{r7, lr}
 80044dc:	b088      	sub	sp, #32
 80044de:	af00      	add	r7, sp, #0
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d911      	bls.n	8004522 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	4413      	add	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	68b9      	ldr	r1, [r7, #8]
 800450c:	6938      	ldr	r0, [r7, #16]
 800450e:	f002 f919 	bl	8006744 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004512:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004516:	69fa      	ldr	r2, [r7, #28]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	441a      	add	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004520:	e01f      	b.n	8004562 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	4413      	add	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	68b9      	ldr	r1, [r7, #8]
 8004534:	6938      	ldr	r0, [r7, #16]
 8004536:	f002 f905 	bl	8006744 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	4413      	add	r3, r2
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4619      	mov	r1, r3
 8004552:	6938      	ldr	r0, [r7, #16]
 8004554:	f002 f8f6 	bl	8006744 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004558:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	60da      	str	r2, [r3, #12]
}
 8004562:	bf00      	nop
 8004564:	3720      	adds	r7, #32
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800456a:	b480      	push	{r7}
 800456c:	b087      	sub	sp, #28
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	429a      	cmp	r2, r3
 8004584:	d808      	bhi.n	8004598 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad2      	subs	r2, r2, r3
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	4413      	add	r3, r2
 8004592:	3b01      	subs	r3, #1
 8004594:	617b      	str	r3, [r7, #20]
 8004596:	e004      	b.n	80045a2 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	617b      	str	r3, [r7, #20]
  }
  return r;
 80045a2:	697b      	ldr	r3, [r7, #20]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	371c      	adds	r7, #28
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08c      	sub	sp, #48	@ 0x30
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80045bc:	4b3e      	ldr	r3, [pc, #248]	@ (80046b8 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80045be:	623b      	str	r3, [r7, #32]
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80045ca:	f7ff fed1 	bl	8004370 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	4613      	mov	r3, r2
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	4413      	add	r3, r2
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	4a37      	ldr	r2, [pc, #220]	@ (80046b8 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80045dc:	4413      	add	r3, r2
 80045de:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80045f0:	2300      	movs	r3, #0
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80045f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d92b      	bls.n	8004654 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4293      	cmp	r3, r2
 800460c:	bf28      	it	cs
 800460e:	4613      	movcs	r3, r2
 8004610:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	4413      	add	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	6939      	ldr	r1, [r7, #16]
 8004620:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004622:	f002 f88f 	bl	8006744 <memcpy>
    NumBytesRead += NumBytesRem;
 8004626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	4413      	add	r3, r2
 800462c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800462e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	4413      	add	r3, r2
 8004634:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800463e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	4413      	add	r3, r2
 8004644:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800464c:	429a      	cmp	r2, r3
 800464e:	d101      	bne.n	8004654 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004650:	2300      	movs	r3, #0
 8004652:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4293      	cmp	r3, r2
 8004662:	bf28      	it	cs
 8004664:	4613      	movcs	r3, r2
 8004666:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d019      	beq.n	80046a2 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004674:	4413      	add	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	6939      	ldr	r1, [r7, #16]
 800467c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800467e:	f002 f861 	bl	8006744 <memcpy>
    NumBytesRead += NumBytesRem;
 8004682:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	4413      	add	r3, r2
 8004688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800468a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	4413      	add	r3, r2
 8004690:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800469a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	4413      	add	r3, r2
 80046a0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80046a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d002      	beq.n	80046ae <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046ac:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80046ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3730      	adds	r7, #48	@ 0x30
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	20012e6c 	.word	0x20012e6c

080046bc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b08c      	sub	sp, #48	@ 0x30
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80046c8:	4b3e      	ldr	r3, [pc, #248]	@ (80047c4 <SEGGER_RTT_ReadNoLock+0x108>)
 80046ca:	623b      	str	r3, [r7, #32]
 80046cc:	6a3b      	ldr	r3, [r7, #32]
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <SEGGER_RTT_ReadNoLock+0x1e>
 80046d6:	f7ff fe4b 	bl	8004370 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	4613      	mov	r3, r2
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	4413      	add	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	3360      	adds	r3, #96	@ 0x60
 80046e6:	4a37      	ldr	r2, [pc, #220]	@ (80047c4 <SEGGER_RTT_ReadNoLock+0x108>)
 80046e8:	4413      	add	r3, r2
 80046ea:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80046fc:	2300      	movs	r3, #0
 80046fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004700:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	429a      	cmp	r2, r3
 8004706:	d92b      	bls.n	8004760 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4293      	cmp	r3, r2
 8004718:	bf28      	it	cs
 800471a:	4613      	movcs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	685a      	ldr	r2, [r3, #4]
 8004722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004724:	4413      	add	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	6939      	ldr	r1, [r7, #16]
 800472c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800472e:	f002 f809 	bl	8006744 <memcpy>
    NumBytesRead += NumBytesRem;
 8004732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	4413      	add	r3, r2
 8004738:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800473a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	4413      	add	r3, r2
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800474a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	4413      	add	r3, r2
 8004750:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004758:	429a      	cmp	r2, r3
 800475a:	d101      	bne.n	8004760 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800475c:	2300      	movs	r3, #0
 800475e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4293      	cmp	r3, r2
 800476e:	bf28      	it	cs
 8004770:	4613      	movcs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d019      	beq.n	80047ae <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004780:	4413      	add	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004784:	697a      	ldr	r2, [r7, #20]
 8004786:	6939      	ldr	r1, [r7, #16]
 8004788:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800478a:	f001 ffdb 	bl	8006744 <memcpy>
    NumBytesRead += NumBytesRem;
 800478e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	4413      	add	r3, r2
 8004794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	4413      	add	r3, r2
 800479c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80047a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	4413      	add	r3, r2
 80047ac:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80047ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047b8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80047ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3730      	adds	r7, #48	@ 0x30
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	20012e6c 	.word	0x20012e6c

080047c8 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b088      	sub	sp, #32
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4613      	mov	r3, r2
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	4413      	add	r3, r2
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	3360      	adds	r3, #96	@ 0x60
 80047e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004864 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80047e6:	4413      	add	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d029      	beq.n	8004846 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d82e      	bhi.n	8004854 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d013      	beq.n	8004826 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 80047fe:	e029      	b.n	8004854 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004800:	6978      	ldr	r0, [r7, #20]
 8004802:	f7ff feb2 	bl	800456a <_GetAvailWriteSpace>
 8004806:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	429a      	cmp	r2, r3
 800480e:	d202      	bcs.n	8004816 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8004810:	2300      	movs	r3, #0
 8004812:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004814:	e021      	b.n	800485a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	69b9      	ldr	r1, [r7, #24]
 800481e:	6978      	ldr	r0, [r7, #20]
 8004820:	f7ff fe5b 	bl	80044da <_WriteNoCheck>
    break;
 8004824:	e019      	b.n	800485a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004826:	6978      	ldr	r0, [r7, #20]
 8004828:	f7ff fe9f 	bl	800456a <_GetAvailWriteSpace>
 800482c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	4293      	cmp	r3, r2
 8004834:	bf28      	it	cs
 8004836:	4613      	movcs	r3, r2
 8004838:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800483a:	69fa      	ldr	r2, [r7, #28]
 800483c:	69b9      	ldr	r1, [r7, #24]
 800483e:	6978      	ldr	r0, [r7, #20]
 8004840:	f7ff fe4b 	bl	80044da <_WriteNoCheck>
    break;
 8004844:	e009      	b.n	800485a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	69b9      	ldr	r1, [r7, #24]
 800484a:	6978      	ldr	r0, [r7, #20]
 800484c:	f7ff fde8 	bl	8004420 <_WriteBlocking>
 8004850:	61f8      	str	r0, [r7, #28]
    break;
 8004852:	e002      	b.n	800485a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8004854:	2300      	movs	r3, #0
 8004856:	61fb      	str	r3, [r7, #28]
    break;
 8004858:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800485a:	69fb      	ldr	r3, [r7, #28]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3720      	adds	r7, #32
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	20012e6c 	.word	0x20012e6c

08004868 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004868:	b580      	push	{r7, lr}
 800486a:	b088      	sub	sp, #32
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004874:	4b0e      	ldr	r3, [pc, #56]	@ (80048b0 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8004876:	61fb      	str	r3, [r7, #28]
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <SEGGER_RTT_WriteDownBuffer+0x1e>
 8004882:	f7ff fd75 	bl	8004370 <_DoInit>
  SEGGER_RTT_LOCK();
 8004886:	f3ef 8311 	mrs	r3, BASEPRI
 800488a:	f04f 0120 	mov.w	r1, #32
 800488e:	f381 8811 	msr	BASEPRI, r1
 8004892:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	68b9      	ldr	r1, [r7, #8]
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f7ff ff95 	bl	80047c8 <SEGGER_RTT_WriteDownBufferNoLock>
 800489e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80048a6:	697b      	ldr	r3, [r7, #20]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3720      	adds	r7, #32
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	20012e6c 	.word	0x20012e6c

080048b4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b088      	sub	sp, #32
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80048c2:	4b3d      	ldr	r3, [pc, #244]	@ (80049b8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80048d0:	f7ff fd4e 	bl	8004370 <_DoInit>
  SEGGER_RTT_LOCK();
 80048d4:	f3ef 8311 	mrs	r3, BASEPRI
 80048d8:	f04f 0120 	mov.w	r1, #32
 80048dc:	f381 8811 	msr	BASEPRI, r1
 80048e0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80048e2:	4b35      	ldr	r3, [pc, #212]	@ (80049b8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80048e4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80048ea:	6939      	ldr	r1, [r7, #16]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	4613      	mov	r3, r2
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	4413      	add	r3, r2
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	440b      	add	r3, r1
 80048fa:	3304      	adds	r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d008      	beq.n	8004914 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	3301      	adds	r3, #1
 8004906:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	69fa      	ldr	r2, [r7, #28]
 800490e:	429a      	cmp	r2, r3
 8004910:	dbeb      	blt.n	80048ea <SEGGER_RTT_AllocUpBuffer+0x36>
 8004912:	e000      	b.n	8004916 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004914:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	429a      	cmp	r2, r3
 800491e:	da3f      	bge.n	80049a0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004920:	6939      	ldr	r1, [r7, #16]
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	4613      	mov	r3, r2
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	4413      	add	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	440b      	add	r3, r1
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004934:	6939      	ldr	r1, [r7, #16]
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	1c5a      	adds	r2, r3, #1
 800493a:	4613      	mov	r3, r2
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	4413      	add	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	440b      	add	r3, r1
 8004944:	3304      	adds	r3, #4
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800494a:	6939      	ldr	r1, [r7, #16]
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	4613      	mov	r3, r2
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	4413      	add	r3, r2
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	440b      	add	r3, r1
 8004958:	3320      	adds	r3, #32
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800495e:	6939      	ldr	r1, [r7, #16]
 8004960:	69fa      	ldr	r2, [r7, #28]
 8004962:	4613      	mov	r3, r2
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	4413      	add	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	440b      	add	r3, r1
 800496c:	3328      	adds	r3, #40	@ 0x28
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004972:	6939      	ldr	r1, [r7, #16]
 8004974:	69fa      	ldr	r2, [r7, #28]
 8004976:	4613      	mov	r3, r2
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	4413      	add	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	440b      	add	r3, r1
 8004980:	3324      	adds	r3, #36	@ 0x24
 8004982:	2200      	movs	r2, #0
 8004984:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004986:	6939      	ldr	r1, [r7, #16]
 8004988:	69fa      	ldr	r2, [r7, #28]
 800498a:	4613      	mov	r3, r2
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	4413      	add	r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	440b      	add	r3, r1
 8004994:	332c      	adds	r3, #44	@ 0x2c
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800499a:	f3bf 8f5f 	dmb	sy
 800499e:	e002      	b.n	80049a6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80049a0:	f04f 33ff 	mov.w	r3, #4294967295
 80049a4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80049ac:	69fb      	ldr	r3, [r7, #28]
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3720      	adds	r7, #32
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20012e6c 	.word	0x20012e6c

080049bc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80049bc:	b580      	push	{r7, lr}
 80049be:	b088      	sub	sp, #32
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
 80049c8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80049ca:	4b33      	ldr	r3, [pc, #204]	@ (8004a98 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80049cc:	61bb      	str	r3, [r7, #24]
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <SEGGER_RTT_ConfigDownBuffer+0x20>
 80049d8:	f7ff fcca 	bl	8004370 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80049dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004a98 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80049de:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	461a      	mov	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d24d      	bcs.n	8004a88 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80049ec:	f3ef 8311 	mrs	r3, BASEPRI
 80049f0:	f04f 0120 	mov.w	r1, #32
 80049f4:	f381 8811 	msr	BASEPRI, r1
 80049f8:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d031      	beq.n	8004a64 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004a00:	6979      	ldr	r1, [r7, #20]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4613      	mov	r3, r2
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3360      	adds	r3, #96	@ 0x60
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004a14:	6979      	ldr	r1, [r7, #20]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	4413      	add	r3, r2
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	440b      	add	r3, r1
 8004a22:	3364      	adds	r3, #100	@ 0x64
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004a28:	6979      	ldr	r1, [r7, #20]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	4413      	add	r3, r2
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	440b      	add	r3, r1
 8004a36:	3368      	adds	r3, #104	@ 0x68
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004a3c:	6979      	ldr	r1, [r7, #20]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4613      	mov	r3, r2
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4413      	add	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	440b      	add	r3, r1
 8004a4a:	3370      	adds	r3, #112	@ 0x70
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004a50:	6979      	ldr	r1, [r7, #20]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4613      	mov	r3, r2
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	4413      	add	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	440b      	add	r3, r1
 8004a5e:	336c      	adds	r3, #108	@ 0x6c
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004a64:	6979      	ldr	r1, [r7, #20]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	4413      	add	r3, r2
 8004a6e:	00db      	lsls	r3, r3, #3
 8004a70:	440b      	add	r3, r1
 8004a72:	3374      	adds	r3, #116	@ 0x74
 8004a74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a76:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004a78:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
 8004a86:	e002      	b.n	8004a8e <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004a88:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8c:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004a8e:	69fb      	ldr	r3, [r7, #28]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3720      	adds	r7, #32
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	20012e6c 	.word	0x20012e6c

08004a9c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004aac:	e002      	b.n	8004ab4 <_EncodeStr+0x18>
    Len++;
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	4413      	add	r3, r2
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1f6      	bne.n	8004aae <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d901      	bls.n	8004acc <_EncodeStr+0x30>
    Len = Limit;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2bfe      	cmp	r3, #254	@ 0xfe
 8004ad0:	d806      	bhi.n	8004ae0 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	60fa      	str	r2, [r7, #12]
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	701a      	strb	r2, [r3, #0]
 8004ade:	e011      	b.n	8004b04 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	1c5a      	adds	r2, r3, #1
 8004ae4:	60fa      	str	r2, [r7, #12]
 8004ae6:	22ff      	movs	r2, #255	@ 0xff
 8004ae8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	60fa      	str	r2, [r7, #12]
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	b2d2      	uxtb	r2, r2
 8004af4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	0a19      	lsrs	r1, r3, #8
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	60fa      	str	r2, [r7, #12]
 8004b00:	b2ca      	uxtb	r2, r1
 8004b02:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004b08:	e00a      	b.n	8004b20 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	1c53      	adds	r3, r2, #1
 8004b0e:	60bb      	str	r3, [r7, #8]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	1c59      	adds	r1, r3, #1
 8004b14:	60f9      	str	r1, [r7, #12]
 8004b16:	7812      	ldrb	r2, [r2, #0]
 8004b18:	701a      	strb	r2, [r3, #0]
    n++;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d3f0      	bcc.n	8004b0a <_EncodeStr+0x6e>
  }
  return pPayload;
 8004b28:	68fb      	ldr	r3, [r7, #12]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	371c      	adds	r7, #28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004b36:	b480      	push	{r7}
 8004b38:	b083      	sub	sp, #12
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3304      	adds	r3, #4
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004b56:	4b35      	ldr	r3, [pc, #212]	@ (8004c2c <_HandleIncomingPacket+0xdc>)
 8004b58:	7e1b      	ldrb	r3, [r3, #24]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	1cfb      	adds	r3, r7, #3
 8004b5e:	2201      	movs	r2, #1
 8004b60:	4619      	mov	r1, r3
 8004b62:	f7ff fdab 	bl	80046bc <SEGGER_RTT_ReadNoLock>
 8004b66:	4603      	mov	r3, r0
 8004b68:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	dd59      	ble.n	8004c24 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	2b80      	cmp	r3, #128	@ 0x80
 8004b74:	d032      	beq.n	8004bdc <_HandleIncomingPacket+0x8c>
 8004b76:	2b80      	cmp	r3, #128	@ 0x80
 8004b78:	dc42      	bgt.n	8004c00 <_HandleIncomingPacket+0xb0>
 8004b7a:	2b07      	cmp	r3, #7
 8004b7c:	dc16      	bgt.n	8004bac <_HandleIncomingPacket+0x5c>
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	dd3e      	ble.n	8004c00 <_HandleIncomingPacket+0xb0>
 8004b82:	3b01      	subs	r3, #1
 8004b84:	2b06      	cmp	r3, #6
 8004b86:	d83b      	bhi.n	8004c00 <_HandleIncomingPacket+0xb0>
 8004b88:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <_HandleIncomingPacket+0x40>)
 8004b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8e:	bf00      	nop
 8004b90:	08004bb3 	.word	0x08004bb3
 8004b94:	08004bb9 	.word	0x08004bb9
 8004b98:	08004bbf 	.word	0x08004bbf
 8004b9c:	08004bc5 	.word	0x08004bc5
 8004ba0:	08004bcb 	.word	0x08004bcb
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	08004bd7 	.word	0x08004bd7
 8004bac:	2b7f      	cmp	r3, #127	@ 0x7f
 8004bae:	d034      	beq.n	8004c1a <_HandleIncomingPacket+0xca>
 8004bb0:	e026      	b.n	8004c00 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004bb2:	f000 ff7b 	bl	8005aac <SEGGER_SYSVIEW_Start>
      break;
 8004bb6:	e035      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004bb8:	f001 f834 	bl	8005c24 <SEGGER_SYSVIEW_Stop>
      break;
 8004bbc:	e032      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004bbe:	f001 fa0d 	bl	8005fdc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004bc2:	e02f      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004bc4:	f001 f9d2 	bl	8005f6c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004bc8:	e02c      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004bca:	f001 f851 	bl	8005c70 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004bce:	e029      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004bd0:	f001 fca0 	bl	8006514 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004bd4:	e026      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004bd6:	f001 fc7f 	bl	80064d8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004bda:	e023      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004bdc:	4b13      	ldr	r3, [pc, #76]	@ (8004c2c <_HandleIncomingPacket+0xdc>)
 8004bde:	7e1b      	ldrb	r3, [r3, #24]
 8004be0:	4618      	mov	r0, r3
 8004be2:	1cfb      	adds	r3, r7, #3
 8004be4:	2201      	movs	r2, #1
 8004be6:	4619      	mov	r1, r3
 8004be8:	f7ff fd68 	bl	80046bc <SEGGER_RTT_ReadNoLock>
 8004bec:	4603      	mov	r3, r0
 8004bee:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	dd13      	ble.n	8004c1e <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004bf6:	78fb      	ldrb	r3, [r7, #3]
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f001 fbed 	bl	80063d8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004bfe:	e00e      	b.n	8004c1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004c00:	78fb      	ldrb	r3, [r7, #3]
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	da0c      	bge.n	8004c22 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004c08:	4b08      	ldr	r3, [pc, #32]	@ (8004c2c <_HandleIncomingPacket+0xdc>)
 8004c0a:	7e1b      	ldrb	r3, [r3, #24]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	1cfb      	adds	r3, r7, #3
 8004c10:	2201      	movs	r2, #1
 8004c12:	4619      	mov	r1, r3
 8004c14:	f7ff fd52 	bl	80046bc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004c18:	e003      	b.n	8004c22 <_HandleIncomingPacket+0xd2>
      break;
 8004c1a:	bf00      	nop
 8004c1c:	e002      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
      break;
 8004c1e:	bf00      	nop
 8004c20:	e000      	b.n	8004c24 <_HandleIncomingPacket+0xd4>
      break;
 8004c22:	bf00      	nop
    }
  }
}
 8004c24:	bf00      	nop
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	2001432c 	.word	0x2001432c

08004c30 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08c      	sub	sp, #48	@ 0x30
 8004c34:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004c36:	2301      	movs	r3, #1
 8004c38:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004c3a:	1d3b      	adds	r3, r7, #4
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c44:	4b32      	ldr	r3, [pc, #200]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c4a:	e00b      	b.n	8004c64 <_TrySendOverflowPacket+0x34>
 8004c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c52:	1c59      	adds	r1, r3, #1
 8004c54:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004c56:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004c5a:	b2d2      	uxtb	r2, r2
 8004c5c:	701a      	strb	r2, [r3, #0]
 8004c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c60:	09db      	lsrs	r3, r3, #7
 8004c62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c66:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c68:	d8f0      	bhi.n	8004c4c <_TrySendOverflowPacket+0x1c>
 8004c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	701a      	strb	r2, [r3, #0]
 8004c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c78:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004c7a:	4b26      	ldr	r3, [pc, #152]	@ (8004d14 <_TrySendOverflowPacket+0xe4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004c80:	4b23      	ldr	r3, [pc, #140]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	623b      	str	r3, [r7, #32]
 8004c92:	e00b      	b.n	8004cac <_TrySendOverflowPacket+0x7c>
 8004c94:	6a3b      	ldr	r3, [r7, #32]
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9a:	1c59      	adds	r1, r3, #1
 8004c9c:	6279      	str	r1, [r7, #36]	@ 0x24
 8004c9e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]
 8004ca6:	6a3b      	ldr	r3, [r7, #32]
 8004ca8:	09db      	lsrs	r3, r3, #7
 8004caa:	623b      	str	r3, [r7, #32]
 8004cac:	6a3b      	ldr	r3, [r7, #32]
 8004cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cb0:	d8f0      	bhi.n	8004c94 <_TrySendOverflowPacket+0x64>
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	627a      	str	r2, [r7, #36]	@ 0x24
 8004cb8:	6a3a      	ldr	r2, [r7, #32]
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004cc2:	4b13      	ldr	r3, [pc, #76]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004cc4:	785b      	ldrb	r3, [r3, #1]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	1d3b      	adds	r3, r7, #4
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	461a      	mov	r2, r3
 8004cd0:	1d3b      	adds	r3, r7, #4
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	f7fb fa7c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8004cdc:	f7ff fabe 	bl	800425c <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d009      	beq.n	8004cfa <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004cec:	4b08      	ldr	r3, [pc, #32]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	4b06      	ldr	r3, [pc, #24]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004cf6:	701a      	strb	r2, [r3, #0]
 8004cf8:	e004      	b.n	8004d04 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004cfa:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	4a03      	ldr	r2, [pc, #12]	@ (8004d10 <_TrySendOverflowPacket+0xe0>)
 8004d02:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004d04:	693b      	ldr	r3, [r7, #16]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3730      	adds	r7, #48	@ 0x30
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	2001432c 	.word	0x2001432c
 8004d14:	e0001004 	.word	0xe0001004

08004d18 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	@ 0x28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004d24:	4b6d      	ldr	r3, [pc, #436]	@ (8004edc <_SendPacket+0x1c4>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d010      	beq.n	8004d4e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004d2c:	4b6b      	ldr	r3, [pc, #428]	@ (8004edc <_SendPacket+0x1c4>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 80a5 	beq.w	8004e80 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004d36:	4b69      	ldr	r3, [pc, #420]	@ (8004edc <_SendPacket+0x1c4>)
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d109      	bne.n	8004d52 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004d3e:	f7ff ff77 	bl	8004c30 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004d42:	4b66      	ldr	r3, [pc, #408]	@ (8004edc <_SendPacket+0x1c4>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	f040 809c 	bne.w	8004e84 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004d4c:	e001      	b.n	8004d52 <_SendPacket+0x3a>
    goto Send;
 8004d4e:	bf00      	nop
 8004d50:	e000      	b.n	8004d54 <_SendPacket+0x3c>
Send:
 8004d52:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b1f      	cmp	r3, #31
 8004d58:	d809      	bhi.n	8004d6e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004d5a:	4b60      	ldr	r3, [pc, #384]	@ (8004edc <_SendPacket+0x1c4>)
 8004d5c:	69da      	ldr	r2, [r3, #28]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	fa22 f303 	lsr.w	r3, r2, r3
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f040 808d 	bne.w	8004e88 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b17      	cmp	r3, #23
 8004d72:	d807      	bhi.n	8004d84 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	b2da      	uxtb	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	701a      	strb	r2, [r3, #0]
 8004d82:	e03d      	b.n	8004e00 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d90:	d912      	bls.n	8004db8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	09da      	lsrs	r2, r3, #7
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	b2d2      	uxtb	r2, r2
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	3a01      	subs	r2, #1
 8004daa:	60fa      	str	r2, [r7, #12]
 8004dac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e006      	b.n	8004dc6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dca:	d912      	bls.n	8004df2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	09da      	lsrs	r2, r3, #7
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	b2d2      	uxtb	r2, r2
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	3a01      	subs	r2, #1
 8004de4:	60fa      	str	r2, [r7, #12]
 8004de6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	701a      	strb	r2, [r3, #0]
 8004df0:	e006      	b.n	8004e00 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	3b01      	subs	r3, #1
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e00:	4b37      	ldr	r3, [pc, #220]	@ (8004ee0 <_SendPacket+0x1c8>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004e06:	4b35      	ldr	r3, [pc, #212]	@ (8004edc <_SendPacket+0x1c4>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	69ba      	ldr	r2, [r7, #24]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	623b      	str	r3, [r7, #32]
 8004e18:	e00b      	b.n	8004e32 <_SendPacket+0x11a>
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e20:	1c59      	adds	r1, r3, #1
 8004e22:	6279      	str	r1, [r7, #36]	@ 0x24
 8004e24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	701a      	strb	r2, [r3, #0]
 8004e2c:	6a3b      	ldr	r3, [r7, #32]
 8004e2e:	09db      	lsrs	r3, r3, #7
 8004e30:	623b      	str	r3, [r7, #32]
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e36:	d8f0      	bhi.n	8004e1a <_SendPacket+0x102>
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e3e:	6a3a      	ldr	r2, [r7, #32]
 8004e40:	b2d2      	uxtb	r2, r2
 8004e42:	701a      	strb	r2, [r3, #0]
 8004e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e46:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004e48:	4b24      	ldr	r3, [pc, #144]	@ (8004edc <_SendPacket+0x1c4>)
 8004e4a:	785b      	ldrb	r3, [r3, #1]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	461a      	mov	r2, r3
 8004e56:	68f9      	ldr	r1, [r7, #12]
 8004e58:	f7fb f9ba 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004e60:	f7ff f9fc 	bl	800425c <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004edc <_SendPacket+0x1c4>)
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	60d3      	str	r3, [r2, #12]
 8004e70:	e00b      	b.n	8004e8a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004e72:	4b1a      	ldr	r3, [pc, #104]	@ (8004edc <_SendPacket+0x1c4>)
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	3301      	adds	r3, #1
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	4b18      	ldr	r3, [pc, #96]	@ (8004edc <_SendPacket+0x1c4>)
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e004      	b.n	8004e8a <_SendPacket+0x172>
    goto SendDone;
 8004e80:	bf00      	nop
 8004e82:	e002      	b.n	8004e8a <_SendPacket+0x172>
      goto SendDone;
 8004e84:	bf00      	nop
 8004e86:	e000      	b.n	8004e8a <_SendPacket+0x172>
      goto SendDone;
 8004e88:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004e8a:	4b14      	ldr	r3, [pc, #80]	@ (8004edc <_SendPacket+0x1c4>)
 8004e8c:	7e1b      	ldrb	r3, [r3, #24]
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4a14      	ldr	r2, [pc, #80]	@ (8004ee4 <_SendPacket+0x1cc>)
 8004e92:	460b      	mov	r3, r1
 8004e94:	005b      	lsls	r3, r3, #1
 8004e96:	440b      	add	r3, r1
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	336c      	adds	r3, #108	@ 0x6c
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8004edc <_SendPacket+0x1c4>)
 8004ea2:	7e1b      	ldrb	r3, [r3, #24]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	490f      	ldr	r1, [pc, #60]	@ (8004ee4 <_SendPacket+0x1cc>)
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	4403      	add	r3, r0
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	440b      	add	r3, r1
 8004eb2:	3370      	adds	r3, #112	@ 0x70
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d00b      	beq.n	8004ed2 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004eba:	4b08      	ldr	r3, [pc, #32]	@ (8004edc <_SendPacket+0x1c4>)
 8004ebc:	789b      	ldrb	r3, [r3, #2]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d107      	bne.n	8004ed2 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004ec2:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <_SendPacket+0x1c4>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004ec8:	f7ff fe42 	bl	8004b50 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004ecc:	4b03      	ldr	r3, [pc, #12]	@ (8004edc <_SendPacket+0x1c4>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004ed2:	bf00      	nop
 8004ed4:	3728      	adds	r7, #40	@ 0x28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	2001432c 	.word	0x2001432c
 8004ee0:	e0001004 	.word	0xe0001004
 8004ee4:	20012e6c 	.word	0x20012e6c

08004ee8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08a      	sub	sp, #40	@ 0x28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	3301      	adds	r3, #1
 8004efe:	2b80      	cmp	r3, #128	@ 0x80
 8004f00:	d80a      	bhi.n	8004f18 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	1c59      	adds	r1, r3, #1
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6051      	str	r1, [r2, #4]
 8004f0c:	78fa      	ldrb	r2, [r7, #3]
 8004f0e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	2b80      	cmp	r3, #128	@ 0x80
 8004f1e:	d15a      	bne.n	8004fd6 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	b2d2      	uxtb	r2, r2
 8004f2a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	623b      	str	r3, [r7, #32]
 8004f40:	e00b      	b.n	8004f5a <_StoreChar+0x72>
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f48:	1c59      	adds	r1, r3, #1
 8004f4a:	6279      	str	r1, [r7, #36]	@ 0x24
 8004f4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f50:	b2d2      	uxtb	r2, r2
 8004f52:	701a      	strb	r2, [r3, #0]
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	09db      	lsrs	r3, r3, #7
 8004f58:	623b      	str	r3, [r7, #32]
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f5e:	d8f0      	bhi.n	8004f42 <_StoreChar+0x5a>
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f66:	6a3a      	ldr	r2, [r7, #32]
 8004f68:	b2d2      	uxtb	r2, r2
 8004f6a:	701a      	strb	r2, [r3, #0]
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	61fb      	str	r3, [r7, #28]
 8004f74:	2300      	movs	r3, #0
 8004f76:	61bb      	str	r3, [r7, #24]
 8004f78:	e00b      	b.n	8004f92 <_StoreChar+0xaa>
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	b2da      	uxtb	r2, r3
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	1c59      	adds	r1, r3, #1
 8004f82:	61f9      	str	r1, [r7, #28]
 8004f84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f88:	b2d2      	uxtb	r2, r2
 8004f8a:	701a      	strb	r2, [r3, #0]
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	09db      	lsrs	r3, r3, #7
 8004f90:	61bb      	str	r3, [r7, #24]
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f96:	d8f0      	bhi.n	8004f7a <_StoreChar+0x92>
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	61fa      	str	r2, [r7, #28]
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	701a      	strb	r2, [r3, #0]
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	221a      	movs	r2, #26
 8004fae:	6939      	ldr	r1, [r7, #16]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff feb1 	bl	8004d18 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff fdbb 	bl	8004b36 <_PreparePacket>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	611a      	str	r2, [r3, #16]
  }
}
 8004fd6:	bf00      	nop
 8004fd8:	3728      	adds	r7, #40	@ 0x28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	@ 0x28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004ffa:	e007      	b.n	800500c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8004ffc:	6a3a      	ldr	r2, [r7, #32]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	fbb2 f3f3 	udiv	r3, r2, r3
 8005004:	623b      	str	r3, [r7, #32]
    Width++;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	3301      	adds	r3, #1
 800500a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800500c:	6a3a      	ldr	r2, [r7, #32]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	429a      	cmp	r2, r3
 8005012:	d2f3      	bcs.n	8004ffc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	429a      	cmp	r2, r3
 800501a:	d901      	bls.n	8005020 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d000      	beq.n	800502c <_PrintUnsigned+0x4c>
 800502a:	e01f      	b.n	800506c <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 800502c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502e:	2b00      	cmp	r3, #0
 8005030:	d01c      	beq.n	800506c <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d005      	beq.n	8005048 <_PrintUnsigned+0x68>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d102      	bne.n	8005048 <_PrintUnsigned+0x68>
        c = '0';
 8005042:	2330      	movs	r3, #48	@ 0x30
 8005044:	76fb      	strb	r3, [r7, #27]
 8005046:	e001      	b.n	800504c <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 8005048:	2320      	movs	r3, #32
 800504a:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800504c:	e007      	b.n	800505e <_PrintUnsigned+0x7e>
        FieldWidth--;
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	3b01      	subs	r3, #1
 8005052:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8005054:	7efb      	ldrb	r3, [r7, #27]
 8005056:	4619      	mov	r1, r3
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7ff ff45 	bl	8004ee8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <_PrintUnsigned+0x8c>
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005068:	429a      	cmp	r2, r3
 800506a:	d3f0      	bcc.n	800504e <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d903      	bls.n	800507a <_PrintUnsigned+0x9a>
      NumDigits--;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	3b01      	subs	r3, #1
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	e009      	b.n	800508e <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	429a      	cmp	r2, r3
 800508a:	d200      	bcs.n	800508e <_PrintUnsigned+0xae>
        break;
 800508c:	e005      	b.n	800509a <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	fb02 f303 	mul.w	r3, r2, r3
 8005096:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005098:	e7e8      	b.n	800506c <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a2:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a8:	fb02 f303 	mul.w	r3, r2, r3
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80050b2:	4a15      	ldr	r2, [pc, #84]	@ (8005108 <_PrintUnsigned+0x128>)
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	4413      	add	r3, r2
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	4619      	mov	r1, r3
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff ff13 	bl	8004ee8 <_StoreChar>
    Digit /= Base;
 80050c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1e3      	bne.n	800509a <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80050d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d011      	beq.n	8005100 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 80050dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00e      	beq.n	8005100 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80050e2:	e006      	b.n	80050f2 <_PrintUnsigned+0x112>
        FieldWidth--;
 80050e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e6:	3b01      	subs	r3, #1
 80050e8:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 80050ea:	2120      	movs	r1, #32
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f7ff fefb 	bl	8004ee8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80050f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <_PrintUnsigned+0x120>
 80050f8:	69fa      	ldr	r2, [r7, #28]
 80050fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d3f1      	bcc.n	80050e4 <_PrintUnsigned+0x104>
      }
    }
  }
}
 8005100:	bf00      	nop
 8005102:	3728      	adds	r7, #40	@ 0x28
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	08006938 	.word	0x08006938

0800510c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800510c:	b580      	push	{r7, lr}
 800510e:	b088      	sub	sp, #32
 8005110:	af02      	add	r7, sp, #8
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	bfb8      	it	lt
 8005120:	425b      	neglt	r3, r3
 8005122:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005124:	2301      	movs	r3, #1
 8005126:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005128:	e007      	b.n	800513a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005132:	613b      	str	r3, [r7, #16]
    Width++;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	3301      	adds	r3, #1
 8005138:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	429a      	cmp	r2, r3
 8005140:	daf3      	bge.n	800512a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	429a      	cmp	r2, r3
 8005148:	d901      	bls.n	800514e <_PrintInt+0x42>
    Width = NumDigits;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00a      	beq.n	800516a <_PrintInt+0x5e>
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2b00      	cmp	r3, #0
 8005158:	db04      	blt.n	8005164 <_PrintInt+0x58>
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <_PrintInt+0x5e>
    FieldWidth--;
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	3b01      	subs	r3, #1
 8005168:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <_PrintInt+0x6e>
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d016      	beq.n	80051a8 <_PrintInt+0x9c>
 800517a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b00      	cmp	r3, #0
 8005182:	d111      	bne.n	80051a8 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00e      	beq.n	80051a8 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800518a:	e006      	b.n	800519a <_PrintInt+0x8e>
        FieldWidth--;
 800518c:	6a3b      	ldr	r3, [r7, #32]
 800518e:	3b01      	subs	r3, #1
 8005190:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005192:	2120      	movs	r1, #32
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f7ff fea7 	bl	8004ee8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d003      	beq.n	80051a8 <_PrintInt+0x9c>
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	6a3b      	ldr	r3, [r7, #32]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d3f1      	bcc.n	800518c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	da07      	bge.n	80051be <_PrintInt+0xb2>
    v = -v;
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	425b      	negs	r3, r3
 80051b2:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80051b4:	212d      	movs	r1, #45	@ 0x2d
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f7ff fe96 	bl	8004ee8 <_StoreChar>
 80051bc:	e008      	b.n	80051d0 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d003      	beq.n	80051d0 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80051c8:	212b      	movs	r1, #43	@ 0x2b
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7ff fe8c 	bl	8004ee8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d019      	beq.n	800520e <_PrintInt+0x102>
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d114      	bne.n	800520e <_PrintInt+0x102>
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d111      	bne.n	800520e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00e      	beq.n	800520e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80051f0:	e006      	b.n	8005200 <_PrintInt+0xf4>
        FieldWidth--;
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80051f8:	2130      	movs	r1, #48	@ 0x30
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f7ff fe74 	bl	8004ee8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d003      	beq.n	800520e <_PrintInt+0x102>
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	429a      	cmp	r2, r3
 800520c:	d3f1      	bcc.n	80051f2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800520e:	68b9      	ldr	r1, [r7, #8]
 8005210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005212:	9301      	str	r3, [sp, #4]
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f7ff fedf 	bl	8004fe0 <_PrintUnsigned>
}
 8005222:	bf00      	nop
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800522c:	b580      	push	{r7, lr}
 800522e:	b098      	sub	sp, #96	@ 0x60
 8005230:	af02      	add	r7, sp, #8
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005238:	f3ef 8311 	mrs	r3, BASEPRI
 800523c:	f04f 0120 	mov.w	r1, #32
 8005240:	f381 8811 	msr	BASEPRI, r1
 8005244:	633b      	str	r3, [r7, #48]	@ 0x30
 8005246:	48b7      	ldr	r0, [pc, #732]	@ (8005524 <_VPrintTarget+0x2f8>)
 8005248:	f7ff fc75 	bl	8004b36 <_PreparePacket>
 800524c:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800524e:	4bb5      	ldr	r3, [pc, #724]	@ (8005524 <_VPrintTarget+0x2f8>)
 8005250:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005252:	2300      	movs	r3, #0
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005258:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	3301      	adds	r3, #1
 800525e:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	3301      	adds	r3, #1
 8005270:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005272:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005276:	2b00      	cmp	r3, #0
 8005278:	f000 8183 	beq.w	8005582 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 800527c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005280:	2b25      	cmp	r3, #37	@ 0x25
 8005282:	f040 8170 	bne.w	8005566 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005286:	2300      	movs	r3, #0
 8005288:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800528a:	2301      	movs	r3, #1
 800528c:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8005296:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800529a:	3b23      	subs	r3, #35	@ 0x23
 800529c:	2b0d      	cmp	r3, #13
 800529e:	d83f      	bhi.n	8005320 <_VPrintTarget+0xf4>
 80052a0:	a201      	add	r2, pc, #4	@ (adr r2, 80052a8 <_VPrintTarget+0x7c>)
 80052a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a6:	bf00      	nop
 80052a8:	08005311 	.word	0x08005311
 80052ac:	08005321 	.word	0x08005321
 80052b0:	08005321 	.word	0x08005321
 80052b4:	08005321 	.word	0x08005321
 80052b8:	08005321 	.word	0x08005321
 80052bc:	08005321 	.word	0x08005321
 80052c0:	08005321 	.word	0x08005321
 80052c4:	08005321 	.word	0x08005321
 80052c8:	08005301 	.word	0x08005301
 80052cc:	08005321 	.word	0x08005321
 80052d0:	080052e1 	.word	0x080052e1
 80052d4:	08005321 	.word	0x08005321
 80052d8:	08005321 	.word	0x08005321
 80052dc:	080052f1 	.word	0x080052f1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80052e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052e2:	f043 0301 	orr.w	r3, r3, #1
 80052e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	3301      	adds	r3, #1
 80052ec:	60fb      	str	r3, [r7, #12]
 80052ee:	e01a      	b.n	8005326 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80052f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052f2:	f043 0302 	orr.w	r3, r3, #2
 80052f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3301      	adds	r3, #1
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	e012      	b.n	8005326 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005300:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005302:	f043 0304 	orr.w	r3, r3, #4
 8005306:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	3301      	adds	r3, #1
 800530c:	60fb      	str	r3, [r7, #12]
 800530e:	e00a      	b.n	8005326 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005312:	f043 0308 	orr.w	r3, r3, #8
 8005316:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	3301      	adds	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]
 800531e:	e002      	b.n	8005326 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005320:	2300      	movs	r3, #0
 8005322:	653b      	str	r3, [r7, #80]	@ 0x50
 8005324:	bf00      	nop
        }
      } while (v);
 8005326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1b0      	bne.n	800528e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800532c:	2300      	movs	r3, #0
 800532e:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8005338:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800533c:	2b2f      	cmp	r3, #47	@ 0x2f
 800533e:	d912      	bls.n	8005366 <_VPrintTarget+0x13a>
 8005340:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005344:	2b39      	cmp	r3, #57	@ 0x39
 8005346:	d80e      	bhi.n	8005366 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3301      	adds	r3, #1
 800534c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800534e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005350:	4613      	mov	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4413      	add	r3, r2
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	461a      	mov	r2, r3
 800535a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800535e:	4413      	add	r3, r2
 8005360:	3b30      	subs	r3, #48	@ 0x30
 8005362:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8005364:	e7e4      	b.n	8005330 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005366:	2300      	movs	r3, #0
 8005368:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8005372:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005376:	2b2e      	cmp	r3, #46	@ 0x2e
 8005378:	d11d      	bne.n	80053b6 <_VPrintTarget+0x18a>
        sFormat++;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3301      	adds	r3, #1
 800537e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8005388:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800538c:	2b2f      	cmp	r3, #47	@ 0x2f
 800538e:	d912      	bls.n	80053b6 <_VPrintTarget+0x18a>
 8005390:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005394:	2b39      	cmp	r3, #57	@ 0x39
 8005396:	d80e      	bhi.n	80053b6 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3301      	adds	r3, #1
 800539c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800539e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	461a      	mov	r2, r3
 80053aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053ae:	4413      	add	r3, r2
 80053b0:	3b30      	subs	r3, #48	@ 0x30
 80053b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 80053b4:	e7e4      	b.n	8005380 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 80053be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053c2:	2b6c      	cmp	r3, #108	@ 0x6c
 80053c4:	d003      	beq.n	80053ce <_VPrintTarget+0x1a2>
 80053c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053ca:	2b68      	cmp	r3, #104	@ 0x68
 80053cc:	d107      	bne.n	80053de <_VPrintTarget+0x1b2>
          c = *sFormat;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3301      	adds	r3, #1
 80053da:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 80053dc:	e7ef      	b.n	80053be <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80053de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053e2:	2b25      	cmp	r3, #37	@ 0x25
 80053e4:	f000 80b3 	beq.w	800554e <_VPrintTarget+0x322>
 80053e8:	2b25      	cmp	r3, #37	@ 0x25
 80053ea:	f2c0 80b7 	blt.w	800555c <_VPrintTarget+0x330>
 80053ee:	2b78      	cmp	r3, #120	@ 0x78
 80053f0:	f300 80b4 	bgt.w	800555c <_VPrintTarget+0x330>
 80053f4:	2b58      	cmp	r3, #88	@ 0x58
 80053f6:	f2c0 80b1 	blt.w	800555c <_VPrintTarget+0x330>
 80053fa:	3b58      	subs	r3, #88	@ 0x58
 80053fc:	2b20      	cmp	r3, #32
 80053fe:	f200 80ad 	bhi.w	800555c <_VPrintTarget+0x330>
 8005402:	a201      	add	r2, pc, #4	@ (adr r2, 8005408 <_VPrintTarget+0x1dc>)
 8005404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005408:	080054ff 	.word	0x080054ff
 800540c:	0800555d 	.word	0x0800555d
 8005410:	0800555d 	.word	0x0800555d
 8005414:	0800555d 	.word	0x0800555d
 8005418:	0800555d 	.word	0x0800555d
 800541c:	0800555d 	.word	0x0800555d
 8005420:	0800555d 	.word	0x0800555d
 8005424:	0800555d 	.word	0x0800555d
 8005428:	0800555d 	.word	0x0800555d
 800542c:	0800555d 	.word	0x0800555d
 8005430:	0800555d 	.word	0x0800555d
 8005434:	0800548d 	.word	0x0800548d
 8005438:	080054b3 	.word	0x080054b3
 800543c:	0800555d 	.word	0x0800555d
 8005440:	0800555d 	.word	0x0800555d
 8005444:	0800555d 	.word	0x0800555d
 8005448:	0800555d 	.word	0x0800555d
 800544c:	0800555d 	.word	0x0800555d
 8005450:	0800555d 	.word	0x0800555d
 8005454:	0800555d 	.word	0x0800555d
 8005458:	0800555d 	.word	0x0800555d
 800545c:	0800555d 	.word	0x0800555d
 8005460:	0800555d 	.word	0x0800555d
 8005464:	0800555d 	.word	0x0800555d
 8005468:	08005529 	.word	0x08005529
 800546c:	0800555d 	.word	0x0800555d
 8005470:	0800555d 	.word	0x0800555d
 8005474:	0800555d 	.word	0x0800555d
 8005478:	0800555d 	.word	0x0800555d
 800547c:	080054d9 	.word	0x080054d9
 8005480:	0800555d 	.word	0x0800555d
 8005484:	0800555d 	.word	0x0800555d
 8005488:	080054ff 	.word	0x080054ff
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	1d19      	adds	r1, r3, #4
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6011      	str	r1, [r2, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800549a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800549c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 80054a0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80054a4:	f107 0314 	add.w	r3, r7, #20
 80054a8:	4611      	mov	r1, r2
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff fd1c 	bl	8004ee8 <_StoreChar>
        break;
 80054b0:	e055      	b.n	800555e <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	1d19      	adds	r1, r3, #4
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6011      	str	r1, [r2, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80054c0:	f107 0014 	add.w	r0, r7, #20
 80054c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ce:	220a      	movs	r2, #10
 80054d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80054d2:	f7ff fe1b 	bl	800510c <_PrintInt>
        break;
 80054d6:	e042      	b.n	800555e <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	1d19      	adds	r1, r3, #4
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6011      	str	r1, [r2, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 80054e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80054e8:	f107 0014 	add.w	r0, r7, #20
 80054ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054ee:	9301      	str	r3, [sp, #4]
 80054f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f6:	220a      	movs	r2, #10
 80054f8:	f7ff fd72 	bl	8004fe0 <_PrintUnsigned>
        break;
 80054fc:	e02f      	b.n	800555e <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	1d19      	adds	r1, r3, #4
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6011      	str	r1, [r2, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800550c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800550e:	f107 0014 	add.w	r0, r7, #20
 8005512:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005514:	9301      	str	r3, [sp, #4]
 8005516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800551c:	2210      	movs	r2, #16
 800551e:	f7ff fd5f 	bl	8004fe0 <_PrintUnsigned>
        break;
 8005522:	e01c      	b.n	800555e <_VPrintTarget+0x332>
 8005524:	2001435c 	.word	0x2001435c
      case 'p':
        v = va_arg(*pParamList, int);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	1d19      	adds	r1, r3, #4
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6011      	str	r1, [r2, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005536:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005538:	f107 0014 	add.w	r0, r7, #20
 800553c:	2300      	movs	r3, #0
 800553e:	9301      	str	r3, [sp, #4]
 8005540:	2308      	movs	r3, #8
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	2308      	movs	r3, #8
 8005546:	2210      	movs	r2, #16
 8005548:	f7ff fd4a 	bl	8004fe0 <_PrintUnsigned>
        break;
 800554c:	e007      	b.n	800555e <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800554e:	f107 0314 	add.w	r3, r7, #20
 8005552:	2125      	movs	r1, #37	@ 0x25
 8005554:	4618      	mov	r0, r3
 8005556:	f7ff fcc7 	bl	8004ee8 <_StoreChar>
        break;
 800555a:	e000      	b.n	800555e <_VPrintTarget+0x332>
      default:
        break;
 800555c:	bf00      	nop
      }
      sFormat++;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	3301      	adds	r3, #1
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	e007      	b.n	8005576 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005566:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800556a:	f107 0314 	add.w	r3, r7, #20
 800556e:	4611      	mov	r1, r2
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff fcb9 	bl	8004ee8 <_StoreChar>
    }
  } while (*sFormat);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	f47f ae72 	bne.w	8005264 <_VPrintTarget+0x38>
 8005580:	e000      	b.n	8005584 <_VPrintTarget+0x358>
      break;
 8005582:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005586:	2b00      	cmp	r3, #0
 8005588:	d041      	beq.n	800560e <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 800558a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	b2d2      	uxtb	r2, r2
 8005590:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	643b      	str	r3, [r7, #64]	@ 0x40
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800559a:	e00b      	b.n	80055b4 <_VPrintTarget+0x388>
 800559c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800559e:	b2da      	uxtb	r2, r3
 80055a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055a2:	1c59      	adds	r1, r3, #1
 80055a4:	6439      	str	r1, [r7, #64]	@ 0x40
 80055a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055aa:	b2d2      	uxtb	r2, r2
 80055ac:	701a      	strb	r2, [r3, #0]
 80055ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b0:	09db      	lsrs	r3, r3, #7
 80055b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80055b8:	d8f0      	bhi.n	800559c <_VPrintTarget+0x370>
 80055ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055bc:	1c5a      	adds	r2, r3, #1
 80055be:	643a      	str	r2, [r7, #64]	@ 0x40
 80055c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	701a      	strb	r2, [r3, #0]
 80055c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c8:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055ce:	2300      	movs	r3, #0
 80055d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80055d2:	e00b      	b.n	80055ec <_VPrintTarget+0x3c0>
 80055d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d6:	b2da      	uxtb	r2, r3
 80055d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055da:	1c59      	adds	r1, r3, #1
 80055dc:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]
 80055e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e8:	09db      	lsrs	r3, r3, #7
 80055ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80055f0:	d8f0      	bhi.n	80055d4 <_VPrintTarget+0x3a8>
 80055f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80055f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	701a      	strb	r2, [r3, #0]
 80055fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005600:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	69b9      	ldr	r1, [r7, #24]
 8005606:	221a      	movs	r2, #26
 8005608:	4618      	mov	r0, r3
 800560a:	f7ff fb85 	bl	8004d18 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800560e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005610:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005614:	bf00      	nop
 8005616:	3758      	adds	r7, #88	@ 0x58
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af02      	add	r7, sp, #8
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800562a:	2300      	movs	r3, #0
 800562c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005630:	4917      	ldr	r1, [pc, #92]	@ (8005690 <SEGGER_SYSVIEW_Init+0x74>)
 8005632:	4818      	ldr	r0, [pc, #96]	@ (8005694 <SEGGER_SYSVIEW_Init+0x78>)
 8005634:	f7ff f93e 	bl	80048b4 <SEGGER_RTT_AllocUpBuffer>
 8005638:	4603      	mov	r3, r0
 800563a:	b2da      	uxtb	r2, r3
 800563c:	4b16      	ldr	r3, [pc, #88]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 800563e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005640:	4b15      	ldr	r3, [pc, #84]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005642:	785a      	ldrb	r2, [r3, #1]
 8005644:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005646:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005648:	4b13      	ldr	r3, [pc, #76]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 800564a:	7e1b      	ldrb	r3, [r3, #24]
 800564c:	4618      	mov	r0, r3
 800564e:	2300      	movs	r3, #0
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	2308      	movs	r3, #8
 8005654:	4a11      	ldr	r2, [pc, #68]	@ (800569c <SEGGER_SYSVIEW_Init+0x80>)
 8005656:	490f      	ldr	r1, [pc, #60]	@ (8005694 <SEGGER_SYSVIEW_Init+0x78>)
 8005658:	f7ff f9b0 	bl	80049bc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800565c:	4b0e      	ldr	r3, [pc, #56]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 800565e:	2200      	movs	r2, #0
 8005660:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005662:	4b0f      	ldr	r3, [pc, #60]	@ (80056a0 <SEGGER_SYSVIEW_Init+0x84>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a0c      	ldr	r2, [pc, #48]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005668:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800566a:	4a0b      	ldr	r2, [pc, #44]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005670:	4a09      	ldr	r2, [pc, #36]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005676:	4a08      	ldr	r2, [pc, #32]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800567c:	4a06      	ldr	r2, [pc, #24]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005682:	4b05      	ldr	r3, [pc, #20]	@ (8005698 <SEGGER_SYSVIEW_Init+0x7c>)
 8005684:	2200      	movs	r2, #0
 8005686:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005688:	bf00      	nop
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20013324 	.word	0x20013324
 8005694:	080068fc 	.word	0x080068fc
 8005698:	2001432c 	.word	0x2001432c
 800569c:	20014324 	.word	0x20014324
 80056a0:	e0001004 	.word	0xe0001004

080056a4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80056ac:	4a04      	ldr	r2, [pc, #16]	@ (80056c0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6113      	str	r3, [r2, #16]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	2001432c 	.word	0x2001432c

080056c4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80056cc:	f3ef 8311 	mrs	r3, BASEPRI
 80056d0:	f04f 0120 	mov.w	r1, #32
 80056d4:	f381 8811 	msr	BASEPRI, r1
 80056d8:	60fb      	str	r3, [r7, #12]
 80056da:	4808      	ldr	r0, [pc, #32]	@ (80056fc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80056dc:	f7ff fa2b 	bl	8004b36 <_PreparePacket>
 80056e0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	68b9      	ldr	r1, [r7, #8]
 80056e6:	68b8      	ldr	r0, [r7, #8]
 80056e8:	f7ff fb16 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f383 8811 	msr	BASEPRI, r3
}
 80056f2:	bf00      	nop
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	2001435c 	.word	0x2001435c

08005700 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800570a:	f3ef 8311 	mrs	r3, BASEPRI
 800570e:	f04f 0120 	mov.w	r1, #32
 8005712:	f381 8811 	msr	BASEPRI, r1
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	4816      	ldr	r0, [pc, #88]	@ (8005774 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800571a:	f7ff fa0c 	bl	8004b36 <_PreparePacket>
 800571e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	61bb      	str	r3, [r7, #24]
 800572c:	e00b      	b.n	8005746 <SEGGER_SYSVIEW_RecordU32+0x46>
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	b2da      	uxtb	r2, r3
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	1c59      	adds	r1, r3, #1
 8005736:	61f9      	str	r1, [r7, #28]
 8005738:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	701a      	strb	r2, [r3, #0]
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	09db      	lsrs	r3, r3, #7
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	2b7f      	cmp	r3, #127	@ 0x7f
 800574a:	d8f0      	bhi.n	800572e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	61fa      	str	r2, [r7, #28]
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	b2d2      	uxtb	r2, r2
 8005756:	701a      	strb	r2, [r3, #0]
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	68f9      	ldr	r1, [r7, #12]
 8005760:	6938      	ldr	r0, [r7, #16]
 8005762:	f7ff fad9 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f383 8811 	msr	BASEPRI, r3
}
 800576c:	bf00      	nop
 800576e:	3720      	adds	r7, #32
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	2001435c 	.word	0x2001435c

08005778 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005778:	b580      	push	{r7, lr}
 800577a:	b08c      	sub	sp, #48	@ 0x30
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005784:	f3ef 8311 	mrs	r3, BASEPRI
 8005788:	f04f 0120 	mov.w	r1, #32
 800578c:	f381 8811 	msr	BASEPRI, r1
 8005790:	61fb      	str	r3, [r7, #28]
 8005792:	4825      	ldr	r0, [pc, #148]	@ (8005828 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005794:	f7ff f9cf 	bl	8004b36 <_PreparePacket>
 8005798:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057a6:	e00b      	b.n	80057c0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80057a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ae:	1c59      	adds	r1, r3, #1
 80057b0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80057b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057bc:	09db      	lsrs	r3, r3, #7
 80057be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80057c4:	d8f0      	bhi.n	80057a8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80057c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ce:	b2d2      	uxtb	r2, r2
 80057d0:	701a      	strb	r2, [r3, #0]
 80057d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	623b      	str	r3, [r7, #32]
 80057de:	e00b      	b.n	80057f8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80057e0:	6a3b      	ldr	r3, [r7, #32]
 80057e2:	b2da      	uxtb	r2, r3
 80057e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e6:	1c59      	adds	r1, r3, #1
 80057e8:	6279      	str	r1, [r7, #36]	@ 0x24
 80057ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057ee:	b2d2      	uxtb	r2, r2
 80057f0:	701a      	strb	r2, [r3, #0]
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	09db      	lsrs	r3, r3, #7
 80057f6:	623b      	str	r3, [r7, #32]
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80057fc:	d8f0      	bhi.n	80057e0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	1c5a      	adds	r2, r3, #1
 8005802:	627a      	str	r2, [r7, #36]	@ 0x24
 8005804:	6a3a      	ldr	r2, [r7, #32]
 8005806:	b2d2      	uxtb	r2, r2
 8005808:	701a      	strb	r2, [r3, #0]
 800580a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	6979      	ldr	r1, [r7, #20]
 8005812:	69b8      	ldr	r0, [r7, #24]
 8005814:	f7ff fa80 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	f383 8811 	msr	BASEPRI, r3
}
 800581e:	bf00      	nop
 8005820:	3730      	adds	r7, #48	@ 0x30
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	2001435c 	.word	0x2001435c

0800582c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800582c:	b580      	push	{r7, lr}
 800582e:	b090      	sub	sp, #64	@ 0x40
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800583a:	f3ef 8311 	mrs	r3, BASEPRI
 800583e:	f04f 0120 	mov.w	r1, #32
 8005842:	f381 8811 	msr	BASEPRI, r1
 8005846:	61fb      	str	r3, [r7, #28]
 8005848:	4840      	ldr	r0, [pc, #256]	@ (800594c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800584a:	f7ff f974 	bl	8004b36 <_PreparePacket>
 800584e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800585c:	e00b      	b.n	8005876 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800585e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005860:	b2da      	uxtb	r2, r3
 8005862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005864:	1c59      	adds	r1, r3, #1
 8005866:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005868:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005872:	09db      	lsrs	r3, r3, #7
 8005874:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005878:	2b7f      	cmp	r3, #127	@ 0x7f
 800587a:	d8f0      	bhi.n	800585e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800587c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005882:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005884:	b2d2      	uxtb	r2, r2
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	633b      	str	r3, [r7, #48]	@ 0x30
 8005894:	e00b      	b.n	80058ae <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	b2da      	uxtb	r2, r3
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	1c59      	adds	r1, r3, #1
 800589e:	6379      	str	r1, [r7, #52]	@ 0x34
 80058a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058a4:	b2d2      	uxtb	r2, r2
 80058a6:	701a      	strb	r2, [r3, #0]
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	09db      	lsrs	r3, r3, #7
 80058ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80058b2:	d8f0      	bhi.n	8005896 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80058b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058b6:	1c5a      	adds	r2, r3, #1
 80058b8:	637a      	str	r2, [r7, #52]	@ 0x34
 80058ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	701a      	strb	r2, [r3, #0]
 80058c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058cc:	e00b      	b.n	80058e6 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80058ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d4:	1c59      	adds	r1, r3, #1
 80058d6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80058d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	701a      	strb	r2, [r3, #0]
 80058e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e2:	09db      	lsrs	r3, r3, #7
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80058ea:	d8f0      	bhi.n	80058ce <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80058ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ee:	1c5a      	adds	r2, r3, #1
 80058f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	701a      	strb	r2, [r3, #0]
 80058f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058fa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005902:	623b      	str	r3, [r7, #32]
 8005904:	e00b      	b.n	800591e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	b2da      	uxtb	r2, r3
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	1c59      	adds	r1, r3, #1
 800590e:	6279      	str	r1, [r7, #36]	@ 0x24
 8005910:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005914:	b2d2      	uxtb	r2, r2
 8005916:	701a      	strb	r2, [r3, #0]
 8005918:	6a3b      	ldr	r3, [r7, #32]
 800591a:	09db      	lsrs	r3, r3, #7
 800591c:	623b      	str	r3, [r7, #32]
 800591e:	6a3b      	ldr	r3, [r7, #32]
 8005920:	2b7f      	cmp	r3, #127	@ 0x7f
 8005922:	d8f0      	bhi.n	8005906 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005926:	1c5a      	adds	r2, r3, #1
 8005928:	627a      	str	r2, [r7, #36]	@ 0x24
 800592a:	6a3a      	ldr	r2, [r7, #32]
 800592c:	b2d2      	uxtb	r2, r2
 800592e:	701a      	strb	r2, [r3, #0]
 8005930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005932:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	6979      	ldr	r1, [r7, #20]
 8005938:	69b8      	ldr	r0, [r7, #24]
 800593a:	f7ff f9ed 	bl	8004d18 <_SendPacket>
  RECORD_END();
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	f383 8811 	msr	BASEPRI, r3
}
 8005944:	bf00      	nop
 8005946:	3740      	adds	r7, #64	@ 0x40
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	2001435c 	.word	0x2001435c

08005950 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 8005950:	b580      	push	{r7, lr}
 8005952:	b092      	sub	sp, #72	@ 0x48
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800595e:	f3ef 8311 	mrs	r3, BASEPRI
 8005962:	f04f 0120 	mov.w	r1, #32
 8005966:	f381 8811 	msr	BASEPRI, r1
 800596a:	61fb      	str	r3, [r7, #28]
 800596c:	484e      	ldr	r0, [pc, #312]	@ (8005aa8 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800596e:	f7ff f8e2 	bl	8004b36 <_PreparePacket>
 8005972:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	647b      	str	r3, [r7, #68]	@ 0x44
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005980:	e00b      	b.n	800599a <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8005982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005984:	b2da      	uxtb	r2, r3
 8005986:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005988:	1c59      	adds	r1, r3, #1
 800598a:	6479      	str	r1, [r7, #68]	@ 0x44
 800598c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	701a      	strb	r2, [r3, #0]
 8005994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005996:	09db      	lsrs	r3, r3, #7
 8005998:	643b      	str	r3, [r7, #64]	@ 0x40
 800599a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800599c:	2b7f      	cmp	r3, #127	@ 0x7f
 800599e:	d8f0      	bhi.n	8005982 <SEGGER_SYSVIEW_RecordU32x5+0x32>
 80059a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059a2:	1c5a      	adds	r2, r3, #1
 80059a4:	647a      	str	r2, [r7, #68]	@ 0x44
 80059a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059ae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059b8:	e00b      	b.n	80059d2 <SEGGER_SYSVIEW_RecordU32x5+0x82>
 80059ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059bc:	b2da      	uxtb	r2, r3
 80059be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059c0:	1c59      	adds	r1, r3, #1
 80059c2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80059c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059c8:	b2d2      	uxtb	r2, r2
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	09db      	lsrs	r3, r3, #7
 80059d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80059d6:	d8f0      	bhi.n	80059ba <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 80059d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059da:	1c5a      	adds	r2, r3, #1
 80059dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80059de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059e0:	b2d2      	uxtb	r2, r2
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059e6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80059f0:	e00b      	b.n	8005a0a <SEGGER_SYSVIEW_RecordU32x5+0xba>
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f8:	1c59      	adds	r1, r3, #1
 80059fa:	6379      	str	r1, [r7, #52]	@ 0x34
 80059fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a00:	b2d2      	uxtb	r2, r2
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a06:	09db      	lsrs	r3, r3, #7
 8005a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a0e:	d8f0      	bhi.n	80059f2 <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 8005a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a12:	1c5a      	adds	r2, r3, #1
 8005a14:	637a      	str	r2, [r7, #52]	@ 0x34
 8005a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a18:	b2d2      	uxtb	r2, r2
 8005a1a:	701a      	strb	r2, [r3, #0]
 8005a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a1e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a28:	e00b      	b.n	8005a42 <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 8005a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a30:	1c59      	adds	r1, r3, #1
 8005a32:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005a34:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a38:	b2d2      	uxtb	r2, r2
 8005a3a:	701a      	strb	r2, [r3, #0]
 8005a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3e:	09db      	lsrs	r3, r3, #7
 8005a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a44:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a46:	d8f0      	bhi.n	8005a2a <SEGGER_SYSVIEW_RecordU32x5+0xda>
 8005a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	701a      	strb	r2, [r3, #0]
 8005a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a56:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a5e:	623b      	str	r3, [r7, #32]
 8005a60:	e00b      	b.n	8005a7a <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	b2da      	uxtb	r2, r3
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	1c59      	adds	r1, r3, #1
 8005a6a:	6279      	str	r1, [r7, #36]	@ 0x24
 8005a6c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a70:	b2d2      	uxtb	r2, r2
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	6a3b      	ldr	r3, [r7, #32]
 8005a76:	09db      	lsrs	r3, r3, #7
 8005a78:	623b      	str	r3, [r7, #32]
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a7e:	d8f0      	bhi.n	8005a62 <SEGGER_SYSVIEW_RecordU32x5+0x112>
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a86:	6a3a      	ldr	r2, [r7, #32]
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	6979      	ldr	r1, [r7, #20]
 8005a94:	69b8      	ldr	r0, [r7, #24]
 8005a96:	f7ff f93f 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	f383 8811 	msr	BASEPRI, r3
}
 8005aa0:	bf00      	nop
 8005aa2:	3748      	adds	r7, #72	@ 0x48
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	2001435c 	.word	0x2001435c

08005aac <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b08c      	sub	sp, #48	@ 0x30
 8005ab0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005ab2:	4b59      	ldr	r3, [pc, #356]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005ab8:	f3ef 8311 	mrs	r3, BASEPRI
 8005abc:	f04f 0120 	mov.w	r1, #32
 8005ac0:	f381 8811 	msr	BASEPRI, r1
 8005ac4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005ac6:	4b54      	ldr	r3, [pc, #336]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005ac8:	785b      	ldrb	r3, [r3, #1]
 8005aca:	220a      	movs	r2, #10
 8005acc:	4953      	ldr	r1, [pc, #332]	@ (8005c1c <SEGGER_SYSVIEW_Start+0x170>)
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fa fb7e 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005ada:	f7fe fbbf 	bl	800425c <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005ade:	200a      	movs	r0, #10
 8005ae0:	f7ff fdf0 	bl	80056c4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ae4:	f3ef 8311 	mrs	r3, BASEPRI
 8005ae8:	f04f 0120 	mov.w	r1, #32
 8005aec:	f381 8811 	msr	BASEPRI, r1
 8005af0:	60bb      	str	r3, [r7, #8]
 8005af2:	484b      	ldr	r0, [pc, #300]	@ (8005c20 <SEGGER_SYSVIEW_Start+0x174>)
 8005af4:	f7ff f81f 	bl	8004b36 <_PreparePacket>
 8005af8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b02:	4b45      	ldr	r3, [pc, #276]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b08:	e00b      	b.n	8005b22 <SEGGER_SYSVIEW_Start+0x76>
 8005b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b10:	1c59      	adds	r1, r3, #1
 8005b12:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005b14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b18:	b2d2      	uxtb	r2, r2
 8005b1a:	701a      	strb	r2, [r3, #0]
 8005b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1e:	09db      	lsrs	r3, r3, #7
 8005b20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b24:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b26:	d8f0      	bhi.n	8005b0a <SEGGER_SYSVIEW_Start+0x5e>
 8005b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b36:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b3c:	4b36      	ldr	r3, [pc, #216]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	623b      	str	r3, [r7, #32]
 8005b42:	e00b      	b.n	8005b5c <SEGGER_SYSVIEW_Start+0xb0>
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	1c59      	adds	r1, r3, #1
 8005b4c:	6279      	str	r1, [r7, #36]	@ 0x24
 8005b4e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	09db      	lsrs	r3, r3, #7
 8005b5a:	623b      	str	r3, [r7, #32]
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b60:	d8f0      	bhi.n	8005b44 <SEGGER_SYSVIEW_Start+0x98>
 8005b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b68:	6a3a      	ldr	r2, [r7, #32]
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b70:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	61fb      	str	r3, [r7, #28]
 8005b76:	4b28      	ldr	r3, [pc, #160]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	e00b      	b.n	8005b96 <SEGGER_SYSVIEW_Start+0xea>
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	1c59      	adds	r1, r3, #1
 8005b86:	61f9      	str	r1, [r7, #28]
 8005b88:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b8c:	b2d2      	uxtb	r2, r2
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	09db      	lsrs	r3, r3, #7
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b9a:	d8f0      	bhi.n	8005b7e <SEGGER_SYSVIEW_Start+0xd2>
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	61fa      	str	r2, [r7, #28]
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	613b      	str	r3, [r7, #16]
 8005bb4:	e00b      	b.n	8005bce <SEGGER_SYSVIEW_Start+0x122>
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	1c59      	adds	r1, r3, #1
 8005bbe:	6179      	str	r1, [r7, #20]
 8005bc0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	09db      	lsrs	r3, r3, #7
 8005bcc:	613b      	str	r3, [r7, #16]
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bd2:	d8f0      	bhi.n	8005bb6 <SEGGER_SYSVIEW_Start+0x10a>
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	1c5a      	adds	r2, r3, #1
 8005bd8:	617a      	str	r2, [r7, #20]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005be4:	2218      	movs	r2, #24
 8005be6:	6839      	ldr	r1, [r7, #0]
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7ff f895 	bl	8004d18 <_SendPacket>
      RECORD_END();
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005bf4:	4b08      	ldr	r3, [pc, #32]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d002      	beq.n	8005c02 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005bfc:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <SEGGER_SYSVIEW_Start+0x16c>)
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c00:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005c02:	f000 f9eb 	bl	8005fdc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005c06:	f000 f9b1 	bl	8005f6c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005c0a:	f000 fc83 	bl	8006514 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005c0e:	bf00      	nop
 8005c10:	3730      	adds	r7, #48	@ 0x30
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	2001432c 	.word	0x2001432c
 8005c1c:	0800692c 	.word	0x0800692c
 8005c20:	2001435c 	.word	0x2001435c

08005c24 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005c2a:	f3ef 8311 	mrs	r3, BASEPRI
 8005c2e:	f04f 0120 	mov.w	r1, #32
 8005c32:	f381 8811 	msr	BASEPRI, r1
 8005c36:	607b      	str	r3, [r7, #4]
 8005c38:	480b      	ldr	r0, [pc, #44]	@ (8005c68 <SEGGER_SYSVIEW_Stop+0x44>)
 8005c3a:	f7fe ff7c 	bl	8004b36 <_PreparePacket>
 8005c3e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005c40:	4b0a      	ldr	r3, [pc, #40]	@ (8005c6c <SEGGER_SYSVIEW_Stop+0x48>)
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d007      	beq.n	8005c58 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005c48:	220b      	movs	r2, #11
 8005c4a:	6839      	ldr	r1, [r7, #0]
 8005c4c:	6838      	ldr	r0, [r7, #0]
 8005c4e:	f7ff f863 	bl	8004d18 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005c52:	4b06      	ldr	r3, [pc, #24]	@ (8005c6c <SEGGER_SYSVIEW_Stop+0x48>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f383 8811 	msr	BASEPRI, r3
}
 8005c5e:	bf00      	nop
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	2001435c 	.word	0x2001435c
 8005c6c:	2001432c 	.word	0x2001432c

08005c70 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b08c      	sub	sp, #48	@ 0x30
 8005c74:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c76:	f3ef 8311 	mrs	r3, BASEPRI
 8005c7a:	f04f 0120 	mov.w	r1, #32
 8005c7e:	f381 8811 	msr	BASEPRI, r1
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	4845      	ldr	r0, [pc, #276]	@ (8005d9c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005c86:	f7fe ff56 	bl	8004b36 <_PreparePacket>
 8005c8a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c94:	4b42      	ldr	r3, [pc, #264]	@ (8005da0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c9a:	e00b      	b.n	8005cb4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9e:	b2da      	uxtb	r2, r3
 8005ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca2:	1c59      	adds	r1, r3, #1
 8005ca4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005ca6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005caa:	b2d2      	uxtb	r2, r2
 8005cac:	701a      	strb	r2, [r3, #0]
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	09db      	lsrs	r3, r3, #7
 8005cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cb8:	d8f0      	bhi.n	8005c9c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]
 8005cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cce:	4b34      	ldr	r3, [pc, #208]	@ (8005da0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	623b      	str	r3, [r7, #32]
 8005cd4:	e00b      	b.n	8005cee <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	1c59      	adds	r1, r3, #1
 8005cde:	6279      	str	r1, [r7, #36]	@ 0x24
 8005ce0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ce4:	b2d2      	uxtb	r2, r2
 8005ce6:	701a      	strb	r2, [r3, #0]
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	09db      	lsrs	r3, r3, #7
 8005cec:	623b      	str	r3, [r7, #32]
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cf2:	d8f0      	bhi.n	8005cd6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	1c5a      	adds	r2, r3, #1
 8005cf8:	627a      	str	r2, [r7, #36]	@ 0x24
 8005cfa:	6a3a      	ldr	r2, [r7, #32]
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	61fb      	str	r3, [r7, #28]
 8005d08:	4b25      	ldr	r3, [pc, #148]	@ (8005da0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	61bb      	str	r3, [r7, #24]
 8005d0e:	e00b      	b.n	8005d28 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	1c59      	adds	r1, r3, #1
 8005d18:	61f9      	str	r1, [r7, #28]
 8005d1a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	09db      	lsrs	r3, r3, #7
 8005d26:	61bb      	str	r3, [r7, #24]
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d2c:	d8f0      	bhi.n	8005d10 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	61fa      	str	r2, [r7, #28]
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	b2d2      	uxtb	r2, r2
 8005d38:	701a      	strb	r2, [r3, #0]
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	617b      	str	r3, [r7, #20]
 8005d42:	2300      	movs	r3, #0
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	e00b      	b.n	8005d60 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	1c59      	adds	r1, r3, #1
 8005d50:	6179      	str	r1, [r7, #20]
 8005d52:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	701a      	strb	r2, [r3, #0]
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	09db      	lsrs	r3, r3, #7
 8005d5e:	613b      	str	r3, [r7, #16]
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d64:	d8f0      	bhi.n	8005d48 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	1c5a      	adds	r2, r3, #1
 8005d6a:	617a      	str	r2, [r7, #20]
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	b2d2      	uxtb	r2, r2
 8005d70:	701a      	strb	r2, [r3, #0]
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005d76:	2218      	movs	r2, #24
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	68b8      	ldr	r0, [r7, #8]
 8005d7c:	f7fe ffcc 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005d86:	4b06      	ldr	r3, [pc, #24]	@ (8005da0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d002      	beq.n	8005d94 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005d8e:	4b04      	ldr	r3, [pc, #16]	@ (8005da0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d92:	4798      	blx	r3
  }
}
 8005d94:	bf00      	nop
 8005d96:	3730      	adds	r7, #48	@ 0x30
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	2001435c 	.word	0x2001435c
 8005da0:	2001432c 	.word	0x2001432c

08005da4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b092      	sub	sp, #72	@ 0x48
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005dac:	f3ef 8311 	mrs	r3, BASEPRI
 8005db0:	f04f 0120 	mov.w	r1, #32
 8005db4:	f381 8811 	msr	BASEPRI, r1
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	486a      	ldr	r0, [pc, #424]	@ (8005f64 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005dbc:	f7fe febb 	bl	8004b36 <_PreparePacket>
 8005dc0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4b66      	ldr	r3, [pc, #408]	@ (8005f68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dd6:	e00b      	b.n	8005df0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005dd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dde:	1c59      	adds	r1, r3, #1
 8005de0:	6479      	str	r1, [r7, #68]	@ 0x44
 8005de2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dec:	09db      	lsrs	r3, r3, #7
 8005dee:	643b      	str	r3, [r7, #64]	@ 0x40
 8005df0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005df2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005df4:	d8f0      	bhi.n	8005dd8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005df6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8005dfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	701a      	strb	r2, [r3, #0]
 8005e02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e04:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e10:	e00b      	b.n	8005e2a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e18:	1c59      	adds	r1, r3, #1
 8005e1a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005e1c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e20:	b2d2      	uxtb	r2, r2
 8005e22:	701a      	strb	r2, [r3, #0]
 8005e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e26:	09db      	lsrs	r3, r3, #7
 8005e28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e2e:	d8f0      	bhi.n	8005e12 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	701a      	strb	r2, [r3, #0]
 8005e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e3e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2220      	movs	r2, #32
 8005e46:	4619      	mov	r1, r3
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f7fe fe27 	bl	8004a9c <_EncodeStr>
 8005e4e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005e50:	2209      	movs	r2, #9
 8005e52:	68f9      	ldr	r1, [r7, #12]
 8005e54:	6938      	ldr	r0, [r7, #16]
 8005e56:	f7fe ff5f 	bl	8004d18 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4b40      	ldr	r3, [pc, #256]	@ (8005f68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e6e:	e00b      	b.n	8005e88 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e72:	b2da      	uxtb	r2, r3
 8005e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e76:	1c59      	adds	r1, r3, #1
 8005e78:	6379      	str	r1, [r7, #52]	@ 0x34
 8005e7a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e7e:	b2d2      	uxtb	r2, r2
 8005e80:	701a      	strb	r2, [r3, #0]
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	09db      	lsrs	r3, r3, #7
 8005e86:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e8c:	d8f0      	bhi.n	8005e70 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	637a      	str	r2, [r7, #52]	@ 0x34
 8005e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	701a      	strb	r2, [r3, #0]
 8005e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ea8:	e00b      	b.n	8005ec2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb0:	1c59      	adds	r1, r3, #1
 8005eb2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005eb4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	701a      	strb	r2, [r3, #0]
 8005ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ebe:	09db      	lsrs	r3, r3, #7
 8005ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec4:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ec6:	d8f0      	bhi.n	8005eaa <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ece:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ed0:	b2d2      	uxtb	r2, r2
 8005ed2:	701a      	strb	r2, [r3, #0]
 8005ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	623b      	str	r3, [r7, #32]
 8005ee2:	e00b      	b.n	8005efc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	1c59      	adds	r1, r3, #1
 8005eec:	6279      	str	r1, [r7, #36]	@ 0x24
 8005eee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	09db      	lsrs	r3, r3, #7
 8005efa:	623b      	str	r3, [r7, #32]
 8005efc:	6a3b      	ldr	r3, [r7, #32]
 8005efe:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f00:	d8f0      	bhi.n	8005ee4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f04:	1c5a      	adds	r2, r3, #1
 8005f06:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f08:	6a3a      	ldr	r2, [r7, #32]
 8005f0a:	b2d2      	uxtb	r2, r2
 8005f0c:	701a      	strb	r2, [r3, #0]
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	61fb      	str	r3, [r7, #28]
 8005f16:	2300      	movs	r3, #0
 8005f18:	61bb      	str	r3, [r7, #24]
 8005f1a:	e00b      	b.n	8005f34 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	1c59      	adds	r1, r3, #1
 8005f24:	61f9      	str	r1, [r7, #28]
 8005f26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	09db      	lsrs	r3, r3, #7
 8005f32:	61bb      	str	r3, [r7, #24]
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f38:	d8f0      	bhi.n	8005f1c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	61fa      	str	r2, [r7, #28]
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005f4a:	2215      	movs	r2, #21
 8005f4c:	68f9      	ldr	r1, [r7, #12]
 8005f4e:	6938      	ldr	r0, [r7, #16]
 8005f50:	f7fe fee2 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f383 8811 	msr	BASEPRI, r3
}
 8005f5a:	bf00      	nop
 8005f5c:	3748      	adds	r7, #72	@ 0x48
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	2001435c 	.word	0x2001435c
 8005f68:	2001432c 	.word	0x2001432c

08005f6c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005f70:	4b07      	ldr	r3, [pc, #28]	@ (8005f90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f72:	6a1b      	ldr	r3, [r3, #32]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d008      	beq.n	8005f8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005f78:	4b05      	ldr	r3, [pc, #20]	@ (8005f90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d003      	beq.n	8005f8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005f82:	4b03      	ldr	r3, [pc, #12]	@ (8005f90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	4798      	blx	r3
  }
}
 8005f8a:	bf00      	nop
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	2001432c 	.word	0x2001432c

08005f94 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f9c:	f3ef 8311 	mrs	r3, BASEPRI
 8005fa0:	f04f 0120 	mov.w	r1, #32
 8005fa4:	f381 8811 	msr	BASEPRI, r1
 8005fa8:	617b      	str	r3, [r7, #20]
 8005faa:	480b      	ldr	r0, [pc, #44]	@ (8005fd8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005fac:	f7fe fdc3 	bl	8004b36 <_PreparePacket>
 8005fb0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005fb2:	2280      	movs	r2, #128	@ 0x80
 8005fb4:	6879      	ldr	r1, [r7, #4]
 8005fb6:	6938      	ldr	r0, [r7, #16]
 8005fb8:	f7fe fd70 	bl	8004a9c <_EncodeStr>
 8005fbc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005fbe:	220e      	movs	r2, #14
 8005fc0:	68f9      	ldr	r1, [r7, #12]
 8005fc2:	6938      	ldr	r0, [r7, #16]
 8005fc4:	f7fe fea8 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f383 8811 	msr	BASEPRI, r3
}
 8005fce:	bf00      	nop
 8005fd0:	3718      	adds	r7, #24
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	2001435c 	.word	0x2001435c

08005fdc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005fdc:	b590      	push	{r4, r7, lr}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005fe2:	4b15      	ldr	r3, [pc, #84]	@ (8006038 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d01a      	beq.n	8006020 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8005fea:	4b13      	ldr	r3, [pc, #76]	@ (8006038 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d015      	beq.n	8006020 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005ff4:	4b10      	ldr	r3, [pc, #64]	@ (8006038 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4798      	blx	r3
 8005ffc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006000:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006002:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006006:	f04f 0200 	mov.w	r2, #0
 800600a:	f04f 0300 	mov.w	r3, #0
 800600e:	000a      	movs	r2, r1
 8006010:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006012:	4613      	mov	r3, r2
 8006014:	461a      	mov	r2, r3
 8006016:	4621      	mov	r1, r4
 8006018:	200d      	movs	r0, #13
 800601a:	f7ff fbad 	bl	8005778 <SEGGER_SYSVIEW_RecordU32x2>
 800601e:	e006      	b.n	800602e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006020:	4b06      	ldr	r3, [pc, #24]	@ (800603c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4619      	mov	r1, r3
 8006026:	200c      	movs	r0, #12
 8006028:	f7ff fb6a 	bl	8005700 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	bd90      	pop	{r4, r7, pc}
 8006036:	bf00      	nop
 8006038:	2001432c 	.word	0x2001432c
 800603c:	e0001004 	.word	0xe0001004

08006040 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006046:	f3ef 8311 	mrs	r3, BASEPRI
 800604a:	f04f 0120 	mov.w	r1, #32
 800604e:	f381 8811 	msr	BASEPRI, r1
 8006052:	60fb      	str	r3, [r7, #12]
 8006054:	4819      	ldr	r0, [pc, #100]	@ (80060bc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006056:	f7fe fd6e 	bl	8004b36 <_PreparePacket>
 800605a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006060:	4b17      	ldr	r3, [pc, #92]	@ (80060c0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006068:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	613b      	str	r3, [r7, #16]
 8006072:	e00b      	b.n	800608c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	b2da      	uxtb	r2, r3
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	1c59      	adds	r1, r3, #1
 800607c:	6179      	str	r1, [r7, #20]
 800607e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006082:	b2d2      	uxtb	r2, r2
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	09db      	lsrs	r3, r3, #7
 800608a:	613b      	str	r3, [r7, #16]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006090:	d8f0      	bhi.n	8006074 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	1c5a      	adds	r2, r3, #1
 8006096:	617a      	str	r2, [r7, #20]
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	b2d2      	uxtb	r2, r2
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80060a2:	2202      	movs	r2, #2
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	68b8      	ldr	r0, [r7, #8]
 80060a8:	f7fe fe36 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f383 8811 	msr	BASEPRI, r3
}
 80060b2:	bf00      	nop
 80060b4:	3718      	adds	r7, #24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	2001435c 	.word	0x2001435c
 80060c0:	e000ed04 	.word	0xe000ed04

080060c4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80060ca:	f3ef 8311 	mrs	r3, BASEPRI
 80060ce:	f04f 0120 	mov.w	r1, #32
 80060d2:	f381 8811 	msr	BASEPRI, r1
 80060d6:	607b      	str	r3, [r7, #4]
 80060d8:	4807      	ldr	r0, [pc, #28]	@ (80060f8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80060da:	f7fe fd2c 	bl	8004b36 <_PreparePacket>
 80060de:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80060e0:	2203      	movs	r2, #3
 80060e2:	6839      	ldr	r1, [r7, #0]
 80060e4:	6838      	ldr	r0, [r7, #0]
 80060e6:	f7fe fe17 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f383 8811 	msr	BASEPRI, r3
}
 80060f0:	bf00      	nop
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	2001435c 	.word	0x2001435c

080060fc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006102:	f3ef 8311 	mrs	r3, BASEPRI
 8006106:	f04f 0120 	mov.w	r1, #32
 800610a:	f381 8811 	msr	BASEPRI, r1
 800610e:	607b      	str	r3, [r7, #4]
 8006110:	4807      	ldr	r0, [pc, #28]	@ (8006130 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006112:	f7fe fd10 	bl	8004b36 <_PreparePacket>
 8006116:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006118:	2212      	movs	r2, #18
 800611a:	6839      	ldr	r1, [r7, #0]
 800611c:	6838      	ldr	r0, [r7, #0]
 800611e:	f7fe fdfb 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f383 8811 	msr	BASEPRI, r3
}
 8006128:	bf00      	nop
 800612a:	3708      	adds	r7, #8
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	2001435c 	.word	0x2001435c

08006134 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800613a:	f3ef 8311 	mrs	r3, BASEPRI
 800613e:	f04f 0120 	mov.w	r1, #32
 8006142:	f381 8811 	msr	BASEPRI, r1
 8006146:	607b      	str	r3, [r7, #4]
 8006148:	4807      	ldr	r0, [pc, #28]	@ (8006168 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800614a:	f7fe fcf4 	bl	8004b36 <_PreparePacket>
 800614e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006150:	2211      	movs	r2, #17
 8006152:	6839      	ldr	r1, [r7, #0]
 8006154:	6838      	ldr	r0, [r7, #0]
 8006156:	f7fe fddf 	bl	8004d18 <_SendPacket>
  RECORD_END();
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f383 8811 	msr	BASEPRI, r3
}
 8006160:	bf00      	nop
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	2001435c 	.word	0x2001435c

0800616c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006174:	f3ef 8311 	mrs	r3, BASEPRI
 8006178:	f04f 0120 	mov.w	r1, #32
 800617c:	f381 8811 	msr	BASEPRI, r1
 8006180:	617b      	str	r3, [r7, #20]
 8006182:	4819      	ldr	r0, [pc, #100]	@ (80061e8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006184:	f7fe fcd7 	bl	8004b36 <_PreparePacket>
 8006188:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800618e:	4b17      	ldr	r3, [pc, #92]	@ (80061ec <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	61fb      	str	r3, [r7, #28]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e00b      	b.n	80061ba <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	b2da      	uxtb	r2, r3
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	1c59      	adds	r1, r3, #1
 80061aa:	61f9      	str	r1, [r7, #28]
 80061ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061b0:	b2d2      	uxtb	r2, r2
 80061b2:	701a      	strb	r2, [r3, #0]
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	09db      	lsrs	r3, r3, #7
 80061b8:	61bb      	str	r3, [r7, #24]
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80061be:	d8f0      	bhi.n	80061a2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	1c5a      	adds	r2, r3, #1
 80061c4:	61fa      	str	r2, [r7, #28]
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	701a      	strb	r2, [r3, #0]
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80061d0:	2208      	movs	r2, #8
 80061d2:	68f9      	ldr	r1, [r7, #12]
 80061d4:	6938      	ldr	r0, [r7, #16]
 80061d6:	f7fe fd9f 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f383 8811 	msr	BASEPRI, r3
}
 80061e0:	bf00      	nop
 80061e2:	3720      	adds	r7, #32
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	2001435c 	.word	0x2001435c
 80061ec:	2001432c 	.word	0x2001432c

080061f0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b088      	sub	sp, #32
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80061f8:	f3ef 8311 	mrs	r3, BASEPRI
 80061fc:	f04f 0120 	mov.w	r1, #32
 8006200:	f381 8811 	msr	BASEPRI, r1
 8006204:	617b      	str	r3, [r7, #20]
 8006206:	4819      	ldr	r0, [pc, #100]	@ (800626c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006208:	f7fe fc95 	bl	8004b36 <_PreparePacket>
 800620c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006212:	4b17      	ldr	r3, [pc, #92]	@ (8006270 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	61fb      	str	r3, [r7, #28]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	61bb      	str	r3, [r7, #24]
 8006224:	e00b      	b.n	800623e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	b2da      	uxtb	r2, r3
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	1c59      	adds	r1, r3, #1
 800622e:	61f9      	str	r1, [r7, #28]
 8006230:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	09db      	lsrs	r3, r3, #7
 800623c:	61bb      	str	r3, [r7, #24]
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	2b7f      	cmp	r3, #127	@ 0x7f
 8006242:	d8f0      	bhi.n	8006226 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	61fa      	str	r2, [r7, #28]
 800624a:	69ba      	ldr	r2, [r7, #24]
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	701a      	strb	r2, [r3, #0]
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006254:	2204      	movs	r2, #4
 8006256:	68f9      	ldr	r1, [r7, #12]
 8006258:	6938      	ldr	r0, [r7, #16]
 800625a:	f7fe fd5d 	bl	8004d18 <_SendPacket>
  RECORD_END();
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f383 8811 	msr	BASEPRI, r3
}
 8006264:	bf00      	nop
 8006266:	3720      	adds	r7, #32
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	2001435c 	.word	0x2001435c
 8006270:	2001432c 	.word	0x2001432c

08006274 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006274:	b580      	push	{r7, lr}
 8006276:	b088      	sub	sp, #32
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800627c:	f3ef 8311 	mrs	r3, BASEPRI
 8006280:	f04f 0120 	mov.w	r1, #32
 8006284:	f381 8811 	msr	BASEPRI, r1
 8006288:	617b      	str	r3, [r7, #20]
 800628a:	4819      	ldr	r0, [pc, #100]	@ (80062f0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800628c:	f7fe fc53 	bl	8004b36 <_PreparePacket>
 8006290:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006296:	4b17      	ldr	r3, [pc, #92]	@ (80062f4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	61fb      	str	r3, [r7, #28]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	61bb      	str	r3, [r7, #24]
 80062a8:	e00b      	b.n	80062c2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	1c59      	adds	r1, r3, #1
 80062b2:	61f9      	str	r1, [r7, #28]
 80062b4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	09db      	lsrs	r3, r3, #7
 80062c0:	61bb      	str	r3, [r7, #24]
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80062c6:	d8f0      	bhi.n	80062aa <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	61fa      	str	r2, [r7, #28]
 80062ce:	69ba      	ldr	r2, [r7, #24]
 80062d0:	b2d2      	uxtb	r2, r2
 80062d2:	701a      	strb	r2, [r3, #0]
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80062d8:	2206      	movs	r2, #6
 80062da:	68f9      	ldr	r1, [r7, #12]
 80062dc:	6938      	ldr	r0, [r7, #16]
 80062de:	f7fe fd1b 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f383 8811 	msr	BASEPRI, r3
}
 80062e8:	bf00      	nop
 80062ea:	3720      	adds	r7, #32
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	2001435c 	.word	0x2001435c
 80062f4:	2001432c 	.word	0x2001432c

080062f8 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006302:	f3ef 8311 	mrs	r3, BASEPRI
 8006306:	f04f 0120 	mov.w	r1, #32
 800630a:	f381 8811 	msr	BASEPRI, r1
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	4827      	ldr	r0, [pc, #156]	@ (80063b0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006312:	f7fe fc10 	bl	8004b36 <_PreparePacket>
 8006316:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800631c:	4b25      	ldr	r3, [pc, #148]	@ (80063b4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	627b      	str	r3, [r7, #36]	@ 0x24
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	623b      	str	r3, [r7, #32]
 800632e:	e00b      	b.n	8006348 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006330:	6a3b      	ldr	r3, [r7, #32]
 8006332:	b2da      	uxtb	r2, r3
 8006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006336:	1c59      	adds	r1, r3, #1
 8006338:	6279      	str	r1, [r7, #36]	@ 0x24
 800633a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	701a      	strb	r2, [r3, #0]
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	09db      	lsrs	r3, r3, #7
 8006346:	623b      	str	r3, [r7, #32]
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	2b7f      	cmp	r3, #127	@ 0x7f
 800634c:	d8f0      	bhi.n	8006330 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	627a      	str	r2, [r7, #36]	@ 0x24
 8006354:	6a3a      	ldr	r2, [r7, #32]
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	701a      	strb	r2, [r3, #0]
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	61fb      	str	r3, [r7, #28]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	61bb      	str	r3, [r7, #24]
 8006366:	e00b      	b.n	8006380 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	b2da      	uxtb	r2, r3
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	1c59      	adds	r1, r3, #1
 8006370:	61f9      	str	r1, [r7, #28]
 8006372:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006376:	b2d2      	uxtb	r2, r2
 8006378:	701a      	strb	r2, [r3, #0]
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	09db      	lsrs	r3, r3, #7
 800637e:	61bb      	str	r3, [r7, #24]
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	2b7f      	cmp	r3, #127	@ 0x7f
 8006384:	d8f0      	bhi.n	8006368 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	1c5a      	adds	r2, r3, #1
 800638a:	61fa      	str	r2, [r7, #28]
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	b2d2      	uxtb	r2, r2
 8006390:	701a      	strb	r2, [r3, #0]
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006396:	2207      	movs	r2, #7
 8006398:	68f9      	ldr	r1, [r7, #12]
 800639a:	6938      	ldr	r0, [r7, #16]
 800639c:	f7fe fcbc 	bl	8004d18 <_SendPacket>
  RECORD_END();
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f383 8811 	msr	BASEPRI, r3
}
 80063a6:	bf00      	nop
 80063a8:	3728      	adds	r7, #40	@ 0x28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	2001435c 	.word	0x2001435c
 80063b4:	2001432c 	.word	0x2001432c

080063b8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80063c0:	4b04      	ldr	r3, [pc, #16]	@ (80063d4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	1ad3      	subs	r3, r2, r3
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	2001432c 	.word	0x2001432c

080063d8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08c      	sub	sp, #48	@ 0x30
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80063e2:	4b3b      	ldr	r3, [pc, #236]	@ (80064d0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d06d      	beq.n	80064c6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80063ea:	4b39      	ldr	r3, [pc, #228]	@ (80064d0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 80063f0:	2300      	movs	r3, #0
 80063f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063f4:	e008      	b.n	8006408 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80063f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 80063fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d007      	beq.n	8006412 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006404:	3301      	adds	r3, #1
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006408:	79fb      	ldrb	r3, [r7, #7]
 800640a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800640c:	429a      	cmp	r2, r3
 800640e:	d3f2      	bcc.n	80063f6 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006410:	e000      	b.n	8006414 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006412:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006416:	2b00      	cmp	r3, #0
 8006418:	d055      	beq.n	80064c6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800641a:	f3ef 8311 	mrs	r3, BASEPRI
 800641e:	f04f 0120 	mov.w	r1, #32
 8006422:	f381 8811 	msr	BASEPRI, r1
 8006426:	617b      	str	r3, [r7, #20]
 8006428:	482a      	ldr	r0, [pc, #168]	@ (80064d4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800642a:	f7fe fb84 	bl	8004b36 <_PreparePacket>
 800642e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	627b      	str	r3, [r7, #36]	@ 0x24
 8006438:	79fb      	ldrb	r3, [r7, #7]
 800643a:	623b      	str	r3, [r7, #32]
 800643c:	e00b      	b.n	8006456 <SEGGER_SYSVIEW_SendModule+0x7e>
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	b2da      	uxtb	r2, r3
 8006442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006444:	1c59      	adds	r1, r3, #1
 8006446:	6279      	str	r1, [r7, #36]	@ 0x24
 8006448:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800644c:	b2d2      	uxtb	r2, r2
 800644e:	701a      	strb	r2, [r3, #0]
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	09db      	lsrs	r3, r3, #7
 8006454:	623b      	str	r3, [r7, #32]
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	2b7f      	cmp	r3, #127	@ 0x7f
 800645a:	d8f0      	bhi.n	800643e <SEGGER_SYSVIEW_SendModule+0x66>
 800645c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	627a      	str	r2, [r7, #36]	@ 0x24
 8006462:	6a3a      	ldr	r2, [r7, #32]
 8006464:	b2d2      	uxtb	r2, r2
 8006466:	701a      	strb	r2, [r3, #0]
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	61fb      	str	r3, [r7, #28]
 8006470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	61bb      	str	r3, [r7, #24]
 8006476:	e00b      	b.n	8006490 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	b2da      	uxtb	r2, r3
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	1c59      	adds	r1, r3, #1
 8006480:	61f9      	str	r1, [r7, #28]
 8006482:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006486:	b2d2      	uxtb	r2, r2
 8006488:	701a      	strb	r2, [r3, #0]
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	09db      	lsrs	r3, r3, #7
 800648e:	61bb      	str	r3, [r7, #24]
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	2b7f      	cmp	r3, #127	@ 0x7f
 8006494:	d8f0      	bhi.n	8006478 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	61fa      	str	r2, [r7, #28]
 800649c:	69ba      	ldr	r2, [r7, #24]
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2280      	movs	r2, #128	@ 0x80
 80064ac:	4619      	mov	r1, r3
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f7fe faf4 	bl	8004a9c <_EncodeStr>
 80064b4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80064b6:	2216      	movs	r2, #22
 80064b8:	68f9      	ldr	r1, [r7, #12]
 80064ba:	6938      	ldr	r0, [r7, #16]
 80064bc:	f7fe fc2c 	bl	8004d18 <_SendPacket>
      RECORD_END();
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80064c6:	bf00      	nop
 80064c8:	3730      	adds	r7, #48	@ 0x30
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	20014354 	.word	0x20014354
 80064d4:	2001435c 	.word	0x2001435c

080064d8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80064de:	4b0c      	ldr	r3, [pc, #48]	@ (8006510 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00f      	beq.n	8006506 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80064e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1f2      	bne.n	80064ec <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006506:	bf00      	nop
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	20014354 	.word	0x20014354

08006514 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800651a:	f3ef 8311 	mrs	r3, BASEPRI
 800651e:	f04f 0120 	mov.w	r1, #32
 8006522:	f381 8811 	msr	BASEPRI, r1
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	4817      	ldr	r0, [pc, #92]	@ (8006588 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800652a:	f7fe fb04 	bl	8004b36 <_PreparePacket>
 800652e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	4b14      	ldr	r3, [pc, #80]	@ (800658c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	e00b      	b.n	8006558 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	b2da      	uxtb	r2, r3
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	1c59      	adds	r1, r3, #1
 8006548:	6179      	str	r1, [r7, #20]
 800654a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800654e:	b2d2      	uxtb	r2, r2
 8006550:	701a      	strb	r2, [r3, #0]
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	09db      	lsrs	r3, r3, #7
 8006556:	613b      	str	r3, [r7, #16]
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	2b7f      	cmp	r3, #127	@ 0x7f
 800655c:	d8f0      	bhi.n	8006540 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	617a      	str	r2, [r7, #20]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	b2d2      	uxtb	r2, r2
 8006568:	701a      	strb	r2, [r3, #0]
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800656e:	221b      	movs	r2, #27
 8006570:	6879      	ldr	r1, [r7, #4]
 8006572:	68b8      	ldr	r0, [r7, #8]
 8006574:	f7fe fbd0 	bl	8004d18 <_SendPacket>
  RECORD_END();
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f383 8811 	msr	BASEPRI, r3
}
 800657e:	bf00      	nop
 8006580:	3718      	adds	r7, #24
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	2001435c 	.word	0x2001435c
 800658c:	20014358 	.word	0x20014358

08006590 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006590:	b40f      	push	{r0, r1, r2, r3}
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006598:	f107 0314 	add.w	r3, r7, #20
 800659c:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800659e:	1d3b      	adds	r3, r7, #4
 80065a0:	461a      	mov	r2, r3
 80065a2:	2100      	movs	r1, #0
 80065a4:	6938      	ldr	r0, [r7, #16]
 80065a6:	f7fe fe41 	bl	800522c <_VPrintTarget>
  va_end(ParamList);
}
 80065aa:	bf00      	nop
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065b4:	b004      	add	sp, #16
 80065b6:	4770      	bx	lr

080065b8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08a      	sub	sp, #40	@ 0x28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80065c0:	f3ef 8311 	mrs	r3, BASEPRI
 80065c4:	f04f 0120 	mov.w	r1, #32
 80065c8:	f381 8811 	msr	BASEPRI, r1
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	4827      	ldr	r0, [pc, #156]	@ (800666c <SEGGER_SYSVIEW_Warn+0xb4>)
 80065d0:	f7fe fab1 	bl	8004b36 <_PreparePacket>
 80065d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80065d6:	2280      	movs	r2, #128	@ 0x80
 80065d8:	6879      	ldr	r1, [r7, #4]
 80065da:	6938      	ldr	r0, [r7, #16]
 80065dc:	f7fe fa5e 	bl	8004a9c <_EncodeStr>
 80065e0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e6:	2301      	movs	r3, #1
 80065e8:	623b      	str	r3, [r7, #32]
 80065ea:	e00b      	b.n	8006604 <SEGGER_SYSVIEW_Warn+0x4c>
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f2:	1c59      	adds	r1, r3, #1
 80065f4:	6279      	str	r1, [r7, #36]	@ 0x24
 80065f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065fa:	b2d2      	uxtb	r2, r2
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	6a3b      	ldr	r3, [r7, #32]
 8006600:	09db      	lsrs	r3, r3, #7
 8006602:	623b      	str	r3, [r7, #32]
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	2b7f      	cmp	r3, #127	@ 0x7f
 8006608:	d8f0      	bhi.n	80065ec <SEGGER_SYSVIEW_Warn+0x34>
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	1c5a      	adds	r2, r3, #1
 800660e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006610:	6a3a      	ldr	r2, [r7, #32]
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	701a      	strb	r2, [r3, #0]
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	61fb      	str	r3, [r7, #28]
 800661e:	2300      	movs	r3, #0
 8006620:	61bb      	str	r3, [r7, #24]
 8006622:	e00b      	b.n	800663c <SEGGER_SYSVIEW_Warn+0x84>
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	b2da      	uxtb	r2, r3
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	1c59      	adds	r1, r3, #1
 800662c:	61f9      	str	r1, [r7, #28]
 800662e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006632:	b2d2      	uxtb	r2, r2
 8006634:	701a      	strb	r2, [r3, #0]
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	09db      	lsrs	r3, r3, #7
 800663a:	61bb      	str	r3, [r7, #24]
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006640:	d8f0      	bhi.n	8006624 <SEGGER_SYSVIEW_Warn+0x6c>
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	1c5a      	adds	r2, r3, #1
 8006646:	61fa      	str	r2, [r7, #28]
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	b2d2      	uxtb	r2, r2
 800664c:	701a      	strb	r2, [r3, #0]
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006652:	221a      	movs	r2, #26
 8006654:	68f9      	ldr	r1, [r7, #12]
 8006656:	6938      	ldr	r0, [r7, #16]
 8006658:	f7fe fb5e 	bl	8004d18 <_SendPacket>
  RECORD_END();
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f383 8811 	msr	BASEPRI, r3
}
 8006662:	bf00      	nop
 8006664:	3728      	adds	r7, #40	@ 0x28
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	2001435c 	.word	0x2001435c

08006670 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006674:	4b13      	ldr	r3, [pc, #76]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006676:	7e1b      	ldrb	r3, [r3, #24]
 8006678:	4619      	mov	r1, r3
 800667a:	4a13      	ldr	r2, [pc, #76]	@ (80066c8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800667c:	460b      	mov	r3, r1
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	440b      	add	r3, r1
 8006682:	00db      	lsls	r3, r3, #3
 8006684:	4413      	add	r3, r2
 8006686:	336c      	adds	r3, #108	@ 0x6c
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	4b0e      	ldr	r3, [pc, #56]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800668c:	7e1b      	ldrb	r3, [r3, #24]
 800668e:	4618      	mov	r0, r3
 8006690:	490d      	ldr	r1, [pc, #52]	@ (80066c8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006692:	4603      	mov	r3, r0
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	4403      	add	r3, r0
 8006698:	00db      	lsls	r3, r3, #3
 800669a:	440b      	add	r3, r1
 800669c:	3370      	adds	r3, #112	@ 0x70
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d00b      	beq.n	80066bc <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80066a4:	4b07      	ldr	r3, [pc, #28]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80066a6:	789b      	ldrb	r3, [r3, #2]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d107      	bne.n	80066bc <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80066ac:	4b05      	ldr	r3, [pc, #20]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80066ae:	2201      	movs	r2, #1
 80066b0:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80066b2:	f7fe fa4d 	bl	8004b50 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80066b6:	4b03      	ldr	r3, [pc, #12]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80066bc:	4b01      	ldr	r3, [pc, #4]	@ (80066c4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80066be:	781b      	ldrb	r3, [r3, #0]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	2001432c 	.word	0x2001432c
 80066c8:	20012e6c 	.word	0x20012e6c

080066cc <memcmp>:
 80066cc:	b510      	push	{r4, lr}
 80066ce:	3901      	subs	r1, #1
 80066d0:	4402      	add	r2, r0
 80066d2:	4290      	cmp	r0, r2
 80066d4:	d101      	bne.n	80066da <memcmp+0xe>
 80066d6:	2000      	movs	r0, #0
 80066d8:	e005      	b.n	80066e6 <memcmp+0x1a>
 80066da:	7803      	ldrb	r3, [r0, #0]
 80066dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d001      	beq.n	80066e8 <memcmp+0x1c>
 80066e4:	1b18      	subs	r0, r3, r4
 80066e6:	bd10      	pop	{r4, pc}
 80066e8:	3001      	adds	r0, #1
 80066ea:	e7f2      	b.n	80066d2 <memcmp+0x6>

080066ec <memset>:
 80066ec:	4402      	add	r2, r0
 80066ee:	4603      	mov	r3, r0
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d100      	bne.n	80066f6 <memset+0xa>
 80066f4:	4770      	bx	lr
 80066f6:	f803 1b01 	strb.w	r1, [r3], #1
 80066fa:	e7f9      	b.n	80066f0 <memset+0x4>

080066fc <__libc_init_array>:
 80066fc:	b570      	push	{r4, r5, r6, lr}
 80066fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006734 <__libc_init_array+0x38>)
 8006700:	4c0d      	ldr	r4, [pc, #52]	@ (8006738 <__libc_init_array+0x3c>)
 8006702:	1b64      	subs	r4, r4, r5
 8006704:	10a4      	asrs	r4, r4, #2
 8006706:	2600      	movs	r6, #0
 8006708:	42a6      	cmp	r6, r4
 800670a:	d109      	bne.n	8006720 <__libc_init_array+0x24>
 800670c:	4d0b      	ldr	r5, [pc, #44]	@ (800673c <__libc_init_array+0x40>)
 800670e:	4c0c      	ldr	r4, [pc, #48]	@ (8006740 <__libc_init_array+0x44>)
 8006710:	f000 f826 	bl	8006760 <_init>
 8006714:	1b64      	subs	r4, r4, r5
 8006716:	10a4      	asrs	r4, r4, #2
 8006718:	2600      	movs	r6, #0
 800671a:	42a6      	cmp	r6, r4
 800671c:	d105      	bne.n	800672a <__libc_init_array+0x2e>
 800671e:	bd70      	pop	{r4, r5, r6, pc}
 8006720:	f855 3b04 	ldr.w	r3, [r5], #4
 8006724:	4798      	blx	r3
 8006726:	3601      	adds	r6, #1
 8006728:	e7ee      	b.n	8006708 <__libc_init_array+0xc>
 800672a:	f855 3b04 	ldr.w	r3, [r5], #4
 800672e:	4798      	blx	r3
 8006730:	3601      	adds	r6, #1
 8006732:	e7f2      	b.n	800671a <__libc_init_array+0x1e>
 8006734:	08006950 	.word	0x08006950
 8006738:	08006950 	.word	0x08006950
 800673c:	08006950 	.word	0x08006950
 8006740:	08006954 	.word	0x08006954

08006744 <memcpy>:
 8006744:	440a      	add	r2, r1
 8006746:	4291      	cmp	r1, r2
 8006748:	f100 33ff 	add.w	r3, r0, #4294967295
 800674c:	d100      	bne.n	8006750 <memcpy+0xc>
 800674e:	4770      	bx	lr
 8006750:	b510      	push	{r4, lr}
 8006752:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800675a:	4291      	cmp	r1, r2
 800675c:	d1f9      	bne.n	8006752 <memcpy+0xe>
 800675e:	bd10      	pop	{r4, pc}

08006760 <_init>:
 8006760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006762:	bf00      	nop
 8006764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006766:	bc08      	pop	{r3}
 8006768:	469e      	mov	lr, r3
 800676a:	4770      	bx	lr

0800676c <_fini>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	bf00      	nop
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr
