
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.469 ; gain = 2.020 ; free physical = 314160 ; free virtual = 397237
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4" "*.svh"]] 
# }
# synth_design -top wrapper_multi_enc_decx2x4 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wrapper_multi_enc_decx2x4 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5096
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 312809 ; free virtual = 395964
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_multi_enc_decx2x4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/wrapper_multi_enc_decx2x4.v:8]
INFO: [Synth 8-6157] synthesizing module 'multi_enc_decx2x4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/multi_enc_decx2x4.v:9]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/topenc_decx2.v:2]
INFO: [Synth 8-6157] synthesizing module 'encoder128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder128' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/decoder.v:1]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/decoder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder128' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/topenc_decx2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multi_enc_decx2x4' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/multi_enc_decx2x4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_multi_enc_decx2x4' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/wrapper_multi_enc_decx2x4.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 309512 ; free virtual = 392689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 308086 ; free virtual = 391263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307958 ; free virtual = 391135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307569 ; free virtual = 390759
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 6     
	                7 Bit    Registers := 6     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 5     
	 129 Input    7 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307908 ; free virtual = 391130
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307914 ; free virtual = 391136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307259 ; free virtual = 390544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308008 ; free virtual = 391246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308002 ; free virtual = 391240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308043 ; free virtual = 391281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308056 ; free virtual = 391294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308058 ; free virtual = 391295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308055 ; free virtual = 391293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |   586|
|3     |LUT3  |   602|
|4     |LUT4  |    72|
|5     |LUT5  |   260|
|6     |LUT6  |  1010|
|7     |MUXF7 |   128|
|8     |FDRE  |   810|
|9     |IBUF  |   132|
|10    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  3729|
|2     |  nolabel_line70 |multi_enc_decx2x4 |  3468|
|3     |    top_0        |top               |  1148|
|4     |      U01        |encoder128_8      |   220|
|5     |      U011       |encoder128_9      |   220|
|6     |      U02        |decoder128_10     |   132|
|7     |      U021       |decoder128_11     |    36|
|8     |    top_1        |top_0             |  1272|
|9     |      U01        |encoder128_4      |   220|
|10    |      U011       |encoder128_5      |   220|
|11    |      U02        |decoder128_6      |    32|
|12    |      U021       |decoder128_7      |   132|
|13    |    top_2        |top_1             |  1048|
|14    |      U01        |encoder128        |   220|
|15    |      U011       |encoder128_2      |   220|
|16    |      U02        |decoder128        |    36|
|17    |      U021       |decoder128_3      |    32|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308049 ; free virtual = 391287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308055 ; free virtual = 391293
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308053 ; free virtual = 391291
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 306828 ; free virtual = 390066
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 307239 ; free virtual = 390491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: df291307
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 307377 ; free virtual = 390628
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/util_temp_wrapper_multi_enc_decx2x4_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/timing_temp_wrapper_multi_enc_decx2x4_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2982.250 ; gain = 107.672 ; free physical = 314645 ; free virtual = 397860
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/power_temp_wrapper_multi_enc_decx2x4_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_multi_enc_decx2x4/power_temp_wrapper_multi_enc_decx2x4_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:50:51 2022...
real 81.57
user 90.60
sys 5.66
