###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:38 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   5.000
= Required Time                 4.879
- Arrival Time                  4.195
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    1.800 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.040 | 0.140 |   1.256 |    1.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.084 | 0.083 |   1.339 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.236 | 0.145 |   1.484 |    2.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.252 | 0.240 |   1.724 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX2   | 0.133 | 0.126 |   1.849 |    2.534 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.220 | 0.145 |   1.995 |    2.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.164 | 0.162 |   2.157 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.233 | 0.192 |   2.349 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.657 | 0.517 |   2.866 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.280 | 0.385 |   3.252 |    3.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.387 | 0.374 |   3.625 |    4.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20                      | B ^ -> Y v     | XOR2X1  | 0.178 | 0.274 |   3.899 |    4.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19                      | B v -> Y ^     | NAND2X1 | 0.137 | 0.140 |   4.040 |    4.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18                      | B ^ -> Y v     | NOR2X1  | 0.174 | 0.155 |   4.195 |    4.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg          | D v            | DFFSR   | 0.174 | 0.001 |   4.195 |    4.879 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -0.684 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.684 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.308
+ Phase Shift                   5.000
= Required Time                 3.692
- Arrival Time                  2.961
= Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.847 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    2.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_106_0        | B v -> Y v     | AND2X2   | 0.133 | 0.425 |   2.550 |    3.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | C v -> Y ^     | AOI21X1  | 0.181 | 0.103 |   2.653 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | B ^ -> Y ^     | AND2X2   | 0.104 | 0.172 |   2.825 |    3.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.344 | 0.135 |   2.960 |    3.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.344 | 0.001 |   2.961 |    3.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.731 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.731 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.729
+ Phase Shift                   5.000
= Required Time                 4.271
- Arrival Time                  3.474
= Slack Time                    0.797
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.913 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.166 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.394 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.243 | 0.162 |   3.474 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.243 | 0.001 |   3.474 |    4.271 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.797 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.657
+ Phase Shift                   5.000
= Required Time                 4.343
- Arrival Time                  3.455
= Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.005 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.257 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.485 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.143 |   3.454 |    4.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.455 |    4.343 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.889 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.889 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.640
+ Phase Shift                   5.000
= Required Time                 4.360
- Arrival Time                  3.454
= Slack Time                    0.907
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.023 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.275 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.503 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.142 |   3.453 |    4.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.454 |    4.360 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.907 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.907 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.629
+ Phase Shift                   5.000
= Required Time                 4.371
- Arrival Time                  3.451
= Slack Time                    0.920
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.036 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.289 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.517 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.139 |   3.450 |    4.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   3.451 |    4.371 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.920 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.920 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.615
+ Phase Shift                   5.000
= Required Time                 4.385
- Arrival Time                  3.440
= Slack Time                    0.945
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.062 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.314 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.542 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.831 |    3.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.222 | 0.129 |   3.440 |    4.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.222 | 0.000 |   3.440 |    4.385 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.945 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.945 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.604
+ Phase Shift                   5.000
= Required Time                 4.396
- Arrival Time                  3.442
= Slack Time                    0.953
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.070 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.322 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.550 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.221 | 0.131 |   3.442 |    4.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.221 | 0.000 |   3.442 |    4.396 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.953 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.601
+ Phase Shift                   5.000
= Required Time                 4.399
- Arrival Time                  3.439
= Slack Time                    0.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.076 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.684 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.329 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.557 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.831 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.220 | 0.127 |   3.439 |    4.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.220 | 0.000 |   3.439 |    4.399 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.960 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.960 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.597
+ Phase Shift                   5.000
= Required Time                 4.403
- Arrival Time                  3.442
= Slack Time                    0.961
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.077 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.329 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.557 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.235 |   2.832 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.311 |    4.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.220 | 0.131 |   3.442 |    4.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.220 | 0.000 |   3.442 |    4.403 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.961 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.961 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.230
+ Phase Shift                   5.000
= Required Time                 3.770
- Arrival Time                  2.798
= Slack Time                    0.972
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.088 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.401 | 0.356 |   2.080 |    3.051 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_63_0           | B v -> Y v     | AND2X2   | 0.101 | 0.339 |   2.418 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_62_0           | C v -> Y ^     | AOI21X1  | 0.162 | 0.109 |   2.528 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | B ^ -> Y ^     | AND2X2   | 0.086 | 0.157 |   2.684 |    3.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.330 | 0.114 |   2.798 |    3.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.330 | 0.000 |   2.798 |    3.770 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.972 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.812
+ Phase Shift                   5.000
= Required Time                 4.188
- Arrival Time                  3.109
= Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.196 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.257 | 0.171 |   3.108 |    4.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.257 | 0.000 |   3.109 |    4.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.079 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.079 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.776
+ Phase Shift                   5.000
= Required Time                 4.224
- Arrival Time                  3.097
= Slack Time                    1.126
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.243 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.251 | 0.160 |   3.097 |    4.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.251 | 0.000 |   3.097 |    4.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.126 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.126 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.774
+ Phase Shift                   5.000
= Required Time                 4.226
- Arrival Time                  3.072
= Slack Time                    1.153
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.270 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.250 | 0.159 |   3.072 |    4.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.250 | 0.000 |   3.072 |    4.226 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.153 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.153 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.747
+ Phase Shift                   5.000
= Required Time                 4.253
- Arrival Time                  3.092
= Slack Time                    1.161
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.277 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.885 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.246 | 0.154 |   3.092 |    4.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.246 | 0.000 |   3.092 |    4.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.161 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.161 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.211
+ Phase Shift                   5.000
= Required Time                 4.789
- Arrival Time                  3.628
= Slack Time                    1.161
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    2.277 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.040 | 0.140 |   1.256 |    2.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.084 | 0.083 |   1.339 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.236 | 0.145 |   1.484 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.252 | 0.240 |   1.724 |    2.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX2   | 0.133 | 0.126 |   1.849 |    3.011 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.220 | 0.145 |   1.995 |    3.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.164 | 0.162 |   2.157 |    3.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.233 | 0.192 |   2.349 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.657 | 0.517 |   2.866 |    4.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.280 | 0.385 |   3.252 |    4.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.387 | 0.374 |   3.625 |    4.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | D ^            | DFFSR   | 0.387 | 0.002 |   3.628 |    4.789 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -1.161 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.161 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.744
+ Phase Shift                   5.000
= Required Time                 4.256
- Arrival Time                  3.092
= Slack Time                    1.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.281 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.888 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.245 | 0.154 |   3.091 |    4.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.245 | 0.000 |   3.092 |    4.256 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.164 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.164 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.761
+ Phase Shift                   5.000
= Required Time                 4.239
- Arrival Time                  3.069
= Slack Time                    1.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.286 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.893 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.248 | 0.156 |   3.069 |    4.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.248 | 0.000 |   3.069 |    4.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.169 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.776
+ Phase Shift                   5.000
= Required Time                 4.224
- Arrival Time                  3.053
= Slack Time                    1.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.287 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.895 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.251 | 0.162 |   3.052 |    4.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.251 | 0.001 |   3.053 |    4.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.171 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.171 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                   5.000
= Required Time                 4.264
- Arrival Time                  3.090
= Slack Time                    1.174
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.290 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.244 | 0.152 |   3.090 |    4.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.090 |    4.264 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.174 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.174 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                   5.000
= Required Time                 4.275
- Arrival Time                  3.076
= Slack Time                    1.198
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.315 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.139 |   3.076 |    4.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.242 | 0.000 |   3.076 |    4.275 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.198 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.198 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.738
+ Phase Shift                   5.000
= Required Time                 4.262
- Arrival Time                  3.064
= Slack Time                    1.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.315 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.244 | 0.150 |   3.063 |    4.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.064 |    4.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.199 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.199 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.720
+ Phase Shift                   5.000
= Required Time                 4.280
- Arrival Time                  3.081
= Slack Time                    1.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.316 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.923 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.144 |   3.081 |    4.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.081 |    4.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.199 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.199 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                   5.000
= Required Time                 4.261
- Arrival Time                  3.057
= Slack Time                    1.204
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.320 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.928 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.244 | 0.144 |   3.057 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.057 |    4.261 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.204 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.204 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.730
+ Phase Shift                   5.000
= Required Time                 4.270
- Arrival Time                  3.056
= Slack Time                    1.214
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.330 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.938 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.143 |   3.056 |    4.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.056 |    4.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.708
+ Phase Shift                   5.000
= Required Time                 4.292
- Arrival Time                  3.076
= Slack Time                    1.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.332 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.940 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.303 | 0.237 |   2.362 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   2.937 |    4.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.239 | 0.138 |   3.076 |    4.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.076 |    4.292 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.216 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.216 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.720
+ Phase Shift                   5.000
= Required Time                 4.280
- Arrival Time                  3.056
= Slack Time                    1.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.341 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.949 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.142 |   3.055 |    4.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.056 |    4.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.714
+ Phase Shift                   5.000
= Required Time                 4.286
- Arrival Time                  3.058
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.345 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.952 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.145 |   3.058 |    4.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.058 |    4.286 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.228 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.706
+ Phase Shift                   5.000
= Required Time                 4.294
- Arrival Time                  3.053
= Slack Time                    1.241
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.357 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.279 | 0.216 |   2.341 |    3.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   2.913 |    4.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.140 |   3.053 |    4.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.238 | 0.000 |   3.053 |    4.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.241 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.241 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.707
+ Phase Shift                   5.000
= Required Time                 4.293
- Arrival Time                  3.040
= Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.370 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.977 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.239 | 0.149 |   3.039 |    4.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.040 |    4.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   5.000
= Required Time                 4.629
- Arrival Time                  3.369
= Slack Time                    1.260
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.376 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.628 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.856 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B v -> Y ^     | MUX2X1   | 0.179 | 0.162 |   3.368 |    4.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   3.369 |    4.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.260 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.694
+ Phase Shift                   5.000
= Required Time                 4.306
- Arrival Time                  3.037
= Slack Time                    1.269
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.385 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.146 |   3.036 |    4.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.037 |    4.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   5.000
= Required Time                 4.634
- Arrival Time                  3.364
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.386 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    2.994 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.638 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.866 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.157 |   3.364 |    4.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.364 |    4.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.270 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 4.639
- Arrival Time                  3.355
= Slack Time                    1.284
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.400 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.008 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.653 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.880 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B v -> Y ^     | MUX2X1   | 0.160 | 0.148 |   3.355 |    4.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.160 | 0.000 |   3.355 |    4.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.284 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 4.638
- Arrival Time                  3.353
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.401 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.009 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.654 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.881 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B v -> Y ^     | MUX2X1   | 0.161 | 0.147 |   3.353 |    4.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   3.353 |    4.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.285 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 4.638
- Arrival Time                  3.353
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.401 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.009 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.654 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.882 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B v -> Y ^     | MUX2X1   | 0.162 | 0.146 |   3.352 |    4.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.353 |    4.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.285 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 4.638
- Arrival Time                  3.353
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.401 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.009 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.654 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.882 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B v -> Y ^     | MUX2X1   | 0.162 | 0.146 |   3.352 |    4.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.353 |    4.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.285 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 4.639
- Arrival Time                  3.353
= Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.402 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.655 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.883 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B v -> Y ^     | MUX2X1   | 0.159 | 0.146 |   3.353 |    4.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.353 |    4.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.286 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.286 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   5.000
= Required Time                 4.640
- Arrival Time                  3.348
= Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.407 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.015 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.234 | 0.244 |   2.369 |    3.660 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.239 | 0.228 |   2.597 |    3.888 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.135 | 0.250 |   2.846 |    4.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.257 | 0.360 |   3.206 |    4.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B v -> Y ^     | MUX2X1   | 0.159 | 0.142 |   3.348 |    4.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.348 |    4.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.291 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.291 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.664
+ Phase Shift                   5.000
= Required Time                 4.336
- Arrival Time                  3.029
= Slack Time                    1.307
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.423 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.031 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.231 | 0.139 |   3.029 |    4.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.029 |    4.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.307 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.655
+ Phase Shift                   5.000
= Required Time                 4.345
- Arrival Time                  3.023
= Slack Time                    1.323
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.439 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.229 | 0.133 |   3.023 |    4.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.023 |    4.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.323 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.323 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.650
+ Phase Shift                   5.000
= Required Time                 4.350
- Arrival Time                  3.026
= Slack Time                    1.324
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.441 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.048 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.229 | 0.135 |   3.026 |    4.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.026 |    4.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.324 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.648
+ Phase Shift                   5.000
= Required Time                 4.352
- Arrival Time                  3.021
= Slack Time                    1.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.447 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.054 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.131 |   3.021 |    4.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.228 | 0.000 |   3.021 |    4.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.330 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.648
+ Phase Shift                   5.000
= Required Time                 4.352
- Arrival Time                  3.021
= Slack Time                    1.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.447 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.084 | 0.083 |   1.339 |    2.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.236 | 0.145 |   1.484 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.252 | 0.240 |   1.724 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.525 | 0.401 |   2.125 |    3.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.275 | 0.212 |   2.337 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   2.890 |    4.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.131 |   3.021 |    4.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.228 | 0.000 |   3.021 |    4.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.331 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   5.000
= Required Time                 4.631
- Arrival Time                  3.245
= Slack Time                    1.386
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.486 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B v -> Y ^     | MUX2X1   | 0.228 | 0.192 |   3.245 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.228 | 0.000 |   3.245 |    4.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.386 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.386 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   5.000
= Required Time                 4.631
- Arrival Time                  3.242
= Slack Time                    1.388
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.488 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.045 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B v -> Y ^     | MUX2X1   | 0.226 | 0.189 |   3.242 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.226 | 0.000 |   3.242 |    4.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.388 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.388 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   5.000
= Required Time                 4.631
- Arrival Time                  3.242
= Slack Time                    1.389
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.489 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B v -> Y ^     | MUX2X1   | 0.226 | 0.189 |   3.241 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.226 | 0.000 |   3.242 |    4.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.389 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.389 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   5.000
= Required Time                 4.630
- Arrival Time                  3.235
= Slack Time                    1.395
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.495 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.052 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B v -> Y ^     | MUX2X1   | 0.220 | 0.183 |   3.235 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.220 | 0.000 |   3.235 |    4.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   5.000
= Required Time                 4.630
- Arrival Time                  3.235
= Slack Time                    1.395
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.495 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.052 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B v -> Y ^     | MUX2X1   | 0.220 | 0.182 |   3.235 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.220 | 0.000 |   3.235 |    4.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   5.000
= Required Time                 4.630
- Arrival Time                  3.231
= Slack Time                    1.399
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable ^ |          | 0.161 |       |   1.100 |    2.499 | 
     | U18                                              | YPAD ^ -> DI ^ | PADINC   | 0.045 | 0.123 |   1.223 |    2.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A ^ -> Y v     | INVX4    | 0.085 | 0.091 |   1.313 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B v -> Y ^     | NOR2X1   | 0.202 | 0.108 |   1.422 |    2.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A ^ -> Y v     | INVX2    | 0.246 | 0.235 |   1.657 |    3.056 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A v -> Y ^     | INVX4    | 0.524 | 0.379 |   2.036 |    3.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A ^ -> Y v     | NOR3X1   | 0.375 | 0.470 |   2.506 |    3.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A v -> Y v     | OR2X2    | 0.471 | 0.546 |   3.052 |    4.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B v -> Y ^     | MUX2X1   | 0.218 | 0.179 |   3.231 |    4.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.218 | 0.000 |   3.231 |    4.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -1.399 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -1.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -1.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

