// Seed: 2213655756
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    input  id_4,
    output id_5
);
  type_6(
      1 != 1, 1
  );
  assign id_5 = id_1;
  assign id_3 = id_4[1];
  type_7(
      1, 1'b0, id_2, id_1, id_5
  );
endmodule
