 
****************************************
Report : power
        -analysis_effort low
Design : SMC
Version: N-2017.09-SP2
Date   : Wed Jul 20 10:09:15 2022
****************************************


Library(s) Used:

    slow (File: /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)


Operating Conditions: slow   Library: slow
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 842.8472 uW   (55%)
  Net Switching Power  = 680.8748 uW   (45%)
                         ---------
Total Dynamic Power    =   1.5237 mW  (100%)

Cell Leakage Power     =   7.5581 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.8428            0.6809        7.5581e+06            1.5313  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              0.8428 mW         0.6809 mW     7.5581e+06 pW         1.5313 mW
1
