Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 24 10:58:38 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (85)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (85)
-------------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.948     -241.852                    275                25333        0.055        0.000                      0                25316        1.100        0.000                       0                 10733  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M                                                                                  {0.000 4.000}        8.000           125.000         
  PLL_CLKFB                                                                                 {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M                                                                                          95.161        0.000                      0                  131        0.204        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M                                                                                         -1.183     -103.128                    187                22156        0.059        0.000                      0                22156        1.100        0.000                       0                  9548  
  CLK_125M                                                                                        4.800        0.000                      0                  415        0.109        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.481        0.000                      0                  633        0.108        0.000                      0                  633        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      36.828        0.000                      0                  415        0.109        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.570        0.000                      0                  928        0.055        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M                                                                                    CLK_10M                                                                                          -1.144      -33.315                     32                   67        0.058        0.000                      0                   67  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.401        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                          0.111        0.000                      0                   45        1.003        0.000                      0                   45  
CLK_125M                                                                                    CLK_200M                                                                                         -2.793       -8.322                      3                    3        1.064        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.948      -37.919                     13                   13        1.449        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.399        0.000                      0                    3        1.312        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.320        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M                                                                                         -2.094      -35.377                     24                   24        0.134        0.000                      0                   24  
GMII_RX_CLK                                                                                 CLK_125M                                                                                          5.449        0.000                      0                   19        0.064        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -2.021      -14.820                      9                    9        0.365        0.000                      0                    9  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       1.999        0.000                      0                   24        0.196        0.000                      0                   24  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.542        0.000                      0                   19        0.099        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.353        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.832        0.000                      0                  884        0.258        0.000                      0                  884  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.575       -8.971                      7                    7        0.210        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.979        0.000                      0                  100        0.240        0.000                      0                  100  
**default**                                                                                 CLK_125M                                                                                                                                                                                      0.115        0.000                      0                   10                                                                        
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.161ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.818ns (18.524%)  route 3.598ns (81.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685     8.368    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.251   103.928    
                         clock uncertainty           -0.095   103.833    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.529    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.529    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 95.161    

Slack (MET) :             95.161ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.818ns (18.524%)  route 3.598ns (81.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685     8.368    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.251   103.928    
                         clock uncertainty           -0.095   103.833    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.529    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        103.529    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 95.161    

Slack (MET) :             95.161ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.818ns (18.524%)  route 3.598ns (81.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685     8.368    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.251   103.928    
                         clock uncertainty           -0.095   103.833    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.529    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        103.529    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 95.161    

Slack (MET) :             95.167ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.818ns (18.556%)  route 3.590ns (81.444%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677     8.360    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.251   103.926    
                         clock uncertainty           -0.095   103.831    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.527    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        103.527    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 95.167    

Slack (MET) :             95.167ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.818ns (18.556%)  route 3.590ns (81.444%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677     8.360    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.251   103.926    
                         clock uncertainty           -0.095   103.831    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.527    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        103.527    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 95.167    

Slack (MET) :             95.167ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.818ns (18.556%)  route 3.590ns (81.444%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677     8.360    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.251   103.926    
                         clock uncertainty           -0.095   103.831    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.527    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        103.527    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 95.167    

Slack (MET) :             95.167ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.818ns (18.556%)  route 3.590ns (81.444%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677     8.360    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.251   103.926    
                         clock uncertainty           -0.095   103.831    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.527    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        103.527    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 95.167    

Slack (MET) :             95.172ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.818ns (18.574%)  route 3.586ns (81.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673     8.356    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.251   103.927    
                         clock uncertainty           -0.095   103.832    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.528    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        103.528    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 95.172    

Slack (MET) :             95.172ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.818ns (18.574%)  route 3.586ns (81.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673     8.356    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.251   103.927    
                         clock uncertainty           -0.095   103.832    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.528    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        103.528    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 95.172    

Slack (MET) :             95.172ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.818ns (18.574%)  route 3.586ns (81.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     3.952    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.223     4.175 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.558     4.733    irMrsyncTime[0]
    SLICE_X58Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.776 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.776    irTestMrsync_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.022 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.022    irTestMrsync_reg_i_6_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     5.200 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355     5.555    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128     5.683 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673     8.356    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.251   103.927    
                         clock uncertainty           -0.095   103.832    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.528    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        103.528    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 95.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X59Y140        FDRE                                         r  irMrsyncTime_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_fdre_C_Q)         0.100     1.865 r  irMrsyncTime_reg[24]/Q
                         net (fo=2, routed)           0.098     1.963    irMrsyncTime[24]
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.040 r  irMrsyncTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    irMrsyncTime_reg[24]_i_1_n_4
    SLICE_X59Y140        FDRE                                         r  irMrsyncTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.059    CLK_10M_BUFG
    SLICE_X59Y140        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism             -0.294     1.765    
    SLICE_X59Y140        FDRE (Hold_fdre_C_D)         0.071     1.836    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.100     1.865 r  irMrsyncTime_reg[28]/Q
                         net (fo=2, routed)           0.101     1.966    irMrsyncTime[28]
    SLICE_X59Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.043 r  irMrsyncTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.043    irMrsyncTime_reg[28]_i_1_n_4
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.059    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism             -0.294     1.765    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.071     1.836    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDRE (Prop_fdre_C_Q)         0.100     1.860 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.101     1.961    irSpillTime_reg[7]
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.038 r  irSpillTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    irSpillTime_reg[4]_i_1_n_4
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.806     2.052    CLK_10M_BUFG
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[7]/C
                         clock pessimism             -0.292     1.760    
    SLICE_X65Y133        FDRE (Hold_fdre_C_D)         0.071     1.831    irSpillTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[20]/Q
                         net (fo=2, routed)           0.101     1.965    irMrsyncTime[20]
    SLICE_X59Y139        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.042 r  irMrsyncTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    irMrsyncTime_reg[20]_i_1_n_4
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism             -0.294     1.764    
    SLICE_X59Y139        FDRE (Hold_fdre_C_D)         0.071     1.835    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.762    CLK_10M_BUFG
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.101     1.963    irMrsyncTime[4]
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.040 r  irMrsyncTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    irMrsyncTime_reg[4]_i_1_n_4
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.809     2.055    CLK_10M_BUFG
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism             -0.293     1.762    
    SLICE_X59Y135        FDRE (Hold_fdre_C_D)         0.071     1.833    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.762    CLK_10M_BUFG
    SLICE_X59Y136        FDRE                                         r  irMrsyncTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  irMrsyncTime_reg[8]/Q
                         net (fo=2, routed)           0.101     1.963    irMrsyncTime[8]
    SLICE_X59Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.040 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X59Y136        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.809     2.055    CLK_10M_BUFG
    SLICE_X59Y136        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.293     1.762    
    SLICE_X59Y136        FDRE (Hold_fdre_C_D)         0.071     1.833    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X65Y132        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDRE (Prop_fdre_C_Q)         0.100     1.859 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.101     1.960    irSpillTime_reg[3]
    SLICE_X65Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.037 r  irSpillTime_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.037    irSpillTime_reg[0]_i_2_n_4
    SLICE_X65Y132        FDRE                                         r  irSpillTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.805     2.051    CLK_10M_BUFG
    SLICE_X65Y132        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism             -0.292     1.759    
    SLICE_X65Y132        FDRE (Hold_fdre_C_D)         0.071     1.830    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.763    CLK_10M_BUFG
    SLICE_X59Y137        FDRE                                         r  irMrsyncTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.100     1.863 r  irMrsyncTime_reg[12]/Q
                         net (fo=2, routed)           0.101     1.964    irMrsyncTime[12]
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.041 r  irMrsyncTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    irMrsyncTime_reg[12]_i_1_n_4
    SLICE_X59Y137        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.810     2.056    CLK_10M_BUFG
    SLICE_X59Y137        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.293     1.763    
    SLICE_X59Y137        FDRE (Hold_fdre_C_D)         0.071     1.834    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irSpillTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.208%)  route 0.098ns (34.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDRE (Prop_fdre_C_Q)         0.100     1.860 r  irSpillTime_reg[4]/Q
                         net (fo=3, routed)           0.098     1.958    irSpillTime_reg[4]
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.041 r  irSpillTime_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    irSpillTime_reg[4]_i_1_n_7
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.806     2.052    CLK_10M_BUFG
    SLICE_X65Y133        FDRE                                         r  irSpillTime_reg[4]/C
                         clock pessimism             -0.292     1.760    
    SLICE_X65Y133        FDRE (Hold_fdre_C_D)         0.071     1.831    irSpillTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 irSpillTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.177ns (62.731%)  route 0.105ns (37.269%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.763    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.100     1.863 r  irSpillTime_reg[27]/Q
                         net (fo=3, routed)           0.105     1.968    irSpillTime_reg[27]
    SLICE_X65Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.045 r  irSpillTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.045    irSpillTime_reg[24]_i_1_n_4
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism             -0.294     1.763    
    SLICE_X65Y138        FDRE (Hold_fdre_C_D)         0.071     1.834    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y4   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X69Y136   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X60Y140   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y137   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y137   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y137   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y138   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y138   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X59Y138   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X69Y136   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X69Y136   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y139   irMrsyncTime_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y139   irMrsyncTime_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y139   irMrsyncTime_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y135   irMrsyncTime_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y139   irMrsyncTime_reg[20]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X60Y140   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X60Y140   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y137   irMrsyncTime_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y138   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X59Y138   irMrsyncTime_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :          187  Failing Endpoints,  Worst Slack       -1.183ns,  Total Violation     -103.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.223ns (3.606%)  route 5.961ns (96.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 6.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/CLK_200M
    SLICE_X72Y108        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.223     1.613 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.961     7.574    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/srst
    RAMB36_X5Y5          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.694     6.694    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y5          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.709    
                         clock uncertainty           -0.035     6.673    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.391    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.223ns (3.610%)  route 5.955ns (96.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 6.691 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/CLK_200M
    SLICE_X72Y108        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.223     1.613 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.955     7.568    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y4          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.691     6.691    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y4          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.706    
                         clock uncertainty           -0.035     6.670    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.388    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.449ns (6.924%)  route 6.036ns (93.076%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         6.036     7.685    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X123Y40        MUXF7 (Prop_muxf7_S_O)       0.147     7.832 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[78]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.832    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[78]_INST_0_i_2_n_0
    SLICE_X123Y40        MUXF8 (Prop_muxf8_I1_O)      0.043     7.875 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[78]_INST_0/O
                         net (fo=1, routed)           0.000     7.875    top_tdc/DATA_BUF/OUT_DATA_PACK/D[78]
    SLICE_X123Y40        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.671     6.671    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X123Y40        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[78]/C
                         clock pessimism              0.015     6.686    
                         clock uncertainty           -0.035     6.651    
    SLICE_X123Y40        FDRE (Setup_fdre_C_D)        0.048     6.699    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[78]
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.174ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 0.223ns (3.611%)  route 5.952ns (96.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 6.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/CLK_200M
    SLICE_X72Y108        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.223     1.613 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.952     7.565    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y6          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.694     6.694    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y6          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.709    
                         clock uncertainty           -0.035     6.673    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.391    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                 -1.174    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.449ns (6.933%)  route 6.027ns (93.067%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 6.670 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         6.027     7.676    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X123Y39        MUXF7 (Prop_muxf7_S_O)       0.147     7.823 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[76]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.823    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[76]_INST_0_i_2_n_0
    SLICE_X123Y39        MUXF8 (Prop_muxf8_I1_O)      0.043     7.866 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[76]_INST_0/O
                         net (fo=1, routed)           0.000     7.866    top_tdc/DATA_BUF/OUT_DATA_PACK/D[76]
    SLICE_X123Y39        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.670     6.670    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X123Y39        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[76]/C
                         clock pessimism              0.015     6.685    
                         clock uncertainty           -0.035     6.650    
    SLICE_X123Y39        FDRE (Setup_fdre_C_D)        0.048     6.698    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[76]
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.467ns (7.401%)  route 5.843ns (92.599%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         5.843     7.492    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X133Y61        MUXF7 (Prop_muxf7_S_O)       0.163     7.655 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.655    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_1_n_0
    SLICE_X133Y61        MUXF8 (Prop_muxf8_I0_O)      0.045     7.700 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0/O
                         net (fo=1, routed)           0.000     7.700    top_tdc/DATA_BUF/OUT_DATA_PACK/D[17]
    SLICE_X133Y61        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.504     6.504    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X133Y61        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[17]/C
                         clock pessimism              0.015     6.519    
                         clock uncertainty           -0.035     6.484    
    SLICE_X133Y61        FDRE (Setup_fdre_C_D)        0.048     6.532    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[17]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 0.223ns (3.609%)  route 5.956ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 6.704 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/CLK_200M
    SLICE_X72Y108        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.223     1.613 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.956     7.569    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/srst
    RAMB36_X5Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.704     6.704    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.719    
                         clock uncertainty           -0.035     6.683    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.401    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.401    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 -1.167    

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.476ns (7.321%)  route 6.025ns (92.679%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         6.025     7.674    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X122Y41        MUXF7 (Prop_muxf7_S_O)       0.171     7.845 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[80]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.845    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[80]_INST_0_i_1_n_0
    SLICE_X122Y41        MUXF8 (Prop_muxf8_I0_O)      0.046     7.891 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[80]_INST_0/O
                         net (fo=1, routed)           0.000     7.891    top_tdc/DATA_BUF/OUT_DATA_PACK/D[80]
    SLICE_X122Y41        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.671     6.671    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X122Y41        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[80]/C
                         clock pessimism              0.015     6.686    
                         clock uncertainty           -0.035     6.651    
    SLICE_X122Y41        FDRE (Setup_fdre_C_D)        0.076     6.727    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[80]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.456ns (7.024%)  route 6.036ns (92.976%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         6.036     7.685    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X122Y40        MUXF7 (Prop_muxf7_S_O)       0.154     7.839 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[74]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.839    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[74]_INST_0_i_2_n_0
    SLICE_X122Y40        MUXF8 (Prop_muxf8_I1_O)      0.043     7.882 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[74]_INST_0/O
                         net (fo=1, routed)           0.000     7.882    top_tdc/DATA_BUF/OUT_DATA_PACK/D[74]
    SLICE_X122Y40        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.671     6.671    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X122Y40        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[74]/C
                         clock pessimism              0.015     6.686    
                         clock uncertainty           -0.035     6.651    
    SLICE_X122Y40        FDRE (Setup_fdre_C_D)        0.076     6.727    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[74]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 0.476ns (7.533%)  route 5.843ns (92.467%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390     1.390    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X70Y108        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.259     1.649 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         5.843     7.492    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X132Y61        MUXF7 (Prop_muxf7_S_O)       0.171     7.663 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.663    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1_n_0
    SLICE_X132Y61        MUXF8 (Prop_muxf8_I0_O)      0.046     7.709 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=1, routed)           0.000     7.709    top_tdc/DATA_BUF/OUT_DATA_PACK/D[11]
    SLICE_X132Y61        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.504     6.504    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X132Y61        FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[11]/C
                         clock pessimism              0.015     6.519    
                         clock uncertainty           -0.035     6.484    
    SLICE_X132Y61        FDRE (Setup_fdre_C_D)        0.076     6.560    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                 -1.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_tdc/irSIG_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/DIN_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.765%)  route 0.178ns (58.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.590     0.590    top_tdc/CLK_200M
    SLICE_X80Y116        FDRE                                         r  top_tdc/irSIG_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  top_tdc/irSIG_reg[49]/Q
                         net (fo=1, routed)           0.178     0.868    top_tdc/DATA_BUF/DIN_reg[103]_0[49]
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.028     0.896 r  top_tdc/DATA_BUF/DIN[76]_i_1/O
                         net (fo=1, routed)           0.000     0.896    top_tdc/DATA_BUF/DIN[76]_i_1_n_0
    SLICE_X77Y115        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.805     0.805    top_tdc/DATA_BUF/CLK_200M
    SLICE_X77Y115        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[76]/C
                         clock pessimism             -0.028     0.777    
    SLICE_X77Y115        FDRE (Hold_fdre_C_D)         0.060     0.837    top_tdc/DATA_BUF/DIN_reg[76]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.640%)  route 0.206ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.590     0.590    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y117        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/Q
                         net (fo=16, routed)          0.206     0.896    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X2Y23         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.838     0.838    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y23         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.188     0.650    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.833    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.496%)  route 0.190ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.580     0.580    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.100     0.680 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/Q
                         net (fo=2, routed)           0.190     0.870    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa[1]
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.810     0.810    nolabel_line179/SiTCP/SiTCP/CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.187     0.623    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.806    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.496%)  route 0.190ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.580     0.580    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.100     0.680 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_1/Q
                         net (fo=2, routed)           0.190     0.870    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memWa[1]
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.810     0.810    nolabel_line179/SiTCP/SiTCP/CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.187     0.623    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.806    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[33].regSIG_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.581     0.581    PREPROCESSOR/CLK
    SLICE_X77Y121        FDRE                                         r  PREPROCESSOR/SIG_EDGE[33].regSIG_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  PREPROCESSOR/SIG_EDGE[33].regSIG_reg[33]/Q
                         net (fo=1, routed)           0.134     0.815    PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X74Y119        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.801     0.801    PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X74Y119        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.206     0.595    
    SLICE_X74Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.749    PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.547     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X90Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y154        FDRE (Prop_fdre_C_Q)         0.118     0.665 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.095     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X90Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.746     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X90Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.185     0.561    
    SLICE_X90Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.590     0.590    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X21Y151        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/Q
                         net (fo=1, routed)           0.096     0.786    nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/D
    SLICE_X20Y152        RAMS32                                       r  nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.791     0.791    nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/WCLK
    SLICE_X20Y152        RAMS32                                       r  nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
                         clock pessimism             -0.187     0.604    
    SLICE_X20Y152        RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.719    nolabel_line179/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PREPROCESSOR/OLDH_EDGE[4].regOLDH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.932%)  route 0.133ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.583     0.583    PREPROCESSOR/CLK
    SLICE_X65Y127        FDRE                                         r  PREPROCESSOR/OLDH_EDGE[4].regOLDH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.100     0.683 r  PREPROCESSOR/OLDH_EDGE[4].regOLDH_reg[4]/Q
                         net (fo=1, routed)           0.133     0.816    PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/d[0]
    SLICE_X62Y127        SRLC32E                                      r  PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.800     0.800    PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/clk
    SLICE_X62Y127        SRLC32E                                      r  PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.205     0.595    
    SLICE_X62Y127        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.749    PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.465%)  route 0.214ns (62.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.596     0.596    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/S_DCLK_O
    SLICE_X80Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_fdre_C_Q)         0.100     0.696 f  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.214     0.910    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]
    SLICE_X78Y149        LUT6 (Prop_lut6_I4_O)        0.028     0.938 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[13]_i_1__1/O
                         net (fo=1, routed)           0.000     0.938    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[13]
    SLICE_X78Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/S_DCLK_O
    SLICE_X78Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.028     0.783    
    SLICE_X78Y149        FDRE (Hold_fdre_C_D)         0.087     0.870    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.845%)  route 0.105ns (51.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.547     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X89Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.100     0.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.105     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X86Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.168     0.576    
    SLICE_X86Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line179/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y64    nolabel_line179/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y70    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y70    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y33    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y33    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y64    nolabel_line179/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X0Y25    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         5.000       2.975      RAMB36_X0Y25    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y155   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.414ns (16.703%)  route 2.065ns (83.297%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.895    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT4 (Prop_lut4_I3_O)        0.054     5.949 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.523     6.473    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X3Y173         LUT4 (Prop_lut4_I2_O)        0.137     6.610 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.472     7.082    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.185    11.979    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.294    12.273    
                         clock uncertainty           -0.064    12.209    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.881    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.266ns (14.776%)  route 1.534ns (85.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.980     5.806    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT3 (Prop_lut3_I1_O)        0.043     5.849 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.555     6.403    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.185    11.979    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.294    12.273    
                         clock uncertainty           -0.064    12.209    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.966    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.936%)  route 1.305ns (83.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.895    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT2 (Prop_lut2_I1_O)        0.043     5.938 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.235     6.174    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X1Y170         FDSE (Setup_fdse_C_S)       -0.304    11.932    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.936%)  route 1.305ns (83.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.895    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT2 (Prop_lut2_I1_O)        0.043     5.938 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.235     6.174    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X1Y170         FDSE (Setup_fdse_C_S)       -0.304    11.932    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.345ns (19.627%)  route 1.413ns (80.373%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.342     4.417    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     4.676 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.538     5.214    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X6Y178         LUT2 (Prop_lut2_I0_O)        0.043     5.257 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.609     5.866    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X7Y178         LUT4 (Prop_lut4_I2_O)        0.043     5.909 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_420/O
                         net (fo=1, routed)           0.266     6.175    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_205
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.337    
                         clock uncertainty           -0.064    12.273    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    12.030    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.353ns (21.598%)  route 1.281ns (78.402%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.342     4.417    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     4.676 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.538     5.214    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X6Y178         LUT2 (Prop_lut2_I0_O)        0.043     5.257 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.369     5.626    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X6Y178         LUT4 (Prop_lut4_I2_O)        0.051     5.677 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.374     6.051    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.337    
                         clock uncertainty           -0.064    12.273    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    11.935    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.277ns (17.018%)  route 1.351ns (82.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 12.003 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.895    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT4 (Prop_lut4_I3_O)        0.054     5.949 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.281     6.231    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X2Y172         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    12.003    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y172         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.294    12.297    
                         clock uncertainty           -0.064    12.233    
    SLICE_X2Y172         FDCE (Setup_fdce_C_D)       -0.096    12.137    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.266ns (17.293%)  route 1.272ns (82.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.603    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.826 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.980     5.806    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT3 (Prop_lut3_I1_O)        0.043     5.849 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.293     6.141    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X5Y167         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.213    12.007    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.294    12.301    
                         clock uncertainty           -0.064    12.237    
    SLICE_X5Y167         FDRE (Setup_fdre_C_D)       -0.010    12.227    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.903ns (46.400%)  route 1.043ns (53.600%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDCE (Prop_fdce_C_Q)         0.223     4.651 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/Q
                         net (fo=1, routed)           1.043     5.694    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe
    SLICE_X0Y136         LUT3 (Prop_lut3_I1_O)        0.043     5.737 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     5.737    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X0Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.996 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.996    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.049 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.049    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.102 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.102    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.155 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.155    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.208 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.208    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.374 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.374    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X0Y141         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y141         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.294    12.478    
                         clock uncertainty           -0.064    12.414    
    SLICE_X0Y141         FDCE (Setup_fdce_C_D)        0.049    12.463    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.345ns (18.286%)  route 1.542ns (81.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.287     4.362    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y179         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y179         FDRE (Prop_fdre_C_Q)         0.259     4.621 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.891     5.512    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     5.555 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           0.650     6.206    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y181         LUT6 (Prop_lut6_I2_O)        0.043     6.249 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311/O
                         net (fo=1, routed)           0.000     6.249    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[8]
    SLICE_X5Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
                         clock pessimism              0.367    12.373    
                         clock uncertainty           -0.064    12.309    
    SLICE_X5Y181         FDCE (Setup_fdce_C_D)        0.033    12.342    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  6.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.314%)  route 0.219ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     1.889    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDCE (Prop_fdce_C_Q)         0.100     1.989 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.219     2.208    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.368    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.451     1.917    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.100    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.314%)  route 0.219ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     1.889    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDCE (Prop_fdce_C_Q)         0.100     1.989 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.219     2.208    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.368    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.451     1.917    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.100    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.288%)  route 0.230ns (69.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.610     1.888    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.100     1.988 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.230     2.218    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.368    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.451     1.917    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.100    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.288%)  route 0.230ns (69.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.610     1.888    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.100     1.988 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.230     2.218    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.368    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.451     1.917    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.100    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.312%)  route 0.062ns (32.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.617     1.895    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDCE (Prop_fdce_C_Q)         0.100     1.995 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.062     2.057    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X5Y183         LUT6 (Prop_lut6_I1_O)        0.028     2.085 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.085    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X5Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.471     1.906    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     1.966    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.856    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y175        FDRE (Prop_fdre_C_Q)         0.118     1.974 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.029    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.775     2.336    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.480     1.856    
    SLICE_X12Y175        FDRE (Hold_fdre_C_D)         0.042     1.898    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.617     1.895    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.118     2.013 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.068    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.376    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.481     1.895    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.042     1.937    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.312%)  route 0.107ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.612     1.890    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/Q
                         net (fo=2, routed)           0.107     2.097    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[3]
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                         clock pessimism             -0.451     1.921    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.043     1.964    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.779%)  route 0.109ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     1.889    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     1.989 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/Q
                         net (fo=2, routed)           0.109     2.098    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[2]
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                         clock pessimism             -0.451     1.921    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.041     1.962    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.675     1.953    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.107     2.060 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/Q
                         net (fo=1, routed)           0.053     2.113    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[3]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.064     2.177 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/out1/O
                         net (fo=1, routed)           0.000     2.177    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[3]_reduce_or_5_o
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                         clock pessimism             -0.503     1.953    
    SLICE_X2Y140         FDCE (Hold_fdce_C_D)         0.087     2.040    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line179/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y66    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y70    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y71    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y66    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line179/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line179/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y167    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y167    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y177    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y178    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y178    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y178    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y178    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y176    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y177    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y178    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y167    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y167    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y176    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y179    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line179/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line179/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.262ns (19.663%)  route 5.155ns (80.337%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           5.155    11.917    nolabel_line179/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y128         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.237ns (19.792%)  route 5.013ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.013    11.751    nolabel_line179/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y125         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.377    12.452    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.035    12.417    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.031    12.386    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.251ns (20.354%)  route 4.894ns (79.646%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.894    11.645    nolabel_line179/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y131         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.383    12.458    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y131         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.022    12.401    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.203ns (19.998%)  route 4.813ns (80.002%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.813    11.516    nolabel_line179/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y149         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392    12.467    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y149         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.240ns (20.863%)  route 4.702ns (79.137%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.702    11.442    nolabel_line179/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y120         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.382    12.457    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y120         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)       -0.022    12.400    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.255ns (21.364%)  route 4.618ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.618    11.372    nolabel_line179/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.379    12.454    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.035    12.419    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.031    12.388    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.795ns (21.667%)  route 2.875ns (78.333%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.875     9.170    nolabel_line179/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.006    10.207    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.830ns (22.748%)  route 2.817ns (77.252%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.817     9.147    nolabel_line179/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y125         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663    10.234    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.006    10.205    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.822ns (22.789%)  route 2.785ns (77.211%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.785     9.107    nolabel_line179/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y128         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.666    10.237    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.003    10.205    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.810ns (22.716%)  route 2.756ns (77.284%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.756     9.066    nolabel_line179/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.007    10.208    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  1.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/Q
                         net (fo=1, routed)           0.052     2.396    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[4]
    SLICE_X5Y142         LUT3 (Prop_lut3_I1_O)        0.028     2.424 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT71/O
                         net (fo=1, routed)           0.000     2.424    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[4]
    SLICE_X5Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.894     2.704    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                         clock pessimism             -0.449     2.255    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.061     2.316    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/Q
                         net (fo=1, routed)           0.054     2.398    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[10]
    SLICE_X5Y142         LUT3 (Prop_lut3_I1_O)        0.028     2.426 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.426    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X5Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.894     2.704    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.449     2.255    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.060     2.315    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/D
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.668     2.239    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y130         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.100     2.339 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/Q
                         net (fo=4, routed)           0.083     2.422    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[2]
    SLICE_X2Y130         LUT5 (Prop_lut5_I4_O)        0.028     2.450 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT<3>/O
                         net (fo=1, routed)           0.000     2.450    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT[3]
    SLICE_X2Y130         FDPE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.886     2.696    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y130         FDPE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/C
                         clock pessimism             -0.446     2.250    
    SLICE_X2Y130         FDPE (Hold_fdpe_C_D)         0.087     2.337    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.762%)  route 0.090ns (41.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.637     2.208    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y132        FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDSE (Prop_fdse_C_Q)         0.100     2.308 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/Q
                         net (fo=2, routed)           0.090     2.398    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[20]
    SLICE_X10Y132        LUT6 (Prop_lut6_I0_O)        0.028     2.426 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd28b[7]_fcsCal[20]_XOR_94_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.426    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd28b[7]_fcsCal[20]_XOR_94_o
    SLICE_X10Y132        FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.856     2.666    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y132        FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
                         clock pessimism             -0.447     2.219    
    SLICE_X10Y132        FDSE (Hold_fdse_C_D)         0.087     2.306    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.073%)  route 0.092ns (41.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.637     2.208    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y132         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDSE (Prop_fdse_C_Q)         0.100     2.308 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/Q
                         net (fo=2, routed)           0.092     2.401    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[16]
    SLICE_X8Y132         LUT6 (Prop_lut6_I0_O)        0.028     2.429 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd24b[7]_fcsCal[16]_XOR_98_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.429    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd24b[7]_fcsCal[16]_XOR_98_o
    SLICE_X8Y132         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.856     2.666    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y132         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/C
                         clock pessimism             -0.447     2.219    
    SLICE_X8Y132         FDSE (Hold_fdse_C_D)         0.087     2.306    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.289%)  route 0.051ns (25.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.118     2.362 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_2/Q
                         net (fo=1, routed)           0.051     2.413    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[2]
    SLICE_X7Y141         LUT3 (Prop_lut3_I1_O)        0.028     2.441 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT51/O
                         net (fo=1, routed)           0.000     2.441    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[2]
    SLICE_X7Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.894     2.704    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_2/C
                         clock pessimism             -0.449     2.255    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.061     2.316    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_2
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.061%)  route 0.096ns (42.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y135         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.100     2.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_2/Q
                         net (fo=1, routed)           0.096     2.438    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[2]
    SLICE_X6Y134         LUT3 (Prop_lut3_I2_O)        0.028     2.466 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[2]_AND_84_o11/O
                         net (fo=1, routed)           0.000     2.466    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[2]_AND_84_o
    SLICE_X6Y134         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.889     2.699    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y134         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/C
                         clock pessimism             -0.446     2.253    
    SLICE_X6Y134         FDRE (Hold_fdre_C_D)         0.087     2.340    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.826%)  route 0.101ns (44.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y135         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.100     2.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/Q
                         net (fo=4, routed)           0.101     2.442    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd
    SLICE_X6Y135         LUT3 (Prop_lut3_I1_O)        0.028     2.470 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx6Rcvd_AND_74_o1/O
                         net (fo=1, routed)           0.000     2.470    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx6Rcvd_AND_74_o
    SLICE_X6Y135         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.890     2.700    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y135         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/C
                         clock pessimism             -0.446     2.254    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.087     2.341    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.870%)  route 0.101ns (44.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y134         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.100     2.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/Q
                         net (fo=3, routed)           0.101     2.442    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd
    SLICE_X6Y134         LUT3 (Prop_lut3_I2_O)        0.028     2.470 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[3]_AND_86_o11/O
                         net (fo=1, routed)           0.000     2.470    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[3]_AND_86_o
    SLICE_X6Y134         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.889     2.699    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y134         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
                         clock pessimism             -0.446     2.253    
    SLICE_X6Y134         FDRE (Hold_fdre_C_D)         0.087     2.340    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.251%)  route 0.108ns (45.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.100     2.311 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/Q
                         net (fo=1, routed)           0.108     2.419    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType[1]
    SLICE_X8Y136         LUT6 (Prop_lut6_I0_O)        0.028     2.447 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_180_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.447    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_180_OUT[1]
    SLICE_X8Y136         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.669    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y136         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                         clock pessimism             -0.446     2.223    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.087     2.310    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y29   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X2Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y144   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y142   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X2Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y142   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X10Y141  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X2Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X0Y144   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X2Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y141  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y141  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y139   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y142   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y141   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y198  nolabel_line179/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line179/RX_CNT_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X83Y196  nolabel_line179/RX_CNT_reg[6]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X83Y196  nolabel_line179/RX_CNT_reg[6]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X2Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y143   nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.414ns (16.703%)  route 2.065ns (83.297%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 43.953 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.823    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT4 (Prop_lut4_I3_O)        0.054     5.877 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.523     6.400    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X3Y173         LUT4 (Prop_lut4_I2_O)        0.137     6.537 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.472     7.009    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.185    43.953    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.247    44.200    
                         clock uncertainty           -0.035    44.165    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.837    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.837    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.266ns (14.776%)  route 1.534ns (85.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 43.953 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.980     5.733    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT3 (Prop_lut3_I1_O)        0.043     5.776 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.555     6.330    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.185    43.953    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.247    44.200    
                         clock uncertainty           -0.035    44.165    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.922    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.922    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.787ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.936%)  route 1.305ns (83.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.823    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT2 (Prop_lut2_I1_O)        0.043     5.866 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.235     6.101    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X1Y170         FDSE (Setup_fdse_C_S)       -0.304    43.888    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         43.888    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 37.787    

Slack (MET) :             37.787ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.936%)  route 1.305ns (83.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.823    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT2 (Prop_lut2_I1_O)        0.043     5.866 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.235     6.101    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y170         FDSE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X1Y170         FDSE (Setup_fdse_C_S)       -0.304    43.888    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         43.888    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 37.787    

Slack (MET) :             37.884ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.345ns (19.627%)  route 1.413ns (80.373%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     4.603 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.538     5.141    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X6Y178         LUT2 (Prop_lut2_I0_O)        0.043     5.184 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.609     5.793    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X7Y178         LUT4 (Prop_lut4_I2_O)        0.043     5.836 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_420/O
                         net (fo=1, routed)           0.266     6.102    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_205
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.264    
                         clock uncertainty           -0.035    44.229    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.986    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.986    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 37.884    

Slack (MET) :             37.913ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.353ns (21.598%)  route 1.281ns (78.402%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     4.603 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.538     5.141    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X6Y178         LUT2 (Prop_lut2_I0_O)        0.043     5.184 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.369     5.553    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X6Y178         LUT4 (Prop_lut4_I2_O)        0.051     5.604 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.374     5.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.264    
                         clock uncertainty           -0.035    44.229    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    43.891    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.891    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 37.913    

Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.277ns (17.018%)  route 1.351ns (82.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.069     5.823    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y170         LUT4 (Prop_lut4_I3_O)        0.054     5.877 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.281     6.158    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X2Y172         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    43.977    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y172         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.247    44.224    
                         clock uncertainty           -0.035    44.189    
    SLICE_X2Y172         FDCE (Setup_fdce_C_D)       -0.096    44.093    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         44.093    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             38.114ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.266ns (17.293%)  route 1.272ns (82.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.528     4.530    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.753 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.980     5.733    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y169         LUT3 (Prop_lut3_I1_O)        0.043     5.776 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.293     6.068    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X5Y167         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.247    44.228    
                         clock uncertainty           -0.035    44.193    
    SLICE_X5Y167         FDRE (Setup_fdre_C_D)       -0.010    44.183    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         44.183    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 38.114    

Slack (MET) :             38.118ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.903ns (46.400%)  route 1.043ns (53.600%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y160         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDCE (Prop_fdce_C_Q)         0.223     4.578 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/Q
                         net (fo=1, routed)           1.043     5.621    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe
    SLICE_X0Y136         LUT3 (Prop_lut3_I1_O)        0.043     5.664 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     5.664    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X0Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.923 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.923    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.976 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.976    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.029 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.082 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.082    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.135 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.135    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.301 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.301    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X0Y141         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y141         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.247    44.405    
                         clock uncertainty           -0.035    44.370    
    SLICE_X0Y141         FDCE (Setup_fdce_C_D)        0.049    44.419    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         44.419    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                 38.118    

Slack (MET) :             38.122ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.345ns (18.286%)  route 1.542ns (81.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.287     4.289    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y179         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y179         FDRE (Prop_fdre_C_Q)         0.259     4.548 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.891     5.439    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     5.482 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           0.650     6.133    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y181         LUT6 (Prop_lut6_I2_O)        0.043     6.176 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311/O
                         net (fo=1, routed)           0.000     6.176    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[8]
    SLICE_X5Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
                         clock pessimism              0.320    44.300    
                         clock uncertainty           -0.035    44.265    
    SLICE_X5Y181         FDCE (Setup_fdce_C_D)        0.033    44.298    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
  -------------------------------------------------------------------
                         required time                         44.298    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                 38.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.314%)  route 0.219ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDCE (Prop_fdce_C_Q)         0.100     2.119 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.219     2.338    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.405     2.046    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.229    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.314%)  route 0.219ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDCE (Prop_fdce_C_Q)         0.100     2.119 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.219     2.338    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.405     2.046    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.229    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.288%)  route 0.230ns (69.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.610     2.018    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.100     2.118 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.230     2.348    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.405     2.046    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.229    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.288%)  route 0.230ns (69.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.610     2.018    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.100     2.118 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.230     2.348    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.405     2.046    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.229    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.312%)  route 0.062ns (32.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDCE (Prop_fdce_C_Q)         0.100     2.125 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.062     2.187    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X5Y183         LUT6 (Prop_lut6_I1_O)        0.028     2.215 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.215    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X5Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.425     2.036    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     2.096    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.578     1.986    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y175        FDRE (Prop_fdre_C_Q)         0.118     2.104 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.159    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.775     2.420    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.434     1.986    
    SLICE_X12Y175        FDRE (Hold_fdre_C_D)         0.042     2.028    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.118     2.143 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.198    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.435     2.025    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.042     2.067    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.312%)  route 0.107ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.612     2.020    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/Q
                         net (fo=2, routed)           0.107     2.227    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[3]
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                         clock pessimism             -0.405     2.051    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.043     2.094    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.779%)  route 0.109ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/Q
                         net (fo=2, routed)           0.109     2.228    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[2]
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                         clock pessimism             -0.405     2.051    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.041     2.092    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.675     2.083    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.107     2.190 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/Q
                         net (fo=1, routed)           0.053     2.243    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[3]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.064     2.307 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/out1/O
                         net (fo=1, routed)           0.000     2.307    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[3]_reduce_or_5_o
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.540    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                         clock pessimism             -0.457     2.083    
    SLICE_X2Y140         FDCE (Hold_fdce_C_D)         0.087     2.170    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y66   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y70   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y71   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y66   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line179/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line179/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y167   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y167   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X2Y179   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y175  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y179   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y181   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y176   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y176   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y167   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y167   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X3Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X3Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y179   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y177   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X2Y179   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y179   nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line179/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.448ns (15.043%)  route 2.530ns (84.957%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I1_O)        0.043     6.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.411     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X85Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y161        FDRE (Setup_fdre_C_R)       -0.304    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.810ns (24.190%)  route 2.538ns (75.810%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 36.568 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.943     5.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X55Y151        LUT4 (Prop_lut4_I3_O)        0.054     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.455     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y153        LUT6 (Prop_lut6_I1_O)        0.137     5.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.264 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.339     6.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y153        LUT5 (Prop_lut5_I1_O)        0.043     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.802     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y152        LUT3 (Prop_lut3_I1_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X57Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.529    37.097    
                         clock uncertainty           -0.035    37.062    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)        0.034    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.096    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.810ns (24.938%)  route 2.438ns (75.062%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 36.568 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.943     5.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X55Y151        LUT4 (Prop_lut4_I3_O)        0.054     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.455     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y153        LUT6 (Prop_lut6_I1_O)        0.137     5.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.264 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.339     6.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y153        LUT5 (Prop_lut5_I1_O)        0.043     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.702     7.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y151        LUT3 (Prop_lut3_I1_O)        0.043     7.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X59Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.549    37.117    
                         clock uncertainty           -0.035    37.082    
    SLICE_X59Y151        FDRE (Setup_fdre_C_D)        0.034    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 29.726    

Slack (MET) :             29.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.411ns (15.109%)  route 2.309ns (84.891%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I0_O)        0.049     6.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.588     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.456    37.031    
                         clock uncertainty           -0.035    36.996    
    SLICE_X88Y161        FDRE (Setup_fdre_C_R)       -0.397    36.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 29.736    

Slack (MET) :             29.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.411ns (15.109%)  route 2.309ns (84.891%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.236     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.615     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X61Y152        LUT5 (Prop_lut5_I2_O)        0.126     5.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.105     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y162        LUT4 (Prop_lut4_I0_O)        0.049     6.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.588     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.456    37.031    
                         clock uncertainty           -0.035    36.996    
    SLICE_X88Y161        FDRE (Setup_fdre_C_R)       -0.397    36.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 29.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.710%)  route 0.101ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDCE (Prop_fdce_C_Q)         0.100     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.101     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X94Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.450     2.089    
    SLICE_X94Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDCE (Prop_fdce_C_Q)         0.100     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.103     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X94Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.749     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.450     2.090    
    SLICE_X94Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.726%)  route 0.146ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y153        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.146     2.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X98Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.751     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.450     2.092    
    SLICE_X98Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.950%)  route 0.144ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDCE (Prop_fdce_C_Q)         0.100     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.144     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X94Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.450     2.089    
    SLICE_X94Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156        FDCE (Prop_fdce_C_Q)         0.100     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.464     2.075    
    SLICE_X93Y156        FDCE (Hold_fdce_C_D)         0.047     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.547     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y156        FDRE (Prop_fdre_C_Q)         0.100     2.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.746     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.464     2.073    
    SLICE_X91Y156        FDRE (Hold_fdre_C_D)         0.047     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.545     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X95Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y164        FDRE (Prop_fdre_C_Q)         0.100     2.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.081     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X94Y164        LUT3 (Prop_lut3_I2_O)        0.028     2.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X94Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X94Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.452     2.082    
    SLICE_X94Y164        FDRE (Hold_fdre_C_D)         0.087     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156        FDCE (Prop_fdce_C_Q)         0.100     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.464     2.075    
    SLICE_X93Y156        FDCE (Hold_fdce_C_D)         0.044     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.545     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X84Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDRE (Prop_fdre_C_Q)         0.100     2.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.060     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X84Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.744     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X84Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.464     2.071    
    SLICE_X84Y155        FDRE (Hold_fdre_C_D)         0.047     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDPE (Prop_fdpe_C_Q)         0.100     2.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.060     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X96Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.749     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.464     2.076    
    SLICE_X96Y158        FDPE (Hold_fdpe_C_D)         0.047     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y165  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           32  Failing Endpoints,  Worst Slack       -1.144ns,  Total Violation      -33.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.943ns  (logic 0.537ns (6.761%)  route 7.406ns (93.239%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685   104.333    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.333    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.943ns  (logic 0.537ns (6.761%)  route 7.406ns (93.239%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685   104.333    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.333    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.943ns  (logic 0.537ns (6.761%)  route 7.406ns (93.239%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.685   104.333    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X59Y142        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X59Y142        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.333    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.935ns  (logic 0.537ns (6.767%)  route 7.398ns (93.233%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677   104.325    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.325    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.935ns  (logic 0.537ns (6.767%)  route 7.398ns (93.233%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677   104.325    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.325    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.935ns  (logic 0.537ns (6.767%)  route 7.398ns (93.233%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677   104.325    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.325    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.935ns  (logic 0.537ns (6.767%)  route 7.398ns (93.233%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.677   104.325    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X59Y139        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X59Y139        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.325    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.931ns  (logic 0.537ns (6.771%)  route 7.394ns (93.229%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673   104.321    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   103.676    
                         clock uncertainty           -0.185   103.491    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.187    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                        -104.321    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.931ns  (logic 0.537ns (6.771%)  route 7.394ns (93.229%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673   104.321    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   103.676    
                         clock uncertainty           -0.185   103.491    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.187    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                        -104.321    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.931ns  (logic 0.537ns (6.771%)  route 7.394ns (93.229%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 96.390 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    96.390    LOC_REG/CLK
    SLICE_X63Y139        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDCE (Prop_fdce_C_Q)         0.223    96.613 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           4.366   100.979    TEST_MRSYNC_FRQ_0[31]
    SLICE_X58Y139        LUT4 (Prop_lut4_I3_O)        0.043   101.022 r  irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   101.022    irTestMrsync_i_3_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.143   101.165 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.355   101.520    irMrsyncTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.128   101.648 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.673   104.321    irMrsyncTime[31]_i_1_n_0
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X59Y141        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   103.676    
                         clock uncertainty           -0.185   103.491    
    SLICE_X59Y141        FDRE (Setup_fdre_C_R)       -0.304   103.187    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                        -104.321    
  -------------------------------------------------------------------
                         slack                                 -1.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.832ns (26.909%)  route 2.260ns (73.091%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.253     1.253    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.162     1.415 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.677     2.092    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.100     2.192 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     2.192    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     2.280 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.741     3.021    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.099     3.120 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     3.120    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.267 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.267    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.310 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.310    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.398 f  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.842     4.240    irSpillTime0
    SLICE_X69Y136        LUT4 (Prop_lut4_I2_O)        0.105     4.345 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     4.345    irTestSpill[0]_i_1_n_0
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     3.948    
                         clock uncertainty            0.185     4.133    
    SLICE_X69Y136        FDRE (Hold_fdre_C_D)         0.154     4.287    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.840ns (27.097%)  route 2.260ns (72.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.253     1.253    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.162     1.415 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.677     2.092    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.100     2.192 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     2.192    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     2.280 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.741     3.021    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.099     3.120 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     3.120    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.267 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.267    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.310 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.310    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.398 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.842     4.240    irSpillTime0
    SLICE_X69Y136        LUT5 (Prop_lut5_I2_O)        0.113     4.353 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     4.353    irTestSpill[1]_i_1_n_0
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     3.948    
                         clock uncertainty            0.185     4.133    
    SLICE_X69Y136        FDRE (Hold_fdre_C_D)         0.160     4.293    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.293    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.417ns (12.063%)  route 3.040ns (87.937%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.256     1.256    LOC_REG/CLK
    SLICE_X63Y138        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDCE (Prop_fdce_C_Q)         0.178     1.434 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           3.040     4.474    TEST_MRSYNC_FRQ_0[24]
    SLICE_X58Y139        LUT6 (Prop_lut6_I1_O)        0.036     4.510 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000     4.510    irTestMrsync_i_5_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.203     4.713 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     4.713    irMrsyncTime0
    SLICE_X58Y139        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.391     3.951    CLK_10M_BUFG
    SLICE_X58Y139        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     3.951    
                         clock uncertainty            0.185     4.136    
    SLICE_X58Y139        FDRE (Hold_fdre_C_D)         0.187     4.323    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.501ns (19.527%)  route 2.065ns (80.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.025     3.155    irSpillTime[0]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.501ns (19.527%)  route 2.065ns (80.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.025     3.155    irSpillTime[0]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.501ns (19.527%)  route 2.065ns (80.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.025     3.155    irSpillTime[0]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.501ns (19.527%)  route 2.065ns (80.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.025     3.155    irSpillTime[0]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y138        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.501ns (19.386%)  route 2.083ns (80.614%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.044     3.173    irSpillTime[0]_i_1_n_0
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y139        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.501ns (19.386%)  route 2.083ns (80.614%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.044     3.173    irSpillTime[0]_i_1_n_0
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[29]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y139        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 LOC_REG/x27_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.501ns (19.386%)  route 2.083ns (80.614%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    LOC_REG/CLK
    SLICE_X64Y133        FDPE                                         r  LOC_REG/x27_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  LOC_REG/x27_Reg_reg[6]/Q
                         net (fo=2, routed)           0.416     1.096    LOC_REG_n_220
    SLICE_X63Y133        LUT2 (Prop_lut2_I1_O)        0.064     1.160 r  irTestSpill[1]_i_62/O
                         net (fo=1, routed)           0.000     1.160    irTestSpill[1]_i_62_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.211 r  irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.448     1.659    irSpillTime1[6]
    SLICE_X64Y135        LUT6 (Prop_lut6_I1_O)        0.067     1.726 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.726    irTestSpill[1]_i_29_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.811 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.811    irTestSpill_reg[1]_i_17_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.836 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.836    irTestSpill_reg[1]_i_8_n_0
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.883 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.175     2.059    irSpillTime0
    SLICE_X60Y138        LUT2 (Prop_lut2_I0_O)        0.071     2.130 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.044     3.173    irSpillTime[0]_i_1_n_0
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X65Y139        FDRE                                         r  irSpillTime_reg[30]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X65Y139        FDRE (Hold_fdre_C_R)        -0.055     2.187    irSpillTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.987    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.284    11.284    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.453ns  (logic 1.259ns (51.334%)  route 1.194ns (48.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line179/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line179/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.194     2.453    nolabel_line179/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y165         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.216    11.216    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y165         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.216    
                         clock uncertainty           -0.025    11.191    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.022    11.169    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  8.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.284ns  (logic 0.649ns (50.561%)  route 0.635ns (49.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line179/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line179/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.635     1.284    nolabel_line179/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y165         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.818     0.818    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y165         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.025     0.843    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.040     0.883    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.853     0.853    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line179/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.336ns (19.652%)  route 1.374ns (80.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           1.094     5.658    ila_0/inst/ila_core_inst/TRIGGER_I[46]
    SLICE_X52Y170        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y170        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X52Y170        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129     5.768    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.558ns (32.185%)  route 1.176ns (67.815%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.329     5.682    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X68Y128        FDRE                                         r  top_tdc/irCOUNTER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.247     6.247    top_tdc/CLK_200M
    SLICE_X68Y128        FDRE                                         r  top_tdc/irCOUNTER_reg[0]/C
                         clock pessimism              0.000     6.247    
                         clock uncertainty           -0.185     6.062    
    SLICE_X68Y128        FDRE (Setup_fdre_C_CE)      -0.201     5.861    top_tdc/irCOUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.558ns (32.185%)  route 1.176ns (67.815%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.329     5.682    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X68Y128        FDRE                                         r  top_tdc/irCOUNTER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.247     6.247    top_tdc/CLK_200M
    SLICE_X68Y128        FDRE                                         r  top_tdc/irCOUNTER_reg[6]/C
                         clock pessimism              0.000     6.247    
                         clock uncertainty           -0.185     6.062    
    SLICE_X68Y128        FDRE (Setup_fdre_C_CE)      -0.201     5.861    top_tdc/irCOUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.558ns (32.359%)  route 1.166ns (67.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.319     5.672    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.245     6.245    top_tdc/CLK_200M
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[19]/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.185     6.060    
    SLICE_X73Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.859    top_tdc/irCOUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.558ns (32.359%)  route 1.166ns (67.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.319     5.672    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.245     6.245    top_tdc/CLK_200M
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[20]/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.185     6.060    
    SLICE_X73Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.859    top_tdc/irCOUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.558ns (32.359%)  route 1.166ns (67.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.319     5.672    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.245     6.245    top_tdc/CLK_200M
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[21]/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.185     6.060    
    SLICE_X73Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.859    top_tdc/irCOUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.558ns (32.359%)  route 1.166ns (67.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.319     5.672    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.245     6.245    top_tdc/CLK_200M
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[24]/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.185     6.060    
    SLICE_X73Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.859    top_tdc/irCOUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.558ns (32.359%)  route 1.166ns (67.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.319     5.672    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.245     6.245    top_tdc/CLK_200M
    SLICE_X73Y126        FDRE                                         r  top_tdc/irCOUNTER_reg[8]/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.185     6.060    
    SLICE_X73Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.859    top_tdc/irCOUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.558ns (32.486%)  route 1.160ns (67.514%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 6.246 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.313     5.666    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X72Y127        FDRE                                         r  top_tdc/irCOUNTER_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.246     6.246    top_tdc/CLK_200M
    SLICE_X72Y127        FDRE                                         r  top_tdc/irCOUNTER_reg[10]/C
                         clock pessimism              0.000     6.246    
                         clock uncertainty           -0.185     6.061    
    SLICE_X72Y127        FDRE (Setup_fdre_C_CE)      -0.201     5.860    top_tdc/irCOUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.558ns (32.486%)  route 1.160ns (67.514%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 6.246 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.388     3.948    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.280     4.432    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.132     4.564 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.111     4.675    PREPROCESSOR/probe5[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.136     4.811 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.352     5.163    top_tdc/MR_SYNC
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.104     5.310    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X72Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.353 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.313     5.666    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X72Y127        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.246     6.246    top_tdc/CLK_200M
    SLICE_X72Y127        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/C
                         clock pessimism              0.000     6.246    
                         clock uncertainty           -0.185     6.061    
    SLICE_X72Y127        FDRE (Setup_fdre_C_CE)      -0.201     5.860    top_tdc/irCOUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.876%)  route 0.171ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.100     1.865 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.171     2.036    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X62Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.812     0.812    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X62Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.037     1.034    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.250%)  route 0.155ns (56.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X58Y139        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y139        FDRE (Prop_fdre_C_Q)         0.118     1.882 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.155     2.037    irTestMrsync
    SLICE_X62Y139        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    CLK_200M
    SLICE_X62Y139        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.185     0.996    
    SLICE_X62Y139        FDRE (Hold_fdre_C_D)         0.037     1.033    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.692%)  route 0.171ns (65.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.091     1.851 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.171     2.022    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X69Y140        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.812     0.812    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X69Y140        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X69Y140        FDRE (Hold_fdre_C_D)         0.004     1.001    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.535%)  route 0.227ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.762    CLK_10M_BUFG
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.227     2.089    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X62Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.812     0.812    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X62Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.032     1.029    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.086%)  route 0.244ns (70.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.762    CLK_10M_BUFG
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.244     2.106    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X64Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.812     0.812    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X64Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X64Y142        FDRE (Hold_fdre_C_D)         0.040     1.037    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.155ns (37.539%)  route 0.258ns (62.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.091     1.851 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.146     1.997    PREPROCESSOR/probe5[1]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.064     2.061 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.112     2.173    top_tdc/PSPILL
    SLICE_X68Y137        FDRE                                         r  top_tdc/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.809     0.809    top_tdc/CLK_200M
    SLICE_X68Y137        FDRE                                         r  top_tdc/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.185     0.994    
    SLICE_X68Y137        FDRE (Hold_fdre_C_D)         0.040     1.034    top_tdc/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.155ns (32.039%)  route 0.329ns (67.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.091     1.851 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.146     1.997    PREPROCESSOR/probe5[1]
    SLICE_X68Y136        LUT3 (Prop_lut3_I0_O)        0.064     2.061 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.183     2.244    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X73Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X73Y142        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.185     0.996    
    SLICE_X73Y142        FDRE (Hold_fdre_C_D)         0.040     1.036    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.156ns (31.023%)  route 0.347ns (68.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X69Y136        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.091     1.851 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.146     1.997    TEST_PSPILL
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.065     2.062 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.201     2.263    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X67Y140        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.812     0.812    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X67Y140        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X67Y140        FDRE (Hold_fdre_C_D)        -0.003     0.994    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.100ns (17.492%)  route 0.472ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.762    CLK_10M_BUFG
    SLICE_X59Y135        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.472     2.334    ila_0/inst/ila_core_inst/TRIGGER_I[62]
    SLICE_X52Y165        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.737     0.737    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y165        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.185     0.922    
    SLICE_X52Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.016    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.100ns (16.764%)  route 0.497ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X60Y140        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDSE (Prop_fdse_C_Q)         0.100     1.865 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.497     2.362    ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X52Y165        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.737     0.737    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y165        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.185     0.922    
    SLICE_X52Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.021    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  1.341    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.793ns,  Total Violation       -8.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 26.154 - 25.000 ) 
    Source Clock Delay      (SCD):    4.360ns = ( 28.360 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.285    28.360    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223    28.583 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191    28.774    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154    26.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.154    
                         clock uncertainty           -0.154    26.000    
    SLICE_X11Y177        FDCE (Setup_fdce_C_D)       -0.019    25.981    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.981    
                         arrival time                         -28.774    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 26.154 - 25.000 ) 
    Source Clock Delay      (SCD):    4.360ns = ( 28.360 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.285    28.360    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223    28.583 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.191    28.774    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154    26.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.154    
                         clock uncertainty           -0.154    26.000    
    SLICE_X11Y177        FDCE (Setup_fdce_C_D)       -0.010    25.990    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.990    
                         arrival time                         -28.774    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.745ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.364ns = ( 28.364 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.289    28.364    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDCE (Prop_fdce_C_Q)         0.204    28.568 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.110    28.678    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.157    26.157    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.154    26.003    
    SLICE_X8Y181         FDCE (Setup_fdce_C_D)       -0.070    25.933    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.933    
                         arrival time                         -28.678    
  -------------------------------------------------------------------
                         slack                                 -2.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.862    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDCE (Prop_fdce_C_Q)         0.091     1.953 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.054     2.007    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.783     0.783    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.154     0.937    
    SLICE_X8Y181         FDCE (Hold_fdce_C_D)         0.006     0.943    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.859    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     1.959 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.095     2.054    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.779     0.779    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.154     0.933    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.047     0.980    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.859    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     1.959 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.095     2.054    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.779     0.779    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.154     0.933    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.044     0.977    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.077    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.948ns,  Total Violation      -37.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 nolabel_line179/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.529ns  (logic 0.266ns (50.282%)  route 0.263ns (49.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 26.098 - 25.000 ) 
    Source Clock Delay      (SCD):    4.546ns = ( 28.546 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229    28.546    nolabel_line179/GMII_RX_CLK
    SLICE_X83Y196        FDPE                                         r  nolabel_line179/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.769 f  nolabel_line179/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.263    29.032    nolabel_line179/sel
    SLICE_X82Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.075 r  nolabel_line179/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.075    nolabel_line179/GMII_1000M_i_1_n_0
    SLICE_X82Y196        FDCE                                         r  nolabel_line179/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.098    26.098    nolabel_line179/CLK_200M
    SLICE_X82Y196        FDCE                                         r  nolabel_line179/GMII_1000M_reg/C
                         clock pessimism              0.000    26.098    
                         clock uncertainty           -0.035    26.063    
    SLICE_X82Y196        FDCE (Setup_fdce_C_D)        0.065    26.128    nolabel_line179/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.128    
                         arrival time                         -29.075    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.191    29.294    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.008    26.348    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.348    
                         arrival time                         -29.294    
  -------------------------------------------------------------------
                         slack                                 -2.946    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.958%)  route 0.188ns (42.041%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.188    29.291    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.010    26.346    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -29.291    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.940ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.443ns  (logic 0.259ns (58.507%)  route 0.184ns (41.493%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.184    29.287    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X3Y143         FDRE (Setup_fdre_C_D)       -0.009    26.347    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -29.287    
  -------------------------------------------------------------------
                         slack                                 -2.940    

Slack (VIOLATED) :        -2.926ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.236    29.080 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.110    29.190    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X3Y143         FDRE (Setup_fdre_C_D)       -0.091    26.265    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.265    
                         arrival time                         -29.190    
  -------------------------------------------------------------------
                         slack                                 -2.926    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.236    29.080 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.109    29.189    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X3Y143         FDRE (Setup_fdre_C_D)       -0.088    26.268    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.268    
                         arrival time                         -29.189    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 26.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.188    29.254    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.390    26.390    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X5Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.390    
                         clock uncertainty           -0.035    26.355    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)       -0.019    26.336    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -29.254    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    28.845    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y146         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.223    29.068 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.194    29.262    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X0Y145         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.392    26.392    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.008    26.349    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.349    
                         arrival time                         -29.262    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.911ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    28.845    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y146         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.223    29.068 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.192    29.260    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y146         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.392    26.392    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y146         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.008    26.349    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.349    
                         arrival time                         -29.260    
  -------------------------------------------------------------------
                         slack                                 -2.911    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.111    29.160    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.391    26.391    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.101    26.255    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                 -2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.054     2.391    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.895     0.895    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.011     0.941    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y144         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.091     2.338 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.054     2.392    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X1Y144         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y144         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.011     0.942    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.118ns (69.604%)  route 0.052ns (30.396%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.118     2.365 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.052     2.417    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.032     0.963    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.055     2.393    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.895     0.895    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y142         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.008     0.938    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.092     2.437    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.895     0.895    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X5Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y143         FDRE (Hold_fdre_C_D)         0.044     0.974    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y146         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.100     2.347 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.096     2.443    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y146         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y146         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.047     0.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y146         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.100     2.347 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.096     2.443    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X0Y145         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.047     0.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.107     2.354 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.053     2.407    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.011     0.942    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.107     2.354 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.409    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.011     0.942    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.225%)  route 0.092ns (43.775%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y143         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.118     2.365 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.092     2.457    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.896     0.896    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X1Y143         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.047     0.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.479    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223     4.510 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191     4.701    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154     6.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X11Y177        FDCE (Setup_fdce_C_D)       -0.019     6.100    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223     4.510 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.191     4.701    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154     6.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X11Y177        FDCE (Setup_fdce_C_D)       -0.010     6.109    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 6.157 - 5.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.289     4.291    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDCE (Prop_fdce_C_Q)         0.204     4.495 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.110     4.605    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.157     6.157    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.157    
                         clock uncertainty           -0.035     6.122    
    SLICE_X8Y181         FDCE (Setup_fdce_C_D)       -0.070     6.052    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  1.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.992    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDCE (Prop_fdce_C_Q)         0.091     2.083 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.054     2.136    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.783     0.783    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y181         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.035     0.818    
    SLICE_X8Y181         FDCE (Hold_fdce_C_D)         0.006     0.824    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     2.089 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.095     2.184    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.779     0.779    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.035     0.814    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.047     0.861    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     2.089 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.095     2.184    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.779     0.779    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y177        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.035     0.814    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.044     0.858    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  1.325    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.132%)  route 0.352ns (59.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X94Y157        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.352     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X95Y157        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.555ns  (logic 0.204ns (36.757%)  route 0.351ns (63.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X100Y151       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.351     0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X100Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y152       FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.181%)  route 0.360ns (63.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X93Y156        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     0.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y156        FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 32.376    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.529ns  (logic 0.223ns (42.133%)  route 0.306ns (57.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X100Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y152       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                 32.462    

Slack (MET) :             32.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.104%)  route 0.279ns (51.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X102Y152       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y153       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 32.483    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X100Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X100Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y152       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 32.496    

Slack (MET) :             32.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.652%)  route 0.276ns (55.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X93Y156        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X94Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y156        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.523    

Slack (MET) :             32.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.893%)  route 0.274ns (55.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X93Y156        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X94Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y156        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 32.526    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M

Setup :           24  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation      -35.377ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.571ns  (logic 0.259ns (4.649%)  route 5.312ns (95.351%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 19.951 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.288    16.288    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259    16.547 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.312    21.859    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.157    19.951    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    19.951    
                         clock uncertainty           -0.154    19.797    
    SLICE_X9Y180         FDRE (Setup_fdre_C_D)       -0.031    19.766    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.766    
                         arrival time                         -21.859    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.563ns  (logic 0.236ns (4.242%)  route 5.327ns (95.758%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 20.003 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    16.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    16.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.327    21.848    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    20.003    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    20.003    
                         clock uncertainty           -0.154    19.849    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.089    19.760    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.760    
                         arrival time                         -21.848    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.478ns  (logic 0.236ns (4.308%)  route 5.242ns (95.692%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 20.003 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    16.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    16.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.242    21.763    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    20.003    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    20.003    
                         clock uncertainty           -0.154    19.849    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.102    19.747    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                         -21.763    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.341ns  (logic 0.204ns (3.820%)  route 5.137ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 19.947 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 16.282 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    16.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y176        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.204    16.486 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.137    21.623    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X8Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.153    19.947    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    19.947    
                         clock uncertainty           -0.154    19.793    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)       -0.076    19.717    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                         -21.623    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.371ns  (logic 0.223ns (4.152%)  route 5.148ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 19.950 - 16.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 16.287 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.287    16.287    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X13Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDRE (Prop_fdre_C_Q)         0.223    16.510 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.148    21.658    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.156    19.950    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    19.950    
                         clock uncertainty           -0.154    19.796    
    SLICE_X12Y179        FDRE (Setup_fdre_C_D)        0.011    19.807    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.308ns  (logic 0.259ns (4.879%)  route 5.049ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 20.003 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    16.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.259    16.544 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.049    21.593    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    20.003    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    20.003    
                         clock uncertainty           -0.154    19.849    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.013    19.836    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.102ns  (logic 0.236ns (4.625%)  route 4.866ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 20.002 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 16.282 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    16.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.236    16.518 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           4.866    21.384    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.208    20.002    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    20.002    
                         clock uncertainty           -0.154    19.848    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)       -0.104    19.744    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                         -21.384    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.130ns  (logic 0.259ns (5.048%)  route 4.871ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 19.951 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.288    16.288    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259    16.547 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           4.871    21.418    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.157    19.951    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    19.951    
                         clock uncertainty           -0.154    19.797    
    SLICE_X9Y180         FDRE (Setup_fdre_C_D)       -0.010    19.787    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.787    
                         arrival time                         -21.418    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.059ns  (logic 0.236ns (4.665%)  route 4.823ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 20.003 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    16.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    16.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.823    21.344    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    20.003    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    20.003    
                         clock uncertainty           -0.154    19.849    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)       -0.093    19.756    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.756    
                         arrival time                         -21.344    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.036ns  (logic 0.236ns (4.686%)  route 4.800ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 20.002 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 16.282 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    16.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.236    16.518 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.800    21.318    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.208    20.002    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    20.002    
                         clock uncertainty           -0.154    19.848    
    SLICE_X3Y176         FDRE (Setup_fdre_C_D)       -0.112    19.736    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                         -21.318    
  -------------------------------------------------------------------
                         slack                                 -1.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line179/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.206ns (8.089%)  route 2.341ns (91.911%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line179/CLK_200M
    SLICE_X82Y196        FDCE                                         r  nolabel_line179/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDCE (Prop_fdce_C_Q)         0.206     1.304 r  nolabel_line179/GMII_1000M_reg/Q
                         net (fo=3, routed)           2.341     3.645    nolabel_line179/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line179/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line179/GMIIMUX/I1
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.154     3.136    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.375     3.511    nolabel_line179/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.189ns (5.136%)  route 3.491ns (94.864%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154     1.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.189     1.343 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           3.491     4.834    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.415    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     4.415    
                         clock uncertainty            0.154     4.569    
    SLICE_X7Y178         FDRE (Hold_fdre_C_D)         0.043     4.612    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.612    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.189ns (5.054%)  route 3.550ns (94.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.152     1.152    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.189     1.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.550     4.891    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.338     4.413    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     4.413    
                         clock uncertainty            0.154     4.567    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.041     4.608    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.162ns (4.239%)  route 3.659ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.153     1.153    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.162     1.315 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.659     4.974    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.414    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     4.414    
                         clock uncertainty            0.154     4.568    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.040     4.608    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.974    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.162ns (4.201%)  route 3.695ns (95.799%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.153     1.153    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.162     1.315 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.695     5.010    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.414    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.414    
                         clock uncertainty            0.154     4.568    
    SLICE_X4Y177         FDRE (Hold_fdre_C_D)         0.040     4.608    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           5.010    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.189ns (4.898%)  route 3.670ns (95.102%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.152     1.152    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.189     1.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.670     5.011    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.414    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     4.414    
                         clock uncertainty            0.154     4.568    
    SLICE_X4Y177         FDRE (Hold_fdre_C_D)         0.033     4.601    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.206ns (5.205%)  route 3.751ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.158     1.158    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.206     1.364 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           3.751     5.115    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.289     4.364    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty            0.154     4.518    
    SLICE_X11Y181        FDRE (Hold_fdre_C_D)         0.105     4.623    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.206ns (5.094%)  route 3.838ns (94.906%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154     1.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.206     1.360 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.838     5.198    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.415    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.415    
                         clock uncertainty            0.154     4.569    
    SLICE_X7Y178         FDRE (Hold_fdre_C_D)         0.118     4.687    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.178ns (4.403%)  route 3.864ns (95.597%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.156     1.156    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X13Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDRE (Prop_fdre_C_Q)         0.178     1.334 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           3.864     5.198    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.287     4.362    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     4.362    
                         clock uncertainty            0.154     4.516    
    SLICE_X12Y179        FDRE (Hold_fdre_C_D)         0.128     4.644    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.242ns (5.866%)  route 3.884ns (94.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.152     1.152    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X12Y176        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y176        FDRE (Prop_fdre_C_Q)         0.206     1.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.884     5.242    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X12Y175        LUT2 (Prop_lut2_I0_O)        0.036     5.278 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.278    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.281     4.356    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y175        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.356    
                         clock uncertainty            0.154     4.510    
    SLICE_X12Y175        FDRE (Hold_fdre_C_D)         0.188     4.698    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           5.278    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.841ns (47.024%)  route 0.947ns (52.976%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.464 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.464    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.630 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.630    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.788ns (45.406%)  route 0.947ns (54.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.577 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.577    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.786ns (45.343%)  route 0.947ns (54.657%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.464 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.464    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.575 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.575    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.771ns (44.866%)  route 0.947ns (55.134%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.560 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.560    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.735ns (43.686%)  route 0.947ns (56.314%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 12.183 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.524 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.524    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    12.183    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.154    12.029    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    12.078    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.733ns (43.619%)  route 0.947ns (56.381%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.522 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.522    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.733ns (43.619%)  route 0.947ns (56.381%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 12.184 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.522 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.522    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    12.184    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    12.184    
                         clock uncertainty           -0.154    12.030    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    12.079    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.718ns (43.111%)  route 0.947ns (56.889%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 12.183 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.507 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.507    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    12.183    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.154    12.029    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    12.078    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.680ns (41.783%)  route 0.947ns (58.217%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 12.183 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.469 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.469    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    12.183    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.154    12.029    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    12.078    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.680ns (41.783%)  route 0.947ns (58.217%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 12.183 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524     4.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259     5.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947     6.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043     6.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.469 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.469    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    12.183    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.154    12.029    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    12.078    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  5.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.195ns (39.009%)  route 0.305ns (60.991%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.305     2.668    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.028     2.696 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.696    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.745 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.745    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.154     2.610    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.681    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.197ns (39.409%)  route 0.303ns (60.591%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.303     2.666    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.028     2.694 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.694    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.745 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.745    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.154     2.610    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.681    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.177ns (32.756%)  route 0.363ns (67.244%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.363     2.708    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.736 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.736    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.785 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.785    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.453    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.154     2.607    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.678    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.179ns (32.777%)  route 0.367ns (67.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.367     2.711    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.739 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.739    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.790 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.790    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.453    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.154     2.607    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.678    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.183ns (33.433%)  route 0.364ns (66.567%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.364     2.709    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y137         LUT2 (Prop_lut2_I1_O)        0.028     2.737 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     2.737    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.792 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.792    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.453    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.154     2.607    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.678    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.195ns (34.911%)  route 0.364ns (65.089%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.118     2.362 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.364     2.726    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.754 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.754    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.803 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.803    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.453    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.154     2.607    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.678    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.177ns (31.438%)  route 0.386ns (68.562%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.386     2.730    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X1Y138         LUT3 (Prop_lut3_I2_O)        0.028     2.758 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.758    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.807 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.807    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.894     2.455    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.455    
                         clock uncertainty            0.154     2.609    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.071     2.680    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.272ns (47.314%)  route 0.303ns (52.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.303     2.666    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.028     2.694 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.694    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.779 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.779    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.820 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.820    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.154     2.610    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.681    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.118ns (21.603%)  route 0.428ns (78.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.118     2.361 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.428     2.789    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X3Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.154     2.610    
    SLICE_X3Y140         FDCE (Hold_fdce_C_D)         0.040     2.650    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.179ns (30.973%)  route 0.399ns (69.027%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.399     2.743    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.028     2.771 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.771    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.822 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.822    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line179/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line179/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line179/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.894     2.455    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.455    
                         clock uncertainty            0.154     2.609    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.071     2.680    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.021ns,  Total Violation      -14.820ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.926ns  (logic 0.259ns (4.371%)  route 5.667ns (95.629%))
  Logic Levels:           0  
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 20.410 - 16.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 16.470 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.470    16.470    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X14Y141        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDCE (Prop_fdce_C_Q)         0.259    16.729 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           5.667    22.396    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X10Y141        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.335    20.410    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y141        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.410    
                         clock uncertainty           -0.035    20.375    
    SLICE_X10Y141        FDRE (Setup_fdre_C_D)        0.000    20.375    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -22.396    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.783ns  (logic 0.362ns (6.260%)  route 5.421ns (93.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y145        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDPE (Prop_fdpe_C_Q)         0.236    16.707 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           5.421    22.128    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X14Y144        LUT6 (Prop_lut6_I4_O)        0.126    22.254 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.254    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.065    20.441    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.441    
                         arrival time                         -22.254    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.747ns  (logic 0.302ns (5.255%)  route 5.445ns (94.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y144        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y144        FDPE (Prop_fdpe_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           5.445    22.175    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X14Y145        LUT6 (Prop_lut6_I5_O)        0.043    22.218 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.218    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.064    20.440    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                         -22.218    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.601ns  (logic 0.266ns (4.749%)  route 5.335ns (95.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X19Y146        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDCE (Prop_fdce_C_Q)         0.223    16.694 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           5.335    22.029    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X17Y146        LUT6 (Prop_lut6_I2_O)        0.043    22.072 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.072    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X17Y146        FDRE (Setup_fdre_C_D)        0.034    20.410    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.562ns  (logic 0.302ns (5.430%)  route 5.260ns (94.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y144        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y144        FDPE (Prop_fdpe_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           5.260    21.990    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X17Y146        LUT6 (Prop_lut6_I5_O)        0.043    22.033 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.033    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X17Y146        FDRE (Setup_fdre_C_D)        0.033    20.409    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.606ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 20.410 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y145        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDCE (Prop_fdce_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           5.272    22.002    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X16Y143        LUT6 (Prop_lut6_I4_O)        0.043    22.045 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.045    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y143        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.335    20.410    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y143        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.410    
                         clock uncertainty           -0.035    20.375    
    SLICE_X16Y143        FDRE (Setup_fdre_C_D)        0.064    20.439    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                 -1.606    

Slack (VIOLATED) :        -1.565ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.535ns  (logic 0.302ns (5.457%)  route 5.233ns (94.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y146        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDPE (Prop_fdpe_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           5.233    21.963    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.043    22.006 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.006    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.065    20.441    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.441    
                         arrival time                         -22.006    
  -------------------------------------------------------------------
                         slack                                 -1.565    

Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.517ns  (logic 0.302ns (5.474%)  route 5.215ns (94.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y145        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDCE (Prop_fdce_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           5.215    21.945    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X14Y144        LUT6 (Prop_lut6_I4_O)        0.043    21.988 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.988    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.064    20.440    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.142ns  (logic 0.302ns (5.873%)  route 4.840ns (94.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 16.471 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.471    16.471    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y147        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.259    16.730 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           4.840    21.570    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X17Y146        LUT6 (Prop_lut6_I4_O)        0.043    21.613 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.613    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X17Y146        FDRE (Setup_fdre_C_D)        0.034    20.410    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.613    
  -------------------------------------------------------------------
                         slack                                 -1.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.214ns (5.293%)  route 3.829ns (94.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.335     1.335    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X15Y143        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDPE (Prop_fdpe_C_Q)         0.178     1.513 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           3.829     5.342    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X14Y144        LUT6 (Prop_lut6_I2_O)        0.036     5.378 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.378    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.472     4.789    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.789    
                         clock uncertainty            0.035     4.825    
    SLICE_X14Y144        FDRE (Hold_fdre_C_D)         0.188     5.013    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           5.378    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.242ns (6.030%)  route 3.771ns (93.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.336     1.336    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y144        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y144        FDCE (Prop_fdce_C_Q)         0.206     1.542 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           3.771     5.313    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X17Y146        LUT6 (Prop_lut6_I5_O)        0.036     5.349 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.349    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.471     4.788    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X17Y146        FDRE (Hold_fdre_C_D)         0.154     4.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           5.349    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.214ns (5.249%)  route 3.863ns (94.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.335     1.335    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X15Y143        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDCE (Prop_fdce_C_Q)         0.178     1.513 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           3.863     5.376    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X14Y144        LUT6 (Prop_lut6_I2_O)        0.036     5.412 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.412    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.472     4.789    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y144        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.789    
                         clock uncertainty            0.035     4.825    
    SLICE_X14Y144        FDRE (Hold_fdre_C_D)         0.189     5.014    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -5.014    
                         arrival time                           5.412    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.214ns (5.235%)  route 3.874ns (94.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.336     1.336    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X15Y145        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.178     1.514 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           3.874     5.388    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.036     5.424 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.424    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.472     4.789    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.789    
                         clock uncertainty            0.035     4.825    
    SLICE_X14Y145        FDRE (Hold_fdre_C_D)         0.188     5.013    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           5.424    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.242ns (5.944%)  route 3.830ns (94.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.336     1.336    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y147        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.206     1.542 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           3.830     5.372    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X17Y146        LUT6 (Prop_lut6_I4_O)        0.036     5.408 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.408    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.471     4.788    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X17Y146        FDRE (Hold_fdre_C_D)         0.153     4.977    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.242ns (5.851%)  route 3.894ns (94.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.335     1.335    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y143        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDCE (Prop_fdce_C_Q)         0.206     1.541 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           3.894     5.435    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X16Y143        LUT6 (Prop_lut6_I5_O)        0.036     5.471 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.471    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y143        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.470     4.787    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y143        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.787    
                         clock uncertainty            0.035     4.823    
    SLICE_X16Y143        FDRE (Hold_fdre_C_D)         0.188     5.011    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -5.011    
                         arrival time                           5.471    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.242ns (5.806%)  route 3.926ns (94.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.336     1.336    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y144        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y144        FDCE (Prop_fdce_C_Q)         0.206     1.542 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           3.926     5.468    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X17Y146        LUT6 (Prop_lut6_I5_O)        0.036     5.504 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.504    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.471     4.788    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y146        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X17Y146        FDRE (Hold_fdre_C_D)         0.154     4.978    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           5.504    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.290ns (6.837%)  route 3.952ns (93.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.336     1.336    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X16Y145        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDPE (Prop_fdpe_C_Q)         0.189     1.525 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           3.952     5.477    nolabel_line179/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X14Y145        LUT6 (Prop_lut6_I4_O)        0.101     5.578 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.578    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.472     4.789    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y145        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.789    
                         clock uncertainty            0.035     4.825    
    SLICE_X14Y145        FDRE (Hold_fdre_C_D)         0.189     5.014    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -5.014    
                         arrival time                           5.578    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.118ns (3.994%)  route 2.837ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.642     0.642    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X14Y141        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDCE (Prop_fdce_C_Q)         0.118     0.760 r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           2.837     3.597    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X10Y141        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     2.673    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y141        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.673    
                         clock uncertainty            0.035     2.709    
    SLICE_X10Y141        FDRE (Hold_fdre_C_D)         0.040     2.749    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.571ns  (logic 0.259ns (4.649%)  route 5.312ns (95.351%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 36.288 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.288    36.288    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259    36.547 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.312    41.859    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    43.925    
                         clock uncertainty           -0.035    43.889    
    SLICE_X9Y180         FDRE (Setup_fdre_C_D)       -0.031    43.858    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.858    
                         arrival time                         -41.859    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.563ns  (logic 0.236ns (4.242%)  route 5.327ns (95.758%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    36.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    36.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.327    41.848    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    43.977    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.977    
                         clock uncertainty           -0.035    43.941    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.089    43.852    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.852    
                         arrival time                         -41.848    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.478ns  (logic 0.236ns (4.308%)  route 5.242ns (95.692%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    36.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    36.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.242    41.763    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    43.977    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    43.977    
                         clock uncertainty           -0.035    43.941    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.102    43.839    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.839    
                         arrival time                         -41.763    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.341ns  (logic 0.204ns (3.820%)  route 5.137ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 43.921 - 40.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 36.282 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    36.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y176        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.204    36.486 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.137    41.623    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X8Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.153    43.921    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    43.921    
                         clock uncertainty           -0.035    43.885    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)       -0.076    43.809    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.809    
                         arrival time                         -41.623    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.371ns  (logic 0.223ns (4.152%)  route 5.148ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 43.924 - 40.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 36.287 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.287    36.287    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X13Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDRE (Prop_fdre_C_Q)         0.223    36.510 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.148    41.658    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.156    43.924    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.924    
                         clock uncertainty           -0.035    43.888    
    SLICE_X12Y179        FDRE (Setup_fdre_C_D)        0.011    43.899    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.899    
                         arrival time                         -41.658    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.308ns  (logic 0.259ns (4.879%)  route 5.049ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    36.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.259    36.544 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.049    41.593    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    43.977    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.977    
                         clock uncertainty           -0.035    43.941    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)       -0.013    43.928    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.928    
                         arrival time                         -41.593    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.102ns  (logic 0.236ns (4.625%)  route 4.866ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 36.282 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    36.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.236    36.518 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           4.866    41.384    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.208    43.976    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.976    
                         clock uncertainty           -0.035    43.940    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)       -0.104    43.836    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.836    
                         arrival time                         -41.384    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.130ns  (logic 0.259ns (5.048%)  route 4.871ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 36.288 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.288    36.288    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259    36.547 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           4.871    41.418    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.925    
                         clock uncertainty           -0.035    43.889    
    SLICE_X9Y180         FDRE (Setup_fdre_C_D)       -0.010    43.879    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.879    
                         arrival time                         -41.418    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.059ns  (logic 0.236ns (4.665%)  route 4.823ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.285    36.285    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.236    36.521 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.823    41.344    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.209    43.977    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.977    
                         clock uncertainty           -0.035    43.941    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)       -0.093    43.848    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.848    
                         arrival time                         -41.344    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.036ns  (logic 0.236ns (4.686%)  route 4.800ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 36.282 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.282    36.282    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.236    36.518 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.800    41.318    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.208    43.976    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.976    
                         clock uncertainty           -0.035    43.940    
    SLICE_X3Y176         FDRE (Setup_fdre_C_D)       -0.112    43.828    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.828    
                         arrival time                         -41.318    
  -------------------------------------------------------------------
                         slack                                  2.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line179/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.118ns (7.916%)  route 1.373ns (92.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X82Y196        FDCE                                         r  nolabel_line179/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDCE (Prop_fdce_C_Q)         0.118     0.661 f  nolabel_line179/GMII_1000M_reg/Q
                         net (fo=3, routed)           1.373     2.034    nolabel_line179/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line179/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line179/GMIIMUX/I0
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.035     1.650    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     1.837    nolabel_line179/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.189ns (5.136%)  route 3.491ns (94.864%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.154     1.154    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.189     1.343 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           3.491     4.834    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.340     4.342    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     4.342    
                         clock uncertainty            0.035     4.377    
    SLICE_X7Y178         FDRE (Hold_fdre_C_D)         0.043     4.420    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.189ns (5.054%)  route 3.550ns (94.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.152     1.152    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.189     1.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.550     4.891    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     4.340    
                         clock uncertainty            0.035     4.375    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.041     4.416    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.162ns (4.239%)  route 3.659ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.153     1.153    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.162     1.315 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.659     4.974    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.035     4.376    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.040     4.416    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           4.974    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.162ns (4.201%)  route 3.695ns (95.799%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.153     1.153    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X9Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.162     1.315 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.695     5.010    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.035     4.376    
    SLICE_X4Y177         FDRE (Hold_fdre_C_D)         0.040     4.416    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           5.010    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.189ns (4.898%)  route 3.670ns (95.102%))
  Logic Levels:           0  
  Clock Path Skew:        3.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.152     1.152    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.189     1.341 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.670     5.011    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.035     4.376    
    SLICE_X4Y177         FDRE (Hold_fdre_C_D)         0.033     4.409    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.409    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.118ns (4.557%)  route 2.471ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.583     0.583    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.118     0.701 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           2.471     3.172    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X11Y181        FDRE (Hold_fdre_C_D)         0.047     2.510    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.118ns (4.481%)  route 2.515ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.581     0.581    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.118     0.699 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           2.515     3.214    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.491    
    SLICE_X7Y178         FDRE (Hold_fdre_C_D)         0.033     2.524    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.100ns (3.824%)  route 2.515ns (96.176%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.585     0.585    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X11Y182        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y182        FDRE (Prop_fdre_C_Q)         0.100     0.685 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           2.515     3.200    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y181        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X11Y181        FDRE (Hold_fdre_C_D)         0.038     2.501    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.107ns (4.098%)  route 2.504ns (95.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.579     0.579    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X8Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.107     0.686 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           2.504     3.190    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.002     2.491    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.788ns  (logic 0.841ns (47.024%)  route 0.947ns (52.976%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.464 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.464    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.630 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.630    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.630    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.735ns  (logic 0.788ns (45.406%)  route 0.947ns (54.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.577 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.577    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.577    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.733ns  (logic 0.786ns (45.343%)  route 0.947ns (54.657%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.464 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.464    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.575 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.575    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.575    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.718ns  (logic 0.771ns (44.866%)  route 0.947ns (55.134%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.560 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.560    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.560    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.682ns  (logic 0.735ns (43.686%)  route 0.947ns (56.314%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 44.157 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.524 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.524    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    44.157    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    44.157    
                         clock uncertainty           -0.035    44.121    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    44.170    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -38.524    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.680ns  (logic 0.733ns (43.619%)  route 0.947ns (56.381%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.522 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.522    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.522    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.680ns  (logic 0.733ns (43.619%)  route 0.947ns (56.381%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 44.158 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.411 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.411    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.522 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.522    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.390    44.158    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    44.158    
                         clock uncertainty           -0.035    44.122    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    44.171    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -38.522    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.665ns  (logic 0.718ns (43.111%)  route 0.947ns (56.889%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 44.157 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.507 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.507    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    44.157    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    44.157    
                         clock uncertainty           -0.035    44.121    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    44.170    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -38.507    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.627ns  (logic 0.680ns (41.783%)  route 0.947ns (58.217%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 44.157 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.469 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.469    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    44.157    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    44.157    
                         clock uncertainty           -0.035    44.121    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    44.170    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -38.469    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.627ns  (logic 0.680ns (41.783%)  route 0.947ns (58.217%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 44.157 - 40.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 36.841 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    36.841    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.259    37.100 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.947    38.048    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.043    38.091 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000    38.091    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.358 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.358    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.469 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.469    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.389    44.157    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    44.157    
                         clock uncertainty           -0.035    44.121    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.049    44.170    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -38.469    
  -------------------------------------------------------------------
                         slack                                  5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.195ns (39.009%)  route 0.305ns (60.991%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.305     2.668    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.028     2.696 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.696    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.745 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.745    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.540    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.540    
                         clock uncertainty            0.035     2.575    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.646    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.197ns (39.409%)  route 0.303ns (60.591%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.303     2.666    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.028     2.694 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.694    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.745 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.745    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.540    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.540    
                         clock uncertainty            0.035     2.575    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.646    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.177ns (32.756%)  route 0.363ns (67.244%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.363     2.708    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.736 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.736    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.785 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.785    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.537    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.537    
                         clock uncertainty            0.035     2.572    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.643    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.179ns (32.777%)  route 0.367ns (67.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.367     2.711    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.739 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.739    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.790 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.790    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.537    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.537    
                         clock uncertainty            0.035     2.572    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.643    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.183ns (33.433%)  route 0.364ns (66.567%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.364     2.709    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y137         LUT2 (Prop_lut2_I1_O)        0.028     2.737 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     2.737    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.792 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.792    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.537    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     2.537    
                         clock uncertainty            0.035     2.572    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.643    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.195ns (34.911%)  route 0.364ns (65.089%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.118     2.362 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.364     2.726    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.754 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.754    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.803 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.803    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.892     2.537    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.537    
                         clock uncertainty            0.035     2.572    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.071     2.643    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.177ns (31.438%)  route 0.386ns (68.562%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.386     2.730    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X1Y138         LUT3 (Prop_lut3_I2_O)        0.028     2.758 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.758    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.807 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.807    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.894     2.539    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.539    
                         clock uncertainty            0.035     2.574    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.071     2.645    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.272ns (47.314%)  route 0.303ns (52.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.118     2.363 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.303     2.666    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.028     2.694 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.694    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.779 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.779    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.820 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.820    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.540    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y141         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.540    
                         clock uncertainty            0.035     2.575    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.646    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.118ns (21.603%)  route 0.428ns (78.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.118     2.361 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.428     2.789    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X3Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.895     2.540    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y140         FDCE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.540    
                         clock uncertainty            0.035     2.575    
    SLICE_X3Y140         FDCE (Hold_fdce_C_D)         0.040     2.615    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.179ns (30.973%)  route 0.399ns (69.027%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    nolabel_line179/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y137         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.100     2.344 f  nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.399     2.743    nolabel_line179/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X1Y138         LUT3 (Prop_lut3_I1_O)        0.028     2.771 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.771    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.822 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.822    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.894     2.539    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y138         FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.539    
                         clock uncertainty            0.035     2.574    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.071     2.645    nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.638ns  (logic 0.259ns (40.621%)  route 0.379ns (59.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X94Y156        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.379     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y156        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.631ns  (logic 0.259ns (41.032%)  route 0.372ns (58.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X94Y155        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y156        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.227%)  route 0.359ns (63.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X101Y152       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y151       FDCE (Setup_fdce_C_D)       -0.062     4.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.390%)  route 0.308ns (56.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X94Y156        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X94Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y157        FDCE (Setup_fdce_C_D)       -0.064     4.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.936    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.173%)  route 0.302ns (53.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X102Y153       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.302     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X102Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y152       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X92Y156        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y157        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.742%)  route 0.275ns (55.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X101Y152       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X102Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y152       FDCE (Setup_fdce_C_D)        0.023     5.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.442%)  route 0.268ns (54.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X101Y152       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.268     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X102Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y152       FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  4.531    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_13/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.236ns (6.245%)  route 3.543ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.543     5.248    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.320     6.320    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X39Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_13/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X39Y136        FDCE (Recov_fdce_C_CLR)     -0.292     6.081    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_13
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.236ns (6.245%)  route 3.543ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.543     5.248    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.320     6.320    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X39Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X39Y136        FDCE (Recov_fdce_C_CLR)     -0.292     6.081    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.236ns (6.245%)  route 3.543ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.543     5.248    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.320     6.320    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X39Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X39Y136        FDCE (Recov_fdce_C_CLR)     -0.292     6.081    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_12/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.236ns (6.245%)  route 3.543ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.543     5.248    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.320     6.320    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X38Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_12/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X38Y136        FDCE (Recov_fdce_C_CLR)     -0.234     6.139    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_12
  -------------------------------------------------------------------
                         required time                          6.139    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.236ns (6.245%)  route 3.543ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.543     5.248    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.320     6.320    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X38Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X38Y136        FDCE (Recov_fdce_C_CLR)     -0.234     6.139    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16
  -------------------------------------------------------------------
                         required time                          6.139    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.236ns (6.371%)  route 3.468ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.468     5.173    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X36Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.322     6.322    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X36Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X36Y136        FDCE (Recov_fdce_C_CLR)     -0.292     6.083    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.236ns (6.371%)  route 3.468ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.468     5.173    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X36Y136        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.322     6.322    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X36Y136        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X36Y136        FDCE (Recov_fdce_C_CLR)     -0.292     6.083    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.236ns (6.412%)  route 3.445ns (93.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.445     5.150    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X36Y137        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.322     6.322    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X36Y137        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.292     6.083    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.236ns (6.412%)  route 3.445ns (93.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.445     5.150    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X36Y137        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.322     6.322    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X36Y137        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.292     6.083    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.236ns (6.412%)  route 3.445ns (93.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.469     1.469    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X18Y140        FDPE                                         r  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140        FDPE (Prop_fdpe_C_Q)         0.236     1.705 f  nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.445     5.150    nolabel_line179/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X36Y137        FDCE                                         f  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.322     6.322    nolabel_line179/SiTCP/SiTCP/CLK
    SLICE_X36Y137        FDCE                                         r  nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.292     6.083    nolabel_line179/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.234%)  route 0.104ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.552     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y154       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDPE (Prop_fdpe_C_Q)         0.118     0.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X102Y153       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.752     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.186     0.566    
    SLICE_X102Y153       FDCE (Remov_fdce_C_CLR)     -0.050     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.234%)  route 0.104ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.552     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y154       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDPE (Prop_fdpe_C_Q)         0.118     0.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X102Y153       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.752     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.186     0.566    
    SLICE_X102Y153       FDCE (Remov_fdce_C_CLR)     -0.050     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.234%)  route 0.104ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.552     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y154       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDPE (Prop_fdpe_C_Q)         0.118     0.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X102Y153       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.752     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.186     0.566    
    SLICE_X102Y153       FDCE (Remov_fdce_C_CLR)     -0.050     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.665%)  route 0.159ns (61.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.549     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDCE (Prop_fdce_C_Q)         0.100     0.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.159     0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X94Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.746     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X94Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.168     0.578    
    SLICE_X94Y160        FDCE (Remov_fdce_C_CLR)     -0.050     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.665%)  route 0.146ns (59.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.551     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X97Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDPE (Prop_fdpe_C_Q)         0.100     0.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.750     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.185     0.565    
    SLICE_X98Y155        FDCE (Remov_fdce_C_CLR)     -0.050     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.768%)  route 0.151ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.188     0.561    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.768%)  route 0.151ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.188     0.561    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.768%)  route 0.151ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.188     0.561    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.768%)  route 0.151ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.188     0.561    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.742%)  route 0.152ns (60.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X95Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.747     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X95Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -1.575ns,  Total Violation       -8.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.575ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.223ns (4.230%)  route 5.049ns (95.770%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           5.049    21.501    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                 -1.575    

Slack (VIOLATED) :        -1.575ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.223ns (4.230%)  route 5.049ns (95.770%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           5.049    21.501    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                 -1.575    

Slack (VIOLATED) :        -1.575ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.223ns (4.230%)  route 5.049ns (95.770%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           5.049    21.501    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                 -1.575    

Slack (VIOLATED) :        -1.575ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.223ns (4.230%)  route 5.049ns (95.770%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           5.049    21.501    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                 -1.575    

Slack (VIOLATED) :        -1.575ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.272ns  (logic 0.223ns (4.230%)  route 5.049ns (95.770%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           5.049    21.501    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                 -1.575    

Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.293ns  (logic 0.223ns (5.195%)  route 4.070ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           4.070    20.522    nolabel_line179/CNT_RST
    SLICE_X80Y198        FDCE                                         f  nolabel_line179/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y198        FDCE                                         r  nolabel_line179/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y198        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line179/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -20.522    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.232ns  (logic 0.223ns (5.270%)  route 4.009ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           4.009    20.461    nolabel_line179/CNT_RST
    SLICE_X83Y196        FDPE                                         f  nolabel_line179/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line179/GMII_RX_CLK
    SLICE_X83Y196        FDPE                                         r  nolabel_line179/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X83Y196        FDPE (Recov_fdpe_C_PRE)     -0.178    19.960    nolabel_line179/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -20.461    
  -------------------------------------------------------------------
                         slack                                 -0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.178ns (5.019%)  route 3.369ns (94.981%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.178     1.276 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           3.369     4.645    nolabel_line179/CNT_RST
    SLICE_X83Y196        FDPE                                         f  nolabel_line179/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line179/GMII_RX_CLK
    SLICE_X83Y196        FDPE                                         r  nolabel_line179/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X83Y196        FDPE (Remov_fdpe_C_PRE)     -0.147     4.435    nolabel_line179/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.645    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.178ns (4.949%)  route 3.419ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.178     1.276 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           3.419     4.695    nolabel_line179/CNT_RST
    SLICE_X80Y198        FDCE                                         f  nolabel_line179/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y198        FDCE                                         r  nolabel_line179/RX_CNT_reg[0]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X80Y198        FDCE (Remov_fdce_C_CLR)     -0.140     4.442    nolabel_line179/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.442    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.100ns (3.567%)  route 2.704ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           2.704     3.347    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[1]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line179/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.100ns (3.567%)  route 2.704ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           2.704     3.347    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[2]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line179/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.100ns (3.567%)  route 2.704ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           2.704     3.347    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[3]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line179/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.100ns (3.567%)  route 2.704ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           2.704     3.347    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[4]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line179/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 nolabel_line179/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line179/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.100ns (3.567%)  route 2.704ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line179/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line179/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line179/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line179/CNT_RST_reg/Q
                         net (fo=7, routed)           2.704     3.347    nolabel_line179/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line179/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line179/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line179/RX_CNT_reg[5]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line179/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.827    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.457ns (17.179%)  route 2.203ns (82.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X84Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 29.979    

Slack (MET) :             29.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.457ns (17.179%)  route 2.203ns (82.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X84Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 29.979    

Slack (MET) :             29.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.457ns (17.179%)  route 2.203ns (82.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X84Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 29.979    

Slack (MET) :             29.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.457ns (17.179%)  route 2.203ns (82.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X84Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 29.979    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.457ns (17.193%)  route 2.201ns (82.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.223     4.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.443     4.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X60Y152        LUT6 (Prop_lut6_I4_O)        0.043     4.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.446     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y152        LUT4 (Prop_lut4_I3_O)        0.054     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.921     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y160        LUT1 (Prop_lut1_I0_O)        0.137     6.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.391     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.456    37.029    
                         clock uncertainty           -0.035    36.994    
    SLICE_X85Y162        FDCE (Recov_fdce_C_CLR)     -0.212    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 29.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y150       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y150       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y150       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y150       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y150       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y150       FDPE (Remov_fdpe_C_PRE)     -0.052     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y151       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X103Y150       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y150       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X103Y150       FDPE (Remov_fdpe_C_PRE)     -0.072     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 nolabel_line179/IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  nolabel_line179/IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  nolabel_line179/IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line179/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line179/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line179/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line179/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





