Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : design
Design : riscv
Version: J-2014.09-SP4
Date   : Fri Mar  1 03:02:43 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)

Local Link Library:

    {/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt1p05vn40c
    Library : saed32lvt_tt1p05vn40c
    Process :   1.00
    Temperature : -40.00
    Voltage :  1.050
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   70000
Location       :   saed32lvt_tt1p05vn40c
Resistance     :   0.01
Capacitance    :   0.000143
Area           :   0.01
Slope          :   170.996
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    18.44
     2    42.77
     3    70.64
     4   102.58
     5   139.15
     6   180.88
     7   228.32
     8   282.00
     9   342.48
    10   410.29
    11   485.98
    12   570.09
    13   663.16
    14   765.74
    15   878.36
    16  1001.57
    17  1135.91
    18  1281.93
    19  1440.17
    20  1611.17



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains black box (unknown) components. (RPT-8)
1
