
EM_585.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000062c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000006a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  00800060  00800060  000006a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000006d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000290  00000000  00000000  0000070c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016ce  00000000  00000000  0000099c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c73  00000000  00000000  0000206a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001065  00000000  00000000  00002cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000624  00000000  00000000  00003d44  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a20  00000000  00000000  00004368  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f08  00000000  00000000  00004d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000200  00000000  00000000  00005c90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 c9 01 	jmp	0x392	; 0x392 <__vector_1>
   8:	0c 94 f0 01 	jmp	0x3e0	; 0x3e0 <__vector_2>
   c:	0c 94 17 02 	jmp	0x42e	; 0x42e <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 65 02 	jmp	0x4ca	; 0x4ca <__vector_6>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 3e 02 	jmp	0x47c	; 0x47c <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 c2 00 	jmp	0x184	; 0x184 <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec e2       	ldi	r30, 0x2C	; 44
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ae 36       	cpi	r26, 0x6E	; 110
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 14 03 	jmp	0x628	; 0x628 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
	/*UART_voidInit();
	SPI_voidMasterInit();
	u8 i = 0 ;*/
	
	
	TWI_voidMasterInit(0);
  92:	80 e0       	ldi	r24, 0x00	; 0
  94:	0e 94 8c 02 	call	0x518	; 0x518 <TWI_voidMasterInit>
	
	EEPROM_voidSendData(0, 'A');
  98:	61 e4       	ldi	r22, 0x41	; 65
  9a:	80 e0       	ldi	r24, 0x00	; 0
  9c:	90 e0       	ldi	r25, 0x00	; 0
  9e:	0e 94 61 00 	call	0xc2	; 0xc2 <EEPROM_voidSendData>
	
    while (1) 
    {
		
		u8 val = EEPROM_u8ReadData(0);
  a2:	80 e0       	ldi	r24, 0x00	; 0
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	0e 94 7f 00 	call	0xfe	; 0xfe <EEPROM_u8ReadData>
		
		if(val == 'A')
  aa:	81 34       	cpi	r24, 0x41	; 65
  ac:	29 f4       	brne	.+10     	; 0xb8 <main+0x26>
		{
			LED_voidon(DIO_PORTD, DIO_PIN0);
  ae:	60 e0       	ldi	r22, 0x00	; 0
  b0:	83 e0       	ldi	r24, 0x03	; 3
  b2:	0e 94 a4 00 	call	0x148	; 0x148 <LED_voidon>
  b6:	f5 cf       	rjmp	.-22     	; 0xa2 <main+0x10>
		}
		else
		{
			LED_voidoff(DIO_PORTD, DIO_PIN0);
  b8:	60 e0       	ldi	r22, 0x00	; 0
  ba:	83 e0       	ldi	r24, 0x03	; 3
  bc:	0e 94 b3 00 	call	0x166	; 0x166 <LED_voidoff>
  c0:	f0 cf       	rjmp	.-32     	; 0xa2 <main+0x10>

000000c2 <EEPROM_voidSendData>:
#define  F_CPU 16000000UL
#include <util/delay.h>


void EEPROM_voidSendData(u16 address, u8 data)
{
  c2:	1f 93       	push	r17
  c4:	cf 93       	push	r28
  c6:	df 93       	push	r29
  c8:	d8 2f       	mov	r29, r24
  ca:	c6 2f       	mov	r28, r22
	
	u8 LOC_u8DeviceAddress = 0b1010000 | address>>8 ;
  cc:	19 2f       	mov	r17, r25
  ce:	10 65       	ori	r17, 0x50	; 80
	/*Send Start condition */
	TWI_TWI_Err_StatusSendStartCondition() ;
  d0:	0e 94 9f 02 	call	0x53e	; 0x53e <TWI_TWI_Err_StatusSendStartCondition>
	/*SEND Device address */
	TWI_TWI_Err_StatusSlaveAddressWithWrite(LOC_u8DeviceAddress) ;
  d4:	81 2f       	mov	r24, r17
  d6:	0e 94 c1 02 	call	0x582	; 0x582 <TWI_TWI_Err_StatusSlaveAddressWithWrite>
	/*send location address (8 bit) */
	TWI_TWI_Err_StatusMasterSendData((u8)address) ;
  da:	8d 2f       	mov	r24, r29
  dc:	0e 94 ed 02 	call	0x5da	; 0x5da <TWI_TWI_Err_StatusMasterSendData>
	
	/*send data */
	
	TWI_TWI_Err_StatusMasterSendData(data) ;
  e0:	8c 2f       	mov	r24, r28
  e2:	0e 94 ed 02 	call	0x5da	; 0x5da <TWI_TWI_Err_StatusMasterSendData>
	
	TWI_voidSendStopCondition() ;
  e6:	0e 94 0d 03 	call	0x61a	; 0x61a <TWI_voidSendStopCondition>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ea:	8f e1       	ldi	r24, 0x1F	; 31
  ec:	9e e4       	ldi	r25, 0x4E	; 78
  ee:	01 97       	sbiw	r24, 0x01	; 1
  f0:	f1 f7       	brne	.-4      	; 0xee <EEPROM_voidSendData+0x2c>
  f2:	00 c0       	rjmp	.+0      	; 0xf4 <EEPROM_voidSendData+0x32>
  f4:	00 00       	nop
	
	_delay_ms(5) ;
}
  f6:	df 91       	pop	r29
  f8:	cf 91       	pop	r28
  fa:	1f 91       	pop	r17
  fc:	08 95       	ret

000000fe <EEPROM_u8ReadData>:


u8 EEPROM_u8ReadData(u16 address) 
{
  fe:	0f 93       	push	r16
 100:	1f 93       	push	r17
 102:	cf 93       	push	r28
 104:	df 93       	push	r29
 106:	1f 92       	push	r1
 108:	cd b7       	in	r28, 0x3d	; 61
 10a:	de b7       	in	r29, 0x3e	; 62
 10c:	08 2f       	mov	r16, r24
	u8 val=0 ;
 10e:	19 82       	std	Y+1, r1	; 0x01
	u8 LOC_u8DeviceAddress = 0b1010000 | address>>8 ;
 110:	19 2f       	mov	r17, r25
 112:	10 65       	ori	r17, 0x50	; 80
	/*Send Start condition */
	TWI_TWI_Err_StatusSendStartCondition() ;
 114:	0e 94 9f 02 	call	0x53e	; 0x53e <TWI_TWI_Err_StatusSendStartCondition>
	/*SEND Device address */
	TWI_TWI_Err_StatusSlaveAddressWithWrite(LOC_u8DeviceAddress) ;
 118:	81 2f       	mov	r24, r17
 11a:	0e 94 c1 02 	call	0x582	; 0x582 <TWI_TWI_Err_StatusSlaveAddressWithWrite>
	/*send location address (8 bit) */
	TWI_TWI_Err_StatusMasterSendData((u8)address) ;
 11e:	80 2f       	mov	r24, r16
 120:	0e 94 ed 02 	call	0x5da	; 0x5da <TWI_TWI_Err_StatusMasterSendData>
	
	/*SEND repeated start */
	
	TWI_TWI_Err_StatusSendRepeatedStart() ;
 124:	0e 94 b0 02 	call	0x560	; 0x560 <TWI_TWI_Err_StatusSendRepeatedStart>
	
	TWI_TWI_Err_StatusSlaveAddressWithRead(LOC_u8DeviceAddress) ;
 128:	81 2f       	mov	r24, r17
 12a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <TWI_TWI_Err_StatusSlaveAddressWithRead>
	
	/*read data */
	
	TWI_TWI_Err_StatusMasterReciveData(&val) ;
 12e:	ce 01       	movw	r24, r28
 130:	01 96       	adiw	r24, 0x01	; 1
 132:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <TWI_TWI_Err_StatusMasterReciveData>
	
	
	TWI_voidSendStopCondition() ;
 136:	0e 94 0d 03 	call	0x61a	; 0x61a <TWI_voidSendStopCondition>
	
	
	return val ;
 13a:	89 81       	ldd	r24, Y+1	; 0x01
 13c:	0f 90       	pop	r0
 13e:	df 91       	pop	r29
 140:	cf 91       	pop	r28
 142:	1f 91       	pop	r17
 144:	0f 91       	pop	r16
 146:	08 95       	ret

00000148 <LED_voidon>:
#include "../../LIB/STD_TYPE.h"
#include "../../MCAL/DIO/DIO_reg.h"
#include "../../MCAL/DIO/DIO_interface.h"

void LED_voidon(u8 copy_u8port, u8 copy_u8pin) 
{
 148:	cf 93       	push	r28
 14a:	df 93       	push	r29
 14c:	c8 2f       	mov	r28, r24
 14e:	d6 2f       	mov	r29, r22
	DIO_voidSetPinDir(copy_u8port, copy_u8pin , OUTPUT) ;
 150:	41 e0       	ldi	r20, 0x01	; 1
 152:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_voidSetPinDir>
	DIO_voidSetPinVal(copy_u8port, copy_u8pin , HIGH) ;
 156:	41 e0       	ldi	r20, 0x01	; 1
 158:	6d 2f       	mov	r22, r29
 15a:	8c 2f       	mov	r24, r28
 15c:	0e 94 59 01 	call	0x2b2	; 0x2b2 <DIO_voidSetPinVal>
	
}
 160:	df 91       	pop	r29
 162:	cf 91       	pop	r28
 164:	08 95       	ret

00000166 <LED_voidoff>:

void LED_voidoff(u8 copy_u8port, u8 copy_u8pin) 
{
 166:	cf 93       	push	r28
 168:	df 93       	push	r29
 16a:	c8 2f       	mov	r28, r24
 16c:	d6 2f       	mov	r29, r22
	DIO_voidSetPinDir(copy_u8port, copy_u8pin , OUTPUT) ;
 16e:	41 e0       	ldi	r20, 0x01	; 1
 170:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_voidSetPinDir>
	DIO_voidSetPinVal(copy_u8port, copy_u8pin , LOW) ;
 174:	40 e0       	ldi	r20, 0x00	; 0
 176:	6d 2f       	mov	r22, r29
 178:	8c 2f       	mov	r24, r28
 17a:	0e 94 59 01 	call	0x2b2	; 0x2b2 <DIO_voidSetPinVal>
		
	
}
 17e:	df 91       	pop	r29
 180:	cf 91       	pop	r28
 182:	08 95       	ret

00000184 <__vector_16>:
	ADC_PTR = ptr ;
}

void __vector_16(void)__attribute__((signal));
void __vector_16(void)
{
 184:	1f 92       	push	r1
 186:	0f 92       	push	r0
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	0f 92       	push	r0
 18c:	11 24       	eor	r1, r1
 18e:	2f 93       	push	r18
 190:	3f 93       	push	r19
 192:	4f 93       	push	r20
 194:	5f 93       	push	r21
 196:	6f 93       	push	r22
 198:	7f 93       	push	r23
 19a:	8f 93       	push	r24
 19c:	9f 93       	push	r25
 19e:	af 93       	push	r26
 1a0:	bf 93       	push	r27
 1a2:	ef 93       	push	r30
 1a4:	ff 93       	push	r31
	
	ADC_PTR() ;
 1a6:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 1aa:	f0 91 61 00 	lds	r31, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 1ae:	09 95       	icall
	
 1b0:	ff 91       	pop	r31
 1b2:	ef 91       	pop	r30
 1b4:	bf 91       	pop	r27
 1b6:	af 91       	pop	r26
 1b8:	9f 91       	pop	r25
 1ba:	8f 91       	pop	r24
 1bc:	7f 91       	pop	r23
 1be:	6f 91       	pop	r22
 1c0:	5f 91       	pop	r21
 1c2:	4f 91       	pop	r20
 1c4:	3f 91       	pop	r19
 1c6:	2f 91       	pop	r18
 1c8:	0f 90       	pop	r0
 1ca:	0f be       	out	0x3f, r0	; 63
 1cc:	0f 90       	pop	r0
 1ce:	1f 90       	pop	r1
 1d0:	18 95       	reti

000001d2 <DIO_voidSetPinDir>:


void DIO_voidSetPinDir(u8 copy_u8port, u8 copy_u8pin , u8 copy_u8dir){
	
	  
	     if (copy_u8dir==OUTPUT)
 1d2:	41 30       	cpi	r20, 0x01	; 1
 1d4:	a1 f5       	brne	.+104    	; 0x23e <DIO_voidSetPinDir+0x6c>
	     {
			 
			 switch(copy_u8port){
 1d6:	81 30       	cpi	r24, 0x01	; 1
 1d8:	89 f0       	breq	.+34     	; 0x1fc <DIO_voidSetPinDir+0x2a>
 1da:	28 f0       	brcs	.+10     	; 0x1e6 <DIO_voidSetPinDir+0x14>
 1dc:	82 30       	cpi	r24, 0x02	; 2
 1de:	c9 f0       	breq	.+50     	; 0x212 <DIO_voidSetPinDir+0x40>
 1e0:	83 30       	cpi	r24, 0x03	; 3
 1e2:	11 f1       	breq	.+68     	; 0x228 <DIO_voidSetPinDir+0x56>
 1e4:	08 95       	ret
				 
				  case DIO_PORTA: SET_BIT(DDRA_REG,copy_u8pin) ; break;
 1e6:	2a b3       	in	r18, 0x1a	; 26
 1e8:	81 e0       	ldi	r24, 0x01	; 1
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <DIO_voidSetPinDir+0x20>
 1ee:	88 0f       	add	r24, r24
 1f0:	99 1f       	adc	r25, r25
 1f2:	6a 95       	dec	r22
 1f4:	e2 f7       	brpl	.-8      	; 0x1ee <DIO_voidSetPinDir+0x1c>
 1f6:	82 2b       	or	r24, r18
 1f8:	8a bb       	out	0x1a, r24	; 26
 1fa:	08 95       	ret
				  case DIO_PORTB: SET_BIT(DDRB_REG,copy_u8pin) ; break;
 1fc:	27 b3       	in	r18, 0x17	; 23
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_voidSetPinDir+0x36>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_voidSetPinDir+0x32>
 20c:	82 2b       	or	r24, r18
 20e:	87 bb       	out	0x17, r24	; 23
 210:	08 95       	ret
				  case DIO_PORTC: SET_BIT(DDRC_REG,copy_u8pin) ; break;
 212:	24 b3       	in	r18, 0x14	; 20
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	02 c0       	rjmp	.+4      	; 0x21e <DIO_voidSetPinDir+0x4c>
 21a:	88 0f       	add	r24, r24
 21c:	99 1f       	adc	r25, r25
 21e:	6a 95       	dec	r22
 220:	e2 f7       	brpl	.-8      	; 0x21a <DIO_voidSetPinDir+0x48>
 222:	82 2b       	or	r24, r18
 224:	84 bb       	out	0x14, r24	; 20
 226:	08 95       	ret
				  case DIO_PORTD: SET_BIT(DDRD_REG,copy_u8pin) ; break;
 228:	21 b3       	in	r18, 0x11	; 17
 22a:	81 e0       	ldi	r24, 0x01	; 1
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	02 c0       	rjmp	.+4      	; 0x234 <DIO_voidSetPinDir+0x62>
 230:	88 0f       	add	r24, r24
 232:	99 1f       	adc	r25, r25
 234:	6a 95       	dec	r22
 236:	e2 f7       	brpl	.-8      	; 0x230 <DIO_voidSetPinDir+0x5e>
 238:	82 2b       	or	r24, r18
 23a:	81 bb       	out	0x11, r24	; 17
 23c:	08 95       	ret
			 }
			 
			 
	     }
	     else if (copy_u8dir==INPUT)
 23e:	41 11       	cpse	r20, r1
 240:	37 c0       	rjmp	.+110    	; 0x2b0 <DIO_voidSetPinDir+0xde>
	     { switch(copy_u8port){
 242:	81 30       	cpi	r24, 0x01	; 1
 244:	91 f0       	breq	.+36     	; 0x26a <DIO_voidSetPinDir+0x98>
 246:	28 f0       	brcs	.+10     	; 0x252 <DIO_voidSetPinDir+0x80>
 248:	82 30       	cpi	r24, 0x02	; 2
 24a:	d9 f0       	breq	.+54     	; 0x282 <DIO_voidSetPinDir+0xb0>
 24c:	83 30       	cpi	r24, 0x03	; 3
 24e:	29 f1       	breq	.+74     	; 0x29a <DIO_voidSetPinDir+0xc8>
 250:	08 95       	ret
		     
		     case DIO_PORTA: CLR_BIT(DDRA_REG,copy_u8pin) ; break;
 252:	2a b3       	in	r18, 0x1a	; 26
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	02 c0       	rjmp	.+4      	; 0x25e <DIO_voidSetPinDir+0x8c>
 25a:	88 0f       	add	r24, r24
 25c:	99 1f       	adc	r25, r25
 25e:	6a 95       	dec	r22
 260:	e2 f7       	brpl	.-8      	; 0x25a <DIO_voidSetPinDir+0x88>
 262:	80 95       	com	r24
 264:	82 23       	and	r24, r18
 266:	8a bb       	out	0x1a, r24	; 26
 268:	08 95       	ret
		     case DIO_PORTB: CLR_BIT(DDRB_REG,copy_u8pin) ; break;
 26a:	27 b3       	in	r18, 0x17	; 23
 26c:	81 e0       	ldi	r24, 0x01	; 1
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	02 c0       	rjmp	.+4      	; 0x276 <DIO_voidSetPinDir+0xa4>
 272:	88 0f       	add	r24, r24
 274:	99 1f       	adc	r25, r25
 276:	6a 95       	dec	r22
 278:	e2 f7       	brpl	.-8      	; 0x272 <DIO_voidSetPinDir+0xa0>
 27a:	80 95       	com	r24
 27c:	82 23       	and	r24, r18
 27e:	87 bb       	out	0x17, r24	; 23
 280:	08 95       	ret
		     case DIO_PORTC: CLR_BIT(DDRC_REG,copy_u8pin) ; break;
 282:	24 b3       	in	r18, 0x14	; 20
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_voidSetPinDir+0xbc>
 28a:	88 0f       	add	r24, r24
 28c:	99 1f       	adc	r25, r25
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_voidSetPinDir+0xb8>
 292:	80 95       	com	r24
 294:	82 23       	and	r24, r18
 296:	84 bb       	out	0x14, r24	; 20
 298:	08 95       	ret
		     case DIO_PORTD: CLR_BIT(DDRD_REG,copy_u8pin) ; break;
 29a:	21 b3       	in	r18, 0x11	; 17
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	02 c0       	rjmp	.+4      	; 0x2a6 <DIO_voidSetPinDir+0xd4>
 2a2:	88 0f       	add	r24, r24
 2a4:	99 1f       	adc	r25, r25
 2a6:	6a 95       	dec	r22
 2a8:	e2 f7       	brpl	.-8      	; 0x2a2 <DIO_voidSetPinDir+0xd0>
 2aa:	80 95       	com	r24
 2ac:	82 23       	and	r24, r18
 2ae:	81 bb       	out	0x11, r24	; 17
 2b0:	08 95       	ret

000002b2 <DIO_voidSetPinVal>:


void DIO_voidSetPinVal(u8 copy_u8port, u8 copy_u8pin , u8 copy_u8val){
	
	
	if (copy_u8val==HIGH)
 2b2:	41 30       	cpi	r20, 0x01	; 1
 2b4:	a1 f5       	brne	.+104    	; 0x31e <DIO_voidSetPinVal+0x6c>
	{
		
		switch(copy_u8port){
 2b6:	81 30       	cpi	r24, 0x01	; 1
 2b8:	89 f0       	breq	.+34     	; 0x2dc <DIO_voidSetPinVal+0x2a>
 2ba:	28 f0       	brcs	.+10     	; 0x2c6 <DIO_voidSetPinVal+0x14>
 2bc:	82 30       	cpi	r24, 0x02	; 2
 2be:	c9 f0       	breq	.+50     	; 0x2f2 <DIO_voidSetPinVal+0x40>
 2c0:	83 30       	cpi	r24, 0x03	; 3
 2c2:	11 f1       	breq	.+68     	; 0x308 <DIO_voidSetPinVal+0x56>
 2c4:	08 95       	ret
			
			case DIO_PORTA: SET_BIT(PORTA_REG,copy_u8pin) ; break;
 2c6:	2b b3       	in	r18, 0x1b	; 27
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	02 c0       	rjmp	.+4      	; 0x2d2 <DIO_voidSetPinVal+0x20>
 2ce:	88 0f       	add	r24, r24
 2d0:	99 1f       	adc	r25, r25
 2d2:	6a 95       	dec	r22
 2d4:	e2 f7       	brpl	.-8      	; 0x2ce <DIO_voidSetPinVal+0x1c>
 2d6:	82 2b       	or	r24, r18
 2d8:	8b bb       	out	0x1b, r24	; 27
 2da:	08 95       	ret
			case DIO_PORTB: SET_BIT(PORTB_REG,copy_u8pin) ; break;
 2dc:	28 b3       	in	r18, 0x18	; 24
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <DIO_voidSetPinVal+0x36>
 2e4:	88 0f       	add	r24, r24
 2e6:	99 1f       	adc	r25, r25
 2e8:	6a 95       	dec	r22
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <DIO_voidSetPinVal+0x32>
 2ec:	82 2b       	or	r24, r18
 2ee:	88 bb       	out	0x18, r24	; 24
 2f0:	08 95       	ret
			case DIO_PORTC: SET_BIT(PORTC_REG,copy_u8pin) ; break;
 2f2:	25 b3       	in	r18, 0x15	; 21
 2f4:	81 e0       	ldi	r24, 0x01	; 1
 2f6:	90 e0       	ldi	r25, 0x00	; 0
 2f8:	02 c0       	rjmp	.+4      	; 0x2fe <DIO_voidSetPinVal+0x4c>
 2fa:	88 0f       	add	r24, r24
 2fc:	99 1f       	adc	r25, r25
 2fe:	6a 95       	dec	r22
 300:	e2 f7       	brpl	.-8      	; 0x2fa <DIO_voidSetPinVal+0x48>
 302:	82 2b       	or	r24, r18
 304:	85 bb       	out	0x15, r24	; 21
 306:	08 95       	ret
			case DIO_PORTD: SET_BIT(PORTD_REG,copy_u8pin) ; break;
 308:	22 b3       	in	r18, 0x12	; 18
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	02 c0       	rjmp	.+4      	; 0x314 <DIO_voidSetPinVal+0x62>
 310:	88 0f       	add	r24, r24
 312:	99 1f       	adc	r25, r25
 314:	6a 95       	dec	r22
 316:	e2 f7       	brpl	.-8      	; 0x310 <DIO_voidSetPinVal+0x5e>
 318:	82 2b       	or	r24, r18
 31a:	82 bb       	out	0x12, r24	; 18
 31c:	08 95       	ret
		}
		
		
	}
	else if (copy_u8val==LOW)
 31e:	41 11       	cpse	r20, r1
 320:	37 c0       	rjmp	.+110    	; 0x390 <DIO_voidSetPinVal+0xde>
	{ switch(copy_u8port){
 322:	81 30       	cpi	r24, 0x01	; 1
 324:	91 f0       	breq	.+36     	; 0x34a <DIO_voidSetPinVal+0x98>
 326:	28 f0       	brcs	.+10     	; 0x332 <DIO_voidSetPinVal+0x80>
 328:	82 30       	cpi	r24, 0x02	; 2
 32a:	d9 f0       	breq	.+54     	; 0x362 <DIO_voidSetPinVal+0xb0>
 32c:	83 30       	cpi	r24, 0x03	; 3
 32e:	29 f1       	breq	.+74     	; 0x37a <DIO_voidSetPinVal+0xc8>
 330:	08 95       	ret
		
		case DIO_PORTA: CLR_BIT(PORTA_REG,copy_u8pin) ; break;
 332:	2b b3       	in	r18, 0x1b	; 27
 334:	81 e0       	ldi	r24, 0x01	; 1
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	02 c0       	rjmp	.+4      	; 0x33e <DIO_voidSetPinVal+0x8c>
 33a:	88 0f       	add	r24, r24
 33c:	99 1f       	adc	r25, r25
 33e:	6a 95       	dec	r22
 340:	e2 f7       	brpl	.-8      	; 0x33a <DIO_voidSetPinVal+0x88>
 342:	80 95       	com	r24
 344:	82 23       	and	r24, r18
 346:	8b bb       	out	0x1b, r24	; 27
 348:	08 95       	ret
		case DIO_PORTB: CLR_BIT(PORTB_REG,copy_u8pin) ; break;
 34a:	28 b3       	in	r18, 0x18	; 24
 34c:	81 e0       	ldi	r24, 0x01	; 1
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	02 c0       	rjmp	.+4      	; 0x356 <DIO_voidSetPinVal+0xa4>
 352:	88 0f       	add	r24, r24
 354:	99 1f       	adc	r25, r25
 356:	6a 95       	dec	r22
 358:	e2 f7       	brpl	.-8      	; 0x352 <DIO_voidSetPinVal+0xa0>
 35a:	80 95       	com	r24
 35c:	82 23       	and	r24, r18
 35e:	88 bb       	out	0x18, r24	; 24
 360:	08 95       	ret
		case DIO_PORTC: CLR_BIT(PORTC_REG,copy_u8pin) ; break;
 362:	25 b3       	in	r18, 0x15	; 21
 364:	81 e0       	ldi	r24, 0x01	; 1
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	02 c0       	rjmp	.+4      	; 0x36e <DIO_voidSetPinVal+0xbc>
 36a:	88 0f       	add	r24, r24
 36c:	99 1f       	adc	r25, r25
 36e:	6a 95       	dec	r22
 370:	e2 f7       	brpl	.-8      	; 0x36a <DIO_voidSetPinVal+0xb8>
 372:	80 95       	com	r24
 374:	82 23       	and	r24, r18
 376:	85 bb       	out	0x15, r24	; 21
 378:	08 95       	ret
		case DIO_PORTD: CLR_BIT(PORTD_REG,copy_u8pin) ; break;
 37a:	22 b3       	in	r18, 0x12	; 18
 37c:	81 e0       	ldi	r24, 0x01	; 1
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	02 c0       	rjmp	.+4      	; 0x386 <DIO_voidSetPinVal+0xd4>
 382:	88 0f       	add	r24, r24
 384:	99 1f       	adc	r25, r25
 386:	6a 95       	dec	r22
 388:	e2 f7       	brpl	.-8      	; 0x382 <DIO_voidSetPinVal+0xd0>
 38a:	80 95       	com	r24
 38c:	82 23       	and	r24, r18
 38e:	82 bb       	out	0x12, r24	; 18
 390:	08 95       	ret

00000392 <__vector_1>:
	
}

void __vector_1(void)__attribute__((signal));
void __vector_1(void)
{
 392:	1f 92       	push	r1
 394:	0f 92       	push	r0
 396:	0f b6       	in	r0, 0x3f	; 63
 398:	0f 92       	push	r0
 39a:	11 24       	eor	r1, r1
 39c:	2f 93       	push	r18
 39e:	3f 93       	push	r19
 3a0:	4f 93       	push	r20
 3a2:	5f 93       	push	r21
 3a4:	6f 93       	push	r22
 3a6:	7f 93       	push	r23
 3a8:	8f 93       	push	r24
 3aa:	9f 93       	push	r25
 3ac:	af 93       	push	r26
 3ae:	bf 93       	push	r27
 3b0:	ef 93       	push	r30
 3b2:	ff 93       	push	r31
	EXPTR[0]() ;
 3b4:	e0 91 62 00 	lds	r30, 0x0062	; 0x800062 <EXPTR>
 3b8:	f0 91 63 00 	lds	r31, 0x0063	; 0x800063 <EXPTR+0x1>
 3bc:	09 95       	icall
	
}
 3be:	ff 91       	pop	r31
 3c0:	ef 91       	pop	r30
 3c2:	bf 91       	pop	r27
 3c4:	af 91       	pop	r26
 3c6:	9f 91       	pop	r25
 3c8:	8f 91       	pop	r24
 3ca:	7f 91       	pop	r23
 3cc:	6f 91       	pop	r22
 3ce:	5f 91       	pop	r21
 3d0:	4f 91       	pop	r20
 3d2:	3f 91       	pop	r19
 3d4:	2f 91       	pop	r18
 3d6:	0f 90       	pop	r0
 3d8:	0f be       	out	0x3f, r0	; 63
 3da:	0f 90       	pop	r0
 3dc:	1f 90       	pop	r1
 3de:	18 95       	reti

000003e0 <__vector_2>:

void __vector_2(void)__attribute__((signal));
void __vector_2(void)
{
 3e0:	1f 92       	push	r1
 3e2:	0f 92       	push	r0
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	0f 92       	push	r0
 3e8:	11 24       	eor	r1, r1
 3ea:	2f 93       	push	r18
 3ec:	3f 93       	push	r19
 3ee:	4f 93       	push	r20
 3f0:	5f 93       	push	r21
 3f2:	6f 93       	push	r22
 3f4:	7f 93       	push	r23
 3f6:	8f 93       	push	r24
 3f8:	9f 93       	push	r25
 3fa:	af 93       	push	r26
 3fc:	bf 93       	push	r27
 3fe:	ef 93       	push	r30
 400:	ff 93       	push	r31
	EXPTR[1]() ;
 402:	e0 91 64 00 	lds	r30, 0x0064	; 0x800064 <EXPTR+0x2>
 406:	f0 91 65 00 	lds	r31, 0x0065	; 0x800065 <EXPTR+0x3>
 40a:	09 95       	icall
	
}
 40c:	ff 91       	pop	r31
 40e:	ef 91       	pop	r30
 410:	bf 91       	pop	r27
 412:	af 91       	pop	r26
 414:	9f 91       	pop	r25
 416:	8f 91       	pop	r24
 418:	7f 91       	pop	r23
 41a:	6f 91       	pop	r22
 41c:	5f 91       	pop	r21
 41e:	4f 91       	pop	r20
 420:	3f 91       	pop	r19
 422:	2f 91       	pop	r18
 424:	0f 90       	pop	r0
 426:	0f be       	out	0x3f, r0	; 63
 428:	0f 90       	pop	r0
 42a:	1f 90       	pop	r1
 42c:	18 95       	reti

0000042e <__vector_3>:

void __vector_3(void)__attribute__((signal));
void __vector_3(void)
{
 42e:	1f 92       	push	r1
 430:	0f 92       	push	r0
 432:	0f b6       	in	r0, 0x3f	; 63
 434:	0f 92       	push	r0
 436:	11 24       	eor	r1, r1
 438:	2f 93       	push	r18
 43a:	3f 93       	push	r19
 43c:	4f 93       	push	r20
 43e:	5f 93       	push	r21
 440:	6f 93       	push	r22
 442:	7f 93       	push	r23
 444:	8f 93       	push	r24
 446:	9f 93       	push	r25
 448:	af 93       	push	r26
 44a:	bf 93       	push	r27
 44c:	ef 93       	push	r30
 44e:	ff 93       	push	r31
	EXPTR[2]() ;
 450:	e0 91 66 00 	lds	r30, 0x0066	; 0x800066 <EXPTR+0x4>
 454:	f0 91 67 00 	lds	r31, 0x0067	; 0x800067 <EXPTR+0x5>
 458:	09 95       	icall
	
 45a:	ff 91       	pop	r31
 45c:	ef 91       	pop	r30
 45e:	bf 91       	pop	r27
 460:	af 91       	pop	r26
 462:	9f 91       	pop	r25
 464:	8f 91       	pop	r24
 466:	7f 91       	pop	r23
 468:	6f 91       	pop	r22
 46a:	5f 91       	pop	r21
 46c:	4f 91       	pop	r20
 46e:	3f 91       	pop	r19
 470:	2f 91       	pop	r18
 472:	0f 90       	pop	r0
 474:	0f be       	out	0x3f, r0	; 63
 476:	0f 90       	pop	r0
 478:	1f 90       	pop	r1
 47a:	18 95       	reti

0000047c <__vector_10>:
	}
}


ISR(TIMER0_CTC)
{
 47c:	1f 92       	push	r1
 47e:	0f 92       	push	r0
 480:	0f b6       	in	r0, 0x3f	; 63
 482:	0f 92       	push	r0
 484:	11 24       	eor	r1, r1
 486:	2f 93       	push	r18
 488:	3f 93       	push	r19
 48a:	4f 93       	push	r20
 48c:	5f 93       	push	r21
 48e:	6f 93       	push	r22
 490:	7f 93       	push	r23
 492:	8f 93       	push	r24
 494:	9f 93       	push	r25
 496:	af 93       	push	r26
 498:	bf 93       	push	r27
 49a:	ef 93       	push	r30
 49c:	ff 93       	push	r31
	TIM0_PTR[1]();
 49e:	e0 91 6a 00 	lds	r30, 0x006A	; 0x80006a <TIM0_PTR+0x2>
 4a2:	f0 91 6b 00 	lds	r31, 0x006B	; 0x80006b <TIM0_PTR+0x3>
 4a6:	09 95       	icall
}
 4a8:	ff 91       	pop	r31
 4aa:	ef 91       	pop	r30
 4ac:	bf 91       	pop	r27
 4ae:	af 91       	pop	r26
 4b0:	9f 91       	pop	r25
 4b2:	8f 91       	pop	r24
 4b4:	7f 91       	pop	r23
 4b6:	6f 91       	pop	r22
 4b8:	5f 91       	pop	r21
 4ba:	4f 91       	pop	r20
 4bc:	3f 91       	pop	r19
 4be:	2f 91       	pop	r18
 4c0:	0f 90       	pop	r0
 4c2:	0f be       	out	0x3f, r0	; 63
 4c4:	0f 90       	pop	r0
 4c6:	1f 90       	pop	r1
 4c8:	18 95       	reti

000004ca <__vector_6>:
{
	TIM1PTR = ptr ;
}

ISR(TIMER1_CE)
{
 4ca:	1f 92       	push	r1
 4cc:	0f 92       	push	r0
 4ce:	0f b6       	in	r0, 0x3f	; 63
 4d0:	0f 92       	push	r0
 4d2:	11 24       	eor	r1, r1
 4d4:	2f 93       	push	r18
 4d6:	3f 93       	push	r19
 4d8:	4f 93       	push	r20
 4da:	5f 93       	push	r21
 4dc:	6f 93       	push	r22
 4de:	7f 93       	push	r23
 4e0:	8f 93       	push	r24
 4e2:	9f 93       	push	r25
 4e4:	af 93       	push	r26
 4e6:	bf 93       	push	r27
 4e8:	ef 93       	push	r30
 4ea:	ff 93       	push	r31
	TIM1PTR();
 4ec:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <TIM1PTR>
 4f0:	f0 91 6d 00 	lds	r31, 0x006D	; 0x80006d <TIM1PTR+0x1>
 4f4:	09 95       	icall
 4f6:	ff 91       	pop	r31
 4f8:	ef 91       	pop	r30
 4fa:	bf 91       	pop	r27
 4fc:	af 91       	pop	r26
 4fe:	9f 91       	pop	r25
 500:	8f 91       	pop	r24
 502:	7f 91       	pop	r23
 504:	6f 91       	pop	r22
 506:	5f 91       	pop	r21
 508:	4f 91       	pop	r20
 50a:	3f 91       	pop	r19
 50c:	2f 91       	pop	r18
 50e:	0f 90       	pop	r0
 510:	0f be       	out	0x3f, r0	; 63
 512:	0f 90       	pop	r0
 514:	1f 90       	pop	r1
 516:	18 95       	reti

00000518 <TWI_voidMasterInit>:
   TWAR_REG = copy_u8address<<1 ;

	/*Enable ACK */
	SET_BIT(TWCR_REG,6) ;
	/*Enable TWI*/
	SET_BIT(TWCR_REG,2) ;
 518:	9c e0       	ldi	r25, 0x0C	; 12
 51a:	90 b9       	out	0x00, r25	; 0
 51c:	91 b1       	in	r25, 0x01	; 1
 51e:	9e 7f       	andi	r25, 0xFE	; 254
 520:	91 b9       	out	0x01, r25	; 1
 522:	91 b1       	in	r25, 0x01	; 1
 524:	9d 7f       	andi	r25, 0xFD	; 253
 526:	91 b9       	out	0x01, r25	; 1
 528:	88 23       	and	r24, r24
 52a:	11 f0       	breq	.+4      	; 0x530 <TWI_voidMasterInit+0x18>
 52c:	88 0f       	add	r24, r24
 52e:	82 b9       	out	0x02, r24	; 2
 530:	86 b7       	in	r24, 0x36	; 54
 532:	80 64       	ori	r24, 0x40	; 64
 534:	86 bf       	out	0x36, r24	; 54
 536:	86 b7       	in	r24, 0x36	; 54
 538:	84 60       	ori	r24, 0x04	; 4
 53a:	86 bf       	out	0x36, r24	; 54
 53c:	08 95       	ret

0000053e <TWI_TWI_Err_StatusSendStartCondition>:
	
	TWI_Err_Status Loc_Err = NOErr ; 
	
	/*set start condition bit */
	
	 SET_BIT(TWCR_REG,5) ; 
 53e:	86 b7       	in	r24, 0x36	; 54
 540:	80 62       	ori	r24, 0x20	; 32
 542:	86 bf       	out	0x36, r24	; 54
	 
	 /*CLR Flag to start the next operation */
	 
	 SET_BIT(TWCR_REG,7) ; 
 544:	86 b7       	in	r24, 0x36	; 54
 546:	80 68       	ori	r24, 0x80	; 128
 548:	86 bf       	out	0x36, r24	; 54
	 
	 /*wait */
	 
	 while(GET_BIT(TWCR_REG,7)==0) ; 
 54a:	06 b6       	in	r0, 0x36	; 54
 54c:	07 fe       	sbrs	r0, 7
 54e:	fd cf       	rjmp	.-6      	; 0x54a <TWI_TWI_Err_StatusSendStartCondition+0xc>
	 
	  /*check the operation status */
	 
	    if ((TWSR_REG&0xf8) != START_ACK)
 550:	81 b1       	in	r24, 0x01	; 1
 552:	88 7f       	andi	r24, 0xF8	; 248
 554:	88 30       	cpi	r24, 0x08	; 8
 556:	11 f4       	brne	.+4      	; 0x55c <TWI_TWI_Err_StatusSendStartCondition+0x1e>
	
}

TWI_Err_Status TWI_TWI_Err_StatusSendStartCondition(void) {
	
	TWI_Err_Status Loc_Err = NOErr ; 
 558:	80 e0       	ldi	r24, 0x00	; 0
 55a:	08 95       	ret
	  /*check the operation status */
	 
	    if ((TWSR_REG&0xf8) != START_ACK)
	    {
			
			Loc_Err = StartConditionErr ; 
 55c:	81 e0       	ldi	r24, 0x01	; 1
	 
	
	
	return Loc_Err ; 
	
}
 55e:	08 95       	ret

00000560 <TWI_TWI_Err_StatusSendRepeatedStart>:
	
	TWI_Err_Status Loc_Err = NOErr ;
	
	/*set start condition bit */
	
	SET_BIT(TWCR_REG,5) ;
 560:	86 b7       	in	r24, 0x36	; 54
 562:	80 62       	ori	r24, 0x20	; 32
 564:	86 bf       	out	0x36, r24	; 54
	
	/*CLR Flag to start the next operation */
	
	SET_BIT(TWCR_REG,7) ;
 566:	86 b7       	in	r24, 0x36	; 54
 568:	80 68       	ori	r24, 0x80	; 128
 56a:	86 bf       	out	0x36, r24	; 54
	
	/*wait */
	
	while(GET_BIT(TWCR_REG,7)==0) ;
 56c:	06 b6       	in	r0, 0x36	; 54
 56e:	07 fe       	sbrs	r0, 7
 570:	fd cf       	rjmp	.-6      	; 0x56c <TWI_TWI_Err_StatusSendRepeatedStart+0xc>
	
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != REP_START)
 572:	81 b1       	in	r24, 0x01	; 1
 574:	88 7f       	andi	r24, 0xF8	; 248
 576:	80 31       	cpi	r24, 0x10	; 16
 578:	11 f4       	brne	.+4      	; 0x57e <TWI_TWI_Err_StatusSendRepeatedStart+0x1e>
	
}

TWI_Err_Status TWI_TWI_Err_StatusSendRepeatedStart(void){
	
	TWI_Err_Status Loc_Err = NOErr ;
 57a:	80 e0       	ldi	r24, 0x00	; 0
 57c:	08 95       	ret
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != REP_START)
	{
		
		Loc_Err = RepeatedStartErr ;
 57e:	82 e0       	ldi	r24, 0x02	; 2
	return Loc_Err ;
	
	
	
	
}
 580:	08 95       	ret

00000582 <TWI_TWI_Err_StatusSlaveAddressWithWrite>:

TWI_Err_Status TWI_TWI_Err_StatusSlaveAddressWithWrite(u8 copy_u8address){
		TWI_Err_Status Loc_Err = NOErr ;
		
		/*SEND the 7 bit slave address on the bus */
	    TWDR_REG = copy_u8address<<1 ; 
 582:	88 0f       	add	r24, r24
 584:	83 b9       	out	0x03, r24	; 3
		
		CLR_BIT(TWDR_REG,0) ; 
 586:	83 b1       	in	r24, 0x03	; 3
 588:	8e 7f       	andi	r24, 0xFE	; 254
 58a:	83 b9       	out	0x03, r24	; 3
		
		 CLR_BIT(TWCR_REG,5) ; 
 58c:	86 b7       	in	r24, 0x36	; 54
 58e:	8f 7d       	andi	r24, 0xDF	; 223
 590:	86 bf       	out	0x36, r24	; 54
	
		
		/*CLR Flag to start the next operation */
		
		SET_BIT(TWCR_REG,7) ;
 592:	86 b7       	in	r24, 0x36	; 54
 594:	80 68       	ori	r24, 0x80	; 128
 596:	86 bf       	out	0x36, r24	; 54
		
		/*wait */
		
		while(GET_BIT(TWCR_REG,7)==0) ;
 598:	06 b6       	in	r0, 0x36	; 54
 59a:	07 fe       	sbrs	r0, 7
 59c:	fd cf       	rjmp	.-6      	; 0x598 <TWI_TWI_Err_StatusSlaveAddressWithWrite+0x16>
		
		/*check the operation status */
		
		if ((TWSR_REG&0xf8) != SLAVE_ADD_AND_WR_ACK)
 59e:	81 b1       	in	r24, 0x01	; 1
 5a0:	88 7f       	andi	r24, 0xF8	; 248
 5a2:	88 31       	cpi	r24, 0x18	; 24
 5a4:	11 f4       	brne	.+4      	; 0x5aa <TWI_TWI_Err_StatusSlaveAddressWithWrite+0x28>
	
	
}

TWI_Err_Status TWI_TWI_Err_StatusSlaveAddressWithWrite(u8 copy_u8address){
		TWI_Err_Status Loc_Err = NOErr ;
 5a6:	80 e0       	ldi	r24, 0x00	; 0
 5a8:	08 95       	ret
		/*check the operation status */
		
		if ((TWSR_REG&0xf8) != SLAVE_ADD_AND_WR_ACK)
		{
			
			Loc_Err = SlaveAddressWithWriteErr ;
 5aa:	83 e0       	ldi	r24, 0x03	; 3
		
		return Loc_Err ;
	
	
	
}
 5ac:	08 95       	ret

000005ae <TWI_TWI_Err_StatusSlaveAddressWithRead>:
TWI_Err_Status TWI_TWI_Err_StatusSlaveAddressWithRead(u8 copy_u8address){
	TWI_Err_Status Loc_Err = NOErr ;
	
	/*SEND the 7 bit slave address on the bus */
	TWDR_REG = copy_u8address<<1 ;
 5ae:	88 0f       	add	r24, r24
 5b0:	83 b9       	out	0x03, r24	; 3
	
	 SET_BIT(TWDR_REG,0) ;
 5b2:	83 b1       	in	r24, 0x03	; 3
 5b4:	81 60       	ori	r24, 0x01	; 1
 5b6:	83 b9       	out	0x03, r24	; 3
	
	CLR_BIT(TWCR_REG,5) ;
 5b8:	86 b7       	in	r24, 0x36	; 54
 5ba:	8f 7d       	andi	r24, 0xDF	; 223
 5bc:	86 bf       	out	0x36, r24	; 54
	
	
	/*CLR Flag to start the next operation */
	
	SET_BIT(TWCR_REG,7) ;
 5be:	86 b7       	in	r24, 0x36	; 54
 5c0:	80 68       	ori	r24, 0x80	; 128
 5c2:	86 bf       	out	0x36, r24	; 54
	
	/*wait */
	
	while(GET_BIT(TWCR_REG,7)==0) ;
 5c4:	06 b6       	in	r0, 0x36	; 54
 5c6:	07 fe       	sbrs	r0, 7
 5c8:	fd cf       	rjmp	.-6      	; 0x5c4 <TWI_TWI_Err_StatusSlaveAddressWithRead+0x16>
	
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != SLAVE_ADD_AND_RR_ACK)
 5ca:	81 b1       	in	r24, 0x01	; 1
 5cc:	88 7f       	andi	r24, 0xF8	; 248
 5ce:	80 34       	cpi	r24, 0x40	; 64
 5d0:	11 f4       	brne	.+4      	; 0x5d6 <TWI_TWI_Err_StatusSlaveAddressWithRead+0x28>
	
	
	
}
TWI_Err_Status TWI_TWI_Err_StatusSlaveAddressWithRead(u8 copy_u8address){
	TWI_Err_Status Loc_Err = NOErr ;
 5d2:	80 e0       	ldi	r24, 0x00	; 0
 5d4:	08 95       	ret
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != SLAVE_ADD_AND_RR_ACK)
	{
		
		Loc_Err = SlaveAddressWithReadErr ;
 5d6:	84 e0       	ldi	r24, 0x04	; 4
	
	
	
	
	
}
 5d8:	08 95       	ret

000005da <TWI_TWI_Err_StatusMasterSendData>:
	TWI_Err_Status Loc_Err = NOErr ;
	
	
	/*send data on bus */
	
	TWDR_REG =copy_u8data ; 
 5da:	83 b9       	out	0x03, r24	; 3
	
	
	/*CLR Flag to start the next operation */
	
	SET_BIT(TWCR_REG,7) ;
 5dc:	86 b7       	in	r24, 0x36	; 54
 5de:	80 68       	ori	r24, 0x80	; 128
 5e0:	86 bf       	out	0x36, r24	; 54
	
	/*wait */
	while(GET_BIT(TWCR_REG,7)==0) ;
 5e2:	06 b6       	in	r0, 0x36	; 54
 5e4:	07 fe       	sbrs	r0, 7
 5e6:	fd cf       	rjmp	.-6      	; 0x5e2 <TWI_TWI_Err_StatusMasterSendData+0x8>
	
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != MASTER_WR_BYTE_ACK)
 5e8:	81 b1       	in	r24, 0x01	; 1
 5ea:	88 7f       	andi	r24, 0xF8	; 248
 5ec:	88 32       	cpi	r24, 0x28	; 40
 5ee:	11 f4       	brne	.+4      	; 0x5f4 <TWI_TWI_Err_StatusMasterSendData+0x1a>
	
}

TWI_Err_Status TWI_TWI_Err_StatusMasterSendData(u8 copy_u8data){
	
	TWI_Err_Status Loc_Err = NOErr ;
 5f0:	80 e0       	ldi	r24, 0x00	; 0
 5f2:	08 95       	ret
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != MASTER_WR_BYTE_ACK)
	{
		
		Loc_Err = MasterSendDataErr ;
 5f4:	85 e0       	ldi	r24, 0x05	; 5
	
	
	return Loc_Err ;
	
	
}
 5f6:	08 95       	ret

000005f8 <TWI_TWI_Err_StatusMasterReciveData>:
TWI_Err_Status TWI_TWI_Err_StatusMasterReciveData(u8 *copy_u8data) {
 5f8:	fc 01       	movw	r30, r24
	
	TWI_Err_Status Loc_Err = NOErr ;
	
	/*CLR Flag to start the next operation */
	
	SET_BIT(TWCR_REG,7) ;
 5fa:	96 b7       	in	r25, 0x36	; 54
 5fc:	90 68       	ori	r25, 0x80	; 128
 5fe:	96 bf       	out	0x36, r25	; 54
	
	/*wait */
	
	while(GET_BIT(TWCR_REG,7)==0) ;
 600:	06 b6       	in	r0, 0x36	; 54
 602:	07 fe       	sbrs	r0, 7
 604:	fd cf       	rjmp	.-6      	; 0x600 <TWI_TWI_Err_StatusMasterReciveData+0x8>
	
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != MASTER_RD_BYTE_WITH_ACK)
 606:	91 b1       	in	r25, 0x01	; 1
 608:	98 7f       	andi	r25, 0xF8	; 248
 60a:	90 35       	cpi	r25, 0x50	; 80
 60c:	21 f4       	brne	.+8      	; 0x616 <TWI_TWI_Err_StatusMasterReciveData+0x1e>
		Loc_Err = MasterReciveDataErr ;
	}
	else {
		

          *copy_u8data =TWDR_REG ; 
 60e:	83 b1       	in	r24, 0x03	; 3
 610:	80 83       	st	Z, r24
	
}
TWI_Err_Status TWI_TWI_Err_StatusMasterReciveData(u8 *copy_u8data) {
	
	
	TWI_Err_Status Loc_Err = NOErr ;
 612:	80 e0       	ldi	r24, 0x00	; 0
 614:	08 95       	ret
	/*check the operation status */
	
	if ((TWSR_REG&0xf8) != MASTER_RD_BYTE_WITH_ACK)
	{
		
		Loc_Err = MasterReciveDataErr ;
 616:	86 e0       	ldi	r24, 0x06	; 6
	
	return Loc_Err ;
	
	
	
}
 618:	08 95       	ret

0000061a <TWI_voidSendStopCondition>:

void TWI_voidSendStopCondition(void) {
	
	 /*send SendStopCondition*/
	
	SET_BIT(TWCR_REG,4) ; 
 61a:	86 b7       	in	r24, 0x36	; 54
 61c:	80 61       	ori	r24, 0x10	; 16
 61e:	86 bf       	out	0x36, r24	; 54
	
	/*CLR Flag to start the next operation */
	
	SET_BIT(TWCR_REG,7) ;
 620:	86 b7       	in	r24, 0x36	; 54
 622:	80 68       	ori	r24, 0x80	; 128
 624:	86 bf       	out	0x36, r24	; 54
 626:	08 95       	ret

00000628 <_exit>:
 628:	f8 94       	cli

0000062a <__stop_program>:
 62a:	ff cf       	rjmp	.-2      	; 0x62a <__stop_program>
