// Seed: 2161005017
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wire id_11,
    output tri0 id_12
    , id_16,
    input tri1 id_13,
    output tri0 id_14
);
  assign id_14 = -1 ? id_13 : -1;
  assign id_14 = 1;
  assign id_12 = id_11 ? 1 : 1;
  assign id_7  = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3
);
  assign id_3 = -1;
  wire id_5;
  assign #id_6 id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
endmodule
