// Seed: 3628755352
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = id_3 > id_3;
endmodule
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 module_1,
    output supply0 id_12,
    input tri0 id_13,
    input wire id_14
);
  always @(posedge -1) begin : LABEL_0
    $clog2(28);
    ;
    SystemTFIdentifier(id_8, id_8);
    wait ((1'b0));
  end
  wire id_16 = 1 | -1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
