# HLS-OpenROAD-flow
This is a Cornell ECE M.Eng. project that aims to automate the ASIC design flow, allowing users to generate the physical design of their circuits with minimal effort. The project focuses on taking existing HLS-based RTL designs and automatically generating the physical layout.
