Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:40:51 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DDR_REF
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           -2.356
Operating Conditions:       slow_lv_ht

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           16.542
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           16.778
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           -0.484
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DDR_REF

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
  Delay (ns):              7.572
  Slack (ns):             12.298
  Arrival (ns):           10.394
  Required (ns):          22.692
  Setup (ns):              0.000
  Minimum Period (ns):     7.702
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_0_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
  Delay (ns):              7.571
  Slack (ns):             12.299
  Arrival (ns):           10.393
  Required (ns):          22.692
  Setup (ns):              0.000
  Minimum Period (ns):     7.701
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_2_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
  Delay (ns):              7.569
  Slack (ns):             12.301
  Arrival (ns):           10.391
  Required (ns):          22.692
  Setup (ns):              0.000
  Minimum Period (ns):     7.699
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_3_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
  Delay (ns):              7.562
  Slack (ns):             12.308
  Arrival (ns):           10.384
  Required (ns):          22.692
  Setup (ns):              0.000
  Minimum Period (ns):     7.692
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[19]:D
  Delay (ns):              7.545
  Slack (ns):             12.332
  Arrival (ns):           10.367
  Required (ns):          22.699
  Setup (ns):              0.000
  Minimum Period (ns):     7.668
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
  data required time                                 22.692
  data arrival time                          -       10.394
  slack                                              12.298
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.400          net: DDR_REF_ibuf/YIN
  1.009                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.150                        CLKINT_0/U0_IOBA:Y (r)
               +     0.521          net: CLKINT_0/U0_IOBA_net
  1.671                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.850                        CLKINT_0:Y (r)
               +     0.361          net: CLKINT_0/U0_Y
  2.211                        CLKINT_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  2.269                        CLKINT_0/U0_RGB1:Y (f)
               +     0.553          net: CLKINT_0_Y
  2.822                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK (r)
               +     0.209          cell: ADLIB:SLE
  3.031                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:Q (r)
               +     0.039          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst_Q
  3.070                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:D (r)
               +     0.032          cell: ADLIB:CFG4_IP_ABCD
  3.102                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:IPD (f)
               +     0.105          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/R_ADDR_net[1]
  3.207                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1] (r)
               +     0.819          cell: ADLIB:RAM64x12_IP
  4.026                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0] (r)
               +     0.552          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/wrDataFifDOut[0]
  4.578                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/SLAVE_WLAST:A (r)
               +     0.053          cell: ADLIB:CFG3
  4.631                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/SLAVE_WLAST:Y (r)
               +     1.213          net: AXI4_Interconnect_0_AXI3mslave0_WLAST
  5.844                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState_tr10_0_a2_0_o3:B (r)
               +     0.051          cell: ADLIB:CFG4
  5.895                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState_tr10_0_a2_0_o3:Y (f)
               +     0.360          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/N_48
  6.255                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_5_0_a2_0_a2:A (f)
               +     0.050          cell: ADLIB:CFG2
  6.305                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_5_0_a2_0_a2:Y (r)
               +     0.675          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_5
  6.980                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[0]:C (r)
               +     0.156          cell: ADLIB:CFG4
  7.136                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[0]:Y (r)
               +     0.982          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_Z[0]
  8.118                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]:B (r)
               +     0.139          cell: ADLIB:ARI1_CC
  8.257                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]:Y3A (r)
               +     0.013          net: NET_CC_CONFIG13061
  8.270                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]_CC_0:Y3A[0] (r)
               +     0.324          cell: ADLIB:CC_CONFIG
  8.594                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]_CC_0:CO (r)
               +     0.000          net: CI_TO_CO13057
  8.594                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]_CC_1:CI (r)
               +     0.101          cell: ADLIB:CC_CONFIG
  8.695                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIRFC01[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG13114
  8.695                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNI3SAHB[13]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  8.757                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNI3SAHB[13]:S (r)
               +     0.592          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/N_329
  9.349                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[13]:A (r)
               +     0.156          cell: ADLIB:CFG3
  9.505                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[13]:Y (r)
               +     0.889          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d_Z[13]
  10.394                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D (r)
                                    
  10.394                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       DDR_REF
               +     0.000          Clock source
  20.000                       DDR_REF (r)
               +     0.000          net: DDR_REF
  20.000                       DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.364          net: DDR_REF_ibuf/YIN
  20.892                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.014                       CLKINT_0/U0_IOBA:Y (r)
               +     0.474          net: CLKINT_0/U0_IOBA_net
  21.488                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.651                       CLKINT_0:Y (r)
               +     0.325          net: CLKINT_0/U0_Y
  21.976                       CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  22.025                       CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.464          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  22.489                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:CLK (r)
               +     0.203          
  22.692                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.692                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[13]:D
                                    
  22.692                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:ALn
  Delay (ns):              3.150
  Slack (ns):             16.557
  Arrival (ns):            5.948
  Required (ns):          22.505
  Recovery (ns):           0.196
  Minimum Period (ns):     3.443
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0]:ALn
  Delay (ns):              3.150
  Slack (ns):             16.557
  Arrival (ns):            5.948
  Required (ns):          22.505
  Recovery (ns):           0.196
  Minimum Period (ns):     3.443
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:ALn
  Delay (ns):              3.149
  Slack (ns):             16.558
  Arrival (ns):            5.947
  Required (ns):          22.505
  Recovery (ns):           0.196
  Minimum Period (ns):     3.442
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[0]:ALn
  Delay (ns):              3.149
  Slack (ns):             16.558
  Arrival (ns):            5.947
  Required (ns):          22.505
  Recovery (ns):           0.196
  Minimum Period (ns):     3.442
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary[2]:ALn
  Delay (ns):              3.149
  Slack (ns):             16.558
  Arrival (ns):            5.947
  Required (ns):          22.505
  Recovery (ns):           0.196
  Minimum Period (ns):     3.442
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:ALn
  data required time                                 22.505
  data arrival time                          -        5.948
  slack                                              16.557
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.400          net: DDR_REF_ibuf/YIN
  1.009                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.150                        CLKINT_0/U0_IOBA:Y (r)
               +     0.521          net: CLKINT_0/U0_IOBA_net
  1.671                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.850                        CLKINT_0:Y (r)
               +     0.358          net: CLKINT_0/U0_Y
  2.208                        CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  2.266                        CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.532          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  2.798                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.999                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.949          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.948                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:ALn (r)
                                    
  5.948                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       DDR_REF
               +     0.000          Clock source
  20.000                       DDR_REF (r)
               +     0.000          net: DDR_REF
  20.000                       DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.364          net: DDR_REF_ibuf/YIN
  20.892                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.014                       CLKINT_0/U0_IOBA:Y (r)
               +     0.474          net: CLKINT_0/U0_IOBA_net
  21.488                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.651                       CLKINT_0:Y (r)
               +     0.326          net: CLKINT_0/U0_Y
  21.977                       CLKINT_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  22.026                       CLKINT_0/U0_RGB1:Y (f)
               +     0.472          net: CLKINT_0_Y
  22.498                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:CLK (r)
               +     0.203          
  22.701                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.505                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:ALn
                                    
  22.505                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DDR_REF

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.742
  Slack (ns):             -2.356
  Arrival (ns):            8.918
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_2_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_1_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_0_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_3_inst:ALn
  Delay (ns):              1.436
  Slack (ns):             -2.204
  Arrival (ns):            9.601
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  data required time                                  6.562
  data arrival time                          -        8.918
  slack                                              -2.356
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.218          Clock generation
  6.218                        
               +     0.207          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.425                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.566                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  7.048                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  7.222                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.361          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.583                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.058          cell: ADLIB:RGB
  7.641                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.535          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  8.176                        PF_RESET_0/PF_RESET_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.377                        PF_RESET_0/PF_RESET_0/dff_15:Q (r)
               +     0.541          net: PF_RESET_0_PF_RESET_0_dff
  8.918                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N (r)
                                    
  8.918                        data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        DDR_REF
               +     0.000          Clock source
  5.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  5.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  5.528                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.364          net: DDR_REF_ibuf/YIN
  5.892                        CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  6.014                        CLKINT_0/U0_IOBA:Y (r)
               +     0.474          net: CLKINT_0/U0_IOBA_net
  6.488                        CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  6.651                        CLKINT_0:Y (r)
               +     0.325          net: CLKINT_0/U0_Y
  6.976                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  7.025                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.666          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  7.691                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK (r)
               +     0.081          
  7.772                        clock reconvergence pessimism
               -     1.210          Library recovery time: ADLIB:XCVR_APB_LINK
  6.562                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
                                    
  6.562                        data required time


Operating Conditions : slow_lv_ht

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DDR_REF

----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:D
  Delay (ns):              3.321
  Slack (ns):             16.542
  Arrival (ns):           11.143
  Required (ns):          27.685
  Setup (ns):              0.000
  Minimum Period (ns):     3.458
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[25]:SLn
  Delay (ns):              1.519
  Slack (ns):             18.295
  Arrival (ns):            9.325
  Required (ns):          27.620
  Setup (ns):              0.071
  Minimum Period (ns):     1.705
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[26]:SLn
  Delay (ns):              1.518
  Slack (ns):             18.296
  Arrival (ns):            9.324
  Required (ns):          27.620
  Setup (ns):              0.071
  Minimum Period (ns):     1.704
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[24]:SLn
  Delay (ns):              1.519
  Slack (ns):             18.296
  Arrival (ns):            9.325
  Required (ns):          27.621
  Setup (ns):              0.071
  Minimum Period (ns):     1.704
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[20]:SLn
  Delay (ns):              1.518
  Slack (ns):             18.296
  Arrival (ns):            9.324
  Required (ns):          27.620
  Setup (ns):              0.071
  Minimum Period (ns):     1.704
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:CLK
  To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:D
  data required time                                 27.685
  data arrival time                          -       11.143
  slack                                              16.542
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.990          Clock generation
  5.990                        
               +     0.198          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.188                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.335                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.686                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.165          cell: ADLIB:GB
  6.851                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.360          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  7.211                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  7.269                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.553          net: PF_CCC_C0_0_OUT0_FABCLK_0
  7.822                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.023                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:Q (r)
               +     3.120          net: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9_Z
  11.143                       CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:D (r)
                                    
  11.143                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.059          Clock generation
  25.059                       
               +     0.180          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  25.239                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  25.366                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.319          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  25.685                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  25.840                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.302          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1
  26.142                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  26.191                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.493          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  26.684                       CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:CLK (r)
               +     1.001          
  27.685                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  27.685                       CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:D
                                    
  27.685                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              6.879
  Arrival (ns):           14.694
  Clock to Out (ns):      14.694
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[0]:CLK
  To:   fmc_out[0]
  Delay (ns):              6.375
  Arrival (ns):           14.190
  Clock to Out (ns):      14.190
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[1]:CLK
  To:   fmc_out[1]
  Delay (ns):              6.282
  Arrival (ns):           14.097
  Clock to Out (ns):      14.097
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.275
  Arrival (ns):           14.086
  Clock to Out (ns):      14.086
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.261
  Arrival (ns):           14.072
  Clock to Out (ns):      14.072
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[2]:CLK
  To: fmc_out[2]
  data required time                                    N/C
  data arrival time                          -       14.694
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.990          Clock generation
  5.990                        
               +     0.198          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.188                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.335                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.686                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.165          cell: ADLIB:GB
  6.851                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.335          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  7.186                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  7.244                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.571          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  7.815                        system_top_0/fmc_out[2]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  8.009                        system_top_0/fmc_out[2]:Q (f)
               +     2.687          net: fmc_out_c[2]
  10.696                       fmc_out_obuf[2]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  11.614                       fmc_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[2]/DOUT
  11.614                       fmc_out_obuf[2]/U_IOPAD:D (f)
               +     3.080          cell: ADLIB:IOPAD_TRI
  14.694                       fmc_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[2]
  14.694                       fmc_out[2] (f)
                                    
  14.694                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.059          Clock generation
  N/C                          
                                    
  N/C                          fmc_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: system_top_0/counter_2[0]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              3.073
  Slack (ns):             16.778
  Arrival (ns):           13.429
  Required (ns):          30.207
  Setup (ns):              0.000
  Minimum Period (ns):     3.222
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[0]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              3.017
  Slack (ns):             16.834
  Arrival (ns):           13.373
  Required (ns):          30.207
  Setup (ns):              0.000
  Minimum Period (ns):     3.166
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[16]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.984
  Slack (ns):             16.866
  Arrival (ns):           13.341
  Required (ns):          30.207
  Setup (ns):              0.000
  Minimum Period (ns):     3.134
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[16]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              2.928
  Slack (ns):             16.922
  Arrival (ns):           13.285
  Required (ns):          30.207
  Setup (ns):              0.000
  Minimum Period (ns):     3.078
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[18]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.846
  Slack (ns):             17.004
  Arrival (ns):           13.203
  Required (ns):          30.207
  Setup (ns):              0.000
  Minimum Period (ns):     2.996
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[0]:CLK
  To: system_top_0/led[0]:D
  data required time                                 30.207
  data arrival time                          -       13.429
  slack                                              16.778
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     8.489          Clock generation
  8.489                        
               +     0.231          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  8.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  8.867                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.347          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  9.214                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  9.384                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.337          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  9.721                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  9.779                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.577          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  10.356                       system_top_0/counter_2[0]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  10.565                       system_top_0/counter_2[0]:Q (r)
               +     0.419          net: system_top_0/counter_2_Z[0]
  10.984                       system_top_0/fmc_in_1_0_I_1:D (r)
               +     0.247          cell: ADLIB:ARI1_CC
  11.231                       system_top_0/fmc_in_1_0_I_1:P (f)
               +     0.015          net: NET_CC_CONFIG397
  11.246                       system_top_0/fmc_in_1_0_I_1_CC_0:P[3] (f)
               +     0.245          cell: ADLIB:CC_CONFIG
  11.491                       system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.000          net: CI_TO_CO396
  11.491                       system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  11.687                       system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG468
  11.687                       system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  11.749                       system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     1.562          net: system_top_0/fmc_in_1_0_data_tmp[16]
  13.311                       system_top_0/led_0[0]:A (r)
               +     0.094          cell: ADLIB:CFG2
  13.405                       system_top_0/led_0[0]:Y (f)
               +     0.024          net: system_top_0/led_0_Z[0]
  13.429                       system_top_0/led[0]:D (f)
                                    
  13.429                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.558          Clock generation
  27.558                       
               +     0.210          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  27.768                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  27.895                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.315          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  28.210                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.154          cell: ADLIB:GB
  28.364                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.306          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  28.670                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  28.719                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.484          net: PF_CCC_C0_0_OUT1_FABCLK_0
  29.203                       system_top_0/led[0]:CLK (r)
               +     1.004          
  30.207                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  30.207                       system_top_0/led[0]:D
                                    
  30.207                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              4.646
  Arrival (ns):            4.646
  Setup (ns):              0.000
  External Setup (ns):    -2.114
  Operating Conditions: fast_hv_lt

Path 2
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              4.615
  Arrival (ns):            4.615
  Setup (ns):              0.000
  External Setup (ns):    -2.145
  Operating Conditions: fast_hv_lt

Path 3
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              4.611
  Arrival (ns):            4.611
  Setup (ns):              0.000
  External Setup (ns):    -2.149
  Operating Conditions: fast_hv_lt

Path 4
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              4.581
  Arrival (ns):            4.581
  Setup (ns):              0.000
  External Setup (ns):    -2.179
  Operating Conditions: fast_hv_lt

Path 5
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              4.580
  Arrival (ns):            4.580
  Setup (ns):              0.000
  External Setup (ns):    -2.180
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        4.646
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     0.979          cell: ADLIB:IOPAD_IN
  0.979                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  0.979                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  1.110                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     2.073          net: fmc_in_c[22]
  3.183                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.096          cell: ADLIB:ARI1_CC
  3.279                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.012          net: NET_CC_CONFIG441
  3.291                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.219          cell: ADLIB:CC_CONFIG
  3.510                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG468
  3.510                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (f)
               +     0.030          cell: ADLIB:FCEND_BUFF_CC
  3.540                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (f)
               +     1.031          net: system_top_0/fmc_in_1_0_data_tmp[16]
  4.571                        system_top_0/led_0[0]:A (f)
               +     0.062          cell: ADLIB:CFG2
  4.633                        system_top_0/led_0[0]:Y (r)
               +     0.013          net: system_top_0/led_0_Z[0]
  4.646                        system_top_0/led[0]:D (r)
                                    
  4.646                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     5.697          Clock generation
  N/C                          
               +     0.130          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.085          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.206          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.112          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.208          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.286          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              8.043
  Arrival (ns):           18.368
  Clock to Out (ns):      18.368
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              7.945
  Arrival (ns):           18.270
  Clock to Out (ns):      18.270
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -       18.368
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     8.489          Clock generation
  8.489                        
               +     0.231          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  8.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  8.867                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.347          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  9.214                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.169          cell: ADLIB:GB
  9.383                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.337          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  9.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  9.778                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.547          net: PF_CCC_C0_0_OUT1_FABCLK_0
  10.325                       system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  10.515                       system_top_0/led[0]:Q (f)
               +     3.768          net: led_c[0]
  14.283                       led_obuf[0]/U_IOTRI:D (f)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  15.252                       led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  15.252                       led_obuf[0]/U_IOPAD:D (f)
               +     3.116          cell: ADLIB:IOPAD_TRI
  18.368                       led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  18.368                       led[0] (f)
                                    
  18.368                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.558          Clock generation
  N/C                          
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              2.242
  Slack (ns):             20.022
  Arrival (ns):           10.048
  Required (ns):          30.070
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              2.242
  Slack (ns):             20.022
  Arrival (ns):           10.048
  Required (ns):          30.070
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              2.239
  Slack (ns):             20.025
  Arrival (ns):           10.045
  Required (ns):          30.070
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              2.239
  Slack (ns):             20.025
  Arrival (ns):           10.045
  Required (ns):          30.070
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              2.180
  Slack (ns):             20.092
  Arrival (ns):            9.986
  Required (ns):          30.078
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[1]:SLn
  data required time                                 30.070
  data arrival time                          -       10.048
  slack                                              20.022
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.990          Clock generation
  5.990                        
               +     0.198          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.188                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.335                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.686                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  6.856                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.335          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1
  7.191                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  7.249                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.557          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  7.806                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.007                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     2.041          net: CORERESET_PF_C0_0_FABRIC_RESET_N
  10.048                       system_top_0/led[1]:SLn (r)
                                    
  10.048                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.558          Clock generation
  27.558                       
               +     0.210          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  27.768                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  27.895                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.315          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  28.210                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.154          cell: ADLIB:GB
  28.364                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.306          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  28.670                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  28.719                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.484          net: PF_CCC_C0_0_OUT1_FABCLK_0
  29.203                       system_top_0/led[1]:CLK (r)
               +     0.917          
  30.120                       clock reconvergence pessimism
               -     0.050          Library setup time: ADLIB:SLE
  30.070                       system_top_0/led[1]:SLn
                                    
  30.070                       data required time


Operating Conditions : slow_lv_ht

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              5.426
  Slack (ns):             -0.484
  Arrival (ns):           13.563
  Required (ns):          13.079
  Setup (ns):              0.000
  Minimum Period (ns):     5.484
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              5.424
  Slack (ns):             -0.482
  Arrival (ns):           13.561
  Required (ns):          13.079
  Setup (ns):              0.000
  Minimum Period (ns):     5.482
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              5.370
  Slack (ns):             -0.427
  Arrival (ns):           13.507
  Required (ns):          13.080
  Setup (ns):              0.000
  Minimum Period (ns):     5.427
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              5.281
  Slack (ns):             -0.339
  Arrival (ns):           13.418
  Required (ns):          13.079
  Setup (ns):              0.000
  Minimum Period (ns):     5.339
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              5.266
  Slack (ns):             -0.324
  Arrival (ns):           13.403
  Required (ns):          13.079
  Setup (ns):              0.000
  Minimum Period (ns):     5.324
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  data required time                                 13.079
  data arrival time                          -       13.563
  slack                                              -0.484
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.218          Clock generation
  6.218                        
               +     0.207          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.425                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.566                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  7.048                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  7.222                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.334          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.556                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A (r)
               +     0.058          cell: ADLIB:RGB
  7.614                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y (f)
               +     0.523          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
  8.137                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  8.346                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:Q (r)
               +     1.100          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[10]
  9.446                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_13_s:B (r)
               +     0.053          cell: ADLIB:CFG2
  9.499                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_13_s:Y (r)
               +     0.417          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_13_out
  9.916                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12:C (r)
               +     0.094          cell: ADLIB:ARI1_CC
  10.010                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12:P (f)
               +     0.016          net: NET_CC_CONFIG14075
  10.026                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:P[10] (f)
               +     0.223          cell: ADLIB:CC_CONFIG
  10.249                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO14026
  10.249                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.194          cell: ADLIB:CC_CONFIG
  10.443                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[10] (f)
               +     0.000          net: NET_CC_CONFIG14126
  10.443                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (f)
               +     0.050          cell: ADLIB:FCEND_BUFF_CC
  10.493                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (f)
               +     0.443          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  10.936                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_28lto2_RNIIUFO:D (f)
               +     0.050          cell: ADLIB:CFG4
  10.986                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_28lto2_RNIIUFO:Y (r)
               +     0.132          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_N_7
  11.118                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_20_RNIVDUS1:B (r)
               +     0.156          cell: ADLIB:CFG4
  11.274                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_20_RNIVDUS1:Y (r)
               +     0.143          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_1_sn
  11.417                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNIM6NN2[1]:B (r)
               +     0.090          cell: ADLIB:CFG3
  11.507                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNIM6NN2[1]:Y (r)
               +     0.626          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNIM6NN2_Z[1]
  12.133                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIMNDN6[1]:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  12.227                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIMNDN6[1]:P (f)
               +     0.016          net: NET_CC_CONFIG4943
  12.243                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIQQMB3[0]_CC_0:P[1] (f)
               +     0.417          cell: ADLIB:CC_CONFIG
  12.660                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIQQMB3[0]_CC_0:CC[4] (r)
               +     0.000          net: NET_CC_CONFIG4958
  12.660                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI5VNU8[4]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  12.722                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI5VNU8[4]:S (r)
               +     0.726          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1487
  13.448                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[4]:A (r)
               +     0.078          cell: ADLIB:CFG2
  13.526                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[4]:Y (r)
               +     0.037          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[4]
  13.563                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D (r)
                                    
  13.563                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.221          Clock generation
  10.221                       
               +     0.188          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.409                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.531                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.969                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.159          cell: ADLIB:GB
  11.128                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.317          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.445                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB13:A (r)
               +     0.049          cell: ADLIB:RGB
  11.494                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB13:Y (f)
               +     0.491          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB13_rgb_net_1
  11.985                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK (r)
               +     1.094          
  13.079                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  13.079                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
                                    
  13.079                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[3]:ALn
  Delay (ns):              4.270
  Slack (ns):              0.398
  Arrival (ns):           12.435
  Required (ns):          12.833
  Recovery (ns):           0.209
  Minimum Period (ns):     4.602
  Skew (ns):               0.123
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[2]:ALn
  Delay (ns):              4.269
  Slack (ns):              0.399
  Arrival (ns):           12.434
  Required (ns):          12.833
  Recovery (ns):           0.209
  Minimum Period (ns):     4.601
  Skew (ns):               0.123
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/dma1_status[2]:ALn
  Delay (ns):              4.297
  Slack (ns):              0.400
  Arrival (ns):           12.462
  Required (ns):          12.862
  Recovery (ns):           0.209
  Minimum Period (ns):     4.600
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/dma1_status[0]:ALn
  Delay (ns):              4.297
  Slack (ns):              0.400
  Arrival (ns):           12.462
  Required (ns):          12.862
  Recovery (ns):           0.209
  Minimum Period (ns):     4.600
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[0]:ALn
  Delay (ns):              4.268
  Slack (ns):              0.400
  Arrival (ns):           12.433
  Required (ns):          12.833
  Recovery (ns):           0.209
  Minimum Period (ns):     4.600
  Skew (ns):               0.123
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[3]:ALn
  data required time                                 12.833
  data arrival time                          -       12.435
  slack                                               0.398
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.218          Clock generation
  6.218                        
               +     0.207          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.425                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.566                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  7.048                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  7.222                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.361          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.583                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.058          cell: ADLIB:RGB
  7.641                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.524          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  8.165                        PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.366                        PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:Q (r)
               +     3.005          net: PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE_net
  11.371                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.128          cell: ADLIB:GB
  11.499                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.336          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  11.835                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  11.893                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9:Y (f)
               +     0.542          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9_rgb_net_1
  12.435                       CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[3]:ALn (r)
                                    
  12.435                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.221          Clock generation
  10.221                       
               +     0.188          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.409                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.531                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.969                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.159          cell: ADLIB:GB
  11.128                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.302          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.430                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A (r)
               +     0.049          cell: ADLIB:RGB
  11.479                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y (f)
               +     0.469          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
  11.948                       CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[3]:CLK (r)
               +     1.094          
  13.042                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.833                       CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_count[3]:ALn
                                    
  12.833                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[122]:ALn
  Delay (ns):              9.984
  Arrival (ns):            9.984
  Recovery (ns):           0.196
  External Recovery (ns):   3.190
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[121]:ALn
  Delay (ns):              9.983
  Arrival (ns):            9.983
  Recovery (ns):           0.196
  External Recovery (ns):   3.190
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[106]:ALn
  Delay (ns):              9.983
  Arrival (ns):            9.983
  Recovery (ns):           0.196
  External Recovery (ns):   3.189
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[105]:ALn
  Delay (ns):              9.983
  Arrival (ns):            9.983
  Recovery (ns):           0.196
  External Recovery (ns):   3.189
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[104]:ALn
  Delay (ns):              9.983
  Arrival (ns):            9.983
  Recovery (ns):           0.196
  External Recovery (ns):   3.189
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[122]:ALn
  data required time                                    N/C
  data arrival time                          -        9.984
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     3.393          net: USER_RESETN_c
  5.061                        AND3_0:C (r)
               +     0.053          cell: ADLIB:CFG3
  5.114                        AND3_0:Y (r)
               +     4.870          net: AND3_0_Y
  9.984                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[122]:ALn (r)
                                    
  9.984                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.221          Clock generation
  N/C                          
               +     0.188          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.329          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.484          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[122]:CLK (r)
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[122]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

