<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `SPI_MEM_DDR` reader"><title>R in esp32p4::spi1::spi_mem_ddr - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (c475e2303 2024-02-28)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.spi_fmem_clk_diff_en">spi_fmem_clk_diff_en</a></li><li><a href="#method.spi_fmem_clk_diff_inv">spi_fmem_clk_diff_inv</a></li><li><a href="#method.spi_fmem_ddr_cmd_dis">spi_fmem_ddr_cmd_dis</a></li><li><a href="#method.spi_fmem_ddr_dqs_loop">spi_fmem_ddr_dqs_loop</a></li><li><a href="#method.spi_fmem_ddr_en">spi_fmem_ddr_en</a></li><li><a href="#method.spi_fmem_ddr_rdat_swp">spi_fmem_ddr_rdat_swp</a></li><li><a href="#method.spi_fmem_ddr_wdat_swp">spi_fmem_ddr_wdat_swp</a></li><li><a href="#method.spi_fmem_dqs_ca_in">spi_fmem_dqs_ca_in</a></li><li><a href="#method.spi_fmem_hyperbus_ca">spi_fmem_hyperbus_ca</a></li><li><a href="#method.spi_fmem_hyperbus_dummy_2x">spi_fmem_hyperbus_dummy_2x</a></li><li><a href="#method.spi_fmem_octa_ram_addr">spi_fmem_octa_ram_addr</a></li><li><a href="#method.spi_fmem_outminbytelen">spi_fmem_outminbytelen</a></li><li><a href="#method.spi_fmem_usr_ddr_dqs_thd">spi_fmem_usr_ddr_dqs_thd</a></li><li><a href="#method.spi_fmem_var_dummy">spi_fmem_var_dummy</a></li></ul></section><h2><a href="index.html">In esp32p4::spi1::spi_mem_ddr</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32p4</a>::<wbr><a href="../index.html">spi1</a>::<wbr><a href="index.html">spi_mem_ddr</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32p4::generic::R">R</a>&lt;<a class="struct" href="struct.SPI_MEM_DDR_SPEC.html" title="struct esp32p4::spi1::spi_mem_ddr::SPI_MEM_DDR_SPEC">SPI_MEM_DDR_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>SPI_MEM_DDR</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CSPI_MEM_DDR_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#61-132">source</a><a href="#impl-R%3CSPI_MEM_DDR_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32p4::spi1::spi_mem_ddr::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_ddr_en" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#64-66">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_ddr_en" class="fn">spi_fmem_ddr_en</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DDR_EN_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_EN_R">SPI_FMEM_DDR_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - 1: in ddr mode, 0 in sdr mode</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_var_dummy" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#69-71">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_var_dummy" class="fn">spi_fmem_var_dummy</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_VAR_DUMMY_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R">SPI_FMEM_VAR_DUMMY_R</a></h4></section></summary><div class="docblock"><p>Bit 1 - Set the bit to enable variable dummy cycle in spi ddr mode.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_ddr_rdat_swp" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#74-76">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_ddr_rdat_swp" class="fn">spi_fmem_ddr_rdat_swp</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DDR_RDAT_SWP_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R">SPI_FMEM_DDR_RDAT_SWP_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - Set the bit to reorder rx data of the word in spi ddr mode.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_ddr_wdat_swp" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#79-81">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_ddr_wdat_swp" class="fn">spi_fmem_ddr_wdat_swp</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DDR_WDAT_SWP_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R">SPI_FMEM_DDR_WDAT_SWP_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - Set the bit to reorder tx data of the word in spi ddr mode.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_ddr_cmd_dis" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#84-86">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_ddr_cmd_dis" class="fn">spi_fmem_ddr_cmd_dis</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DDR_CMD_DIS_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R">SPI_FMEM_DDR_CMD_DIS_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - the bit is used to disable dual edge in command phase when ddr mode.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_outminbytelen" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#89-91">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_outminbytelen" class="fn">spi_fmem_outminbytelen</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_OUTMINBYTELEN_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_R">SPI_FMEM_OUTMINBYTELEN_R</a></h4></section></summary><div class="docblock"><p>Bits 5:11 - It is the minimum output data length in the panda device.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_usr_ddr_dqs_thd" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#94-96">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_usr_ddr_dqs_thd" class="fn">spi_fmem_usr_ddr_dqs_thd</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_USR_DDR_DQS_THD_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_R">SPI_FMEM_USR_DDR_DQS_THD_R</a></h4></section></summary><div class="docblock"><p>Bits 14:20 - The delay number of data strobe which from memory based on SPI clock.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_ddr_dqs_loop" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#99-101">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_ddr_dqs_loop" class="fn">spi_fmem_ddr_dqs_loop</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DDR_DQS_LOOP_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R">SPI_FMEM_DDR_DQS_LOOP_R</a></h4></section></summary><div class="docblock"><p>Bit 21 - 1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_clk_diff_en" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#104-106">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_clk_diff_en" class="fn">spi_fmem_clk_diff_en</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_CLK_DIFF_EN_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R">SPI_FMEM_CLK_DIFF_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 24 - Set this bit to enable the differential SPI_CLK#.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_dqs_ca_in" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#109-111">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_dqs_ca_in" class="fn">spi_fmem_dqs_ca_in</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_DQS_CA_IN_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R">SPI_FMEM_DQS_CA_IN_R</a></h4></section></summary><div class="docblock"><p>Bit 26 - Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_hyperbus_dummy_2x" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#114-116">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_hyperbus_dummy_2x" class="fn">spi_fmem_hyperbus_dummy_2x</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_HYPERBUS_DUMMY_2X_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R">SPI_FMEM_HYPERBUS_DUMMY_2X_R</a></h4></section></summary><div class="docblock"><p>Bit 27 - Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_clk_diff_inv" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#119-121">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_clk_diff_inv" class="fn">spi_fmem_clk_diff_inv</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_CLK_DIFF_INV_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R">SPI_FMEM_CLK_DIFF_INV_R</a></h4></section></summary><div class="docblock"><p>Bit 28 - Set this bit to invert SPI_DIFF when accesses to flash. .</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_octa_ram_addr" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#124-126">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_octa_ram_addr" class="fn">spi_fmem_octa_ram_addr</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_OCTA_RAM_ADDR_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R">SPI_FMEM_OCTA_RAM_ADDR_R</a></h4></section></summary><div class="docblock"><p>Bit 29 - Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6’d0, spi_usr_addr_value[3:1], 1’b0}.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_fmem_hyperbus_ca" class="method"><a class="src rightside" href="../../../src/esp32p4/spi1/spi_mem_ddr.rs.html#129-131">source</a><h4 class="code-header">pub fn <a href="#method.spi_fmem_hyperbus_ca" class="fn">spi_fmem_hyperbus_ca</a>(&amp;self) -&gt; <a class="type" href="type.SPI_FMEM_HYPERBUS_CA_R.html" title="type esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R">SPI_FMEM_HYPERBUS_CA_R</a></h4></section></summary><div class="docblock"><p>Bit 30 - Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13’d0, spi_usr_addr_value[3:1]}.</p>
</div></details></div></details></div></section></div></main></body></html>