Release 12.4 Map M.81d (lin64)
Xilinx Map Application Log File for Design 'Nexys3v6'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr b -lc auto -power off -o Nexys3v6_map.ncd Nexys3v6.ngd Nexys3v6.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.52.76.2 $
Mapped Date    : Tue Dec 13 14:13:57 2016

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b20c30f6) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b20c30f6) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b20c30f6) REAL time: 16 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b0b1bcc6) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b0b1bcc6) REAL time: 20 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b0b1bcc6) REAL time: 20 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b0b1bcc6) REAL time: 20 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b0b1bcc6) REAL time: 21 secs 

Phase 9.8  Global Placement
....................
..................................................................................................................
................................................................................................................................................................................................................................
....................................................................................................................................................................................................................................
.....................................................................................
Phase 9.8  Global Placement (Checksum:e7ea37f2) REAL time: 1 mins 16 secs 

Phase 10.8  Global Placement
..
..................................................................................................................................................................................................................................
...........................................................................................................................................................................................................
..................................................................
Phase 10.8  Global Placement (Checksum:4e143baa) REAL time: 2 mins 50 secs 

Phase 11.9  Local Placement Optimization
ERROR:Place:543 - This design does not fit into the number of slices available in this device due to the complexity of
   the design and/or constraints.

   Unplaced instances by type:

     LUTM    196 (22.4%)

   Please evaluate the following:

   - If there are user-defined constraints or area groups:
     Please look at the "User-defined constraints" section below to determine
     what constraints might be impacting the fitting of this design.
     Evaluate if they can be moved, removed or resized to allow for fitting.
     Verify that they do not overlap or conflict with clock region restrictions.
     See the clock region reports in the MAP log file (*map) for more details
     on clock region usage.

   - If there is difficulty in placing LUTs:
     Try using the MAP LUT Combining Option (map lc area|auto|off).

   - If there is difficulty in placing FFs:
     Evaluate the number and configuration of the control sets in your design.

   The following instances are the last set of instances that failed to place:

   0. my_Master/Instbus<0> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[0].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[0].bank/Mram_RAM64bit/DP
   1. my_Master/Instbus<2> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[2].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[2].bank/Mram_RAM64bit/DP
   2. my_Master/Instbus<3> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[3].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[3].bank/Mram_RAM64bit/DP
   3. my_Master/Instbus<1> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[1].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[1].bank/Mram_RAM64bit/DP
   4. my_Master/Instbus<4> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[4].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[4].bank/Mram_RAM64bit/DP
   5. my_Master/Instbus<5> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[5].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[5].bank/Mram_RAM64bit/DP
   6. my_Master/Instbus<7> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[7].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[7].bank/Mram_RAM64bit/DP
   7. my_Master/Instbus<8> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[8].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[8].bank/Mram_RAM64bit/DP
   8. my_Master/Instbus<6> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[6].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[6].bank/Mram_RAM64bit/DP
   9. my_Master/Instbus<9> (size: 2)
      LUTM my_Master/Inst_mem_Master/multi_bank[9].bank/Mram_RAM64bit/SP
      LUTM my_Master/Inst_mem_Master/multi_bank[9].bank/Mram_RAM64bit/DP
   10. my_Master/Instbus<10> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[10].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[10].bank/Mram_RAM64bit/DP
   11. my_Master/Instbus<12> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[12].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[12].bank/Mram_RAM64bit/DP
   12. my_Master/Instbus<13> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[13].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[13].bank/Mram_RAM64bit/DP
   13. my_Master/Instbus<11> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[11].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[11].bank/Mram_RAM64bit/DP
   14. my_Master/Instbus<15> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[15].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[15].bank/Mram_RAM64bit/DP
   15. my_Master/Instbus<16> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[16].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[16].bank/Mram_RAM64bit/DP
   16. my_Master/Instbus<14> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[14].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[14].bank/Mram_RAM64bit/DP
   17. my_Master/Instbus<18> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[18].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[18].bank/Mram_RAM64bit/DP
   18. my_Master/Instbus<19> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[19].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[19].bank/Mram_RAM64bit/DP
   19. my_Master/Instbus<17> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[17].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[17].bank/Mram_RAM64bit/DP
   20. my_Master/Instbus<23> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[23].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[23].bank/Mram_RAM64bit/DP
   21. my_Master/Instbus<24> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[24].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[24].bank/Mram_RAM64bit/DP
   22. my_Master/Instbus<22> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[22].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[22].bank/Mram_RAM64bit/DP
   23. my_Master/Instbus<25> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[25].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[25].bank/Mram_RAM64bit/DP
   24. my_Master/Instbus<26> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[26].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[26].bank/Mram_RAM64bit/DP
   25. my_Master/Instbus<28> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[28].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[28].bank/Mram_RAM64bit/DP
   26. my_Master/Instbus<29> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[29].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[29].bank/Mram_RAM64bit/DP
   27. my_Master/Instbus<27> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[27].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[27].bank/Mram_RAM64bit/DP
   28. my_Master/Instbus<30> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[30].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[30].bank/Mram_RAM64bit/DP
   29. my_Master/Instbus<31> (size: 2)
       LUTM my_Master/Inst_mem_Master/multi_bank[31].bank/Mram_RAM64bit/SP
       LUTM my_Master/Inst_mem_Master/multi_bank[31].bank/Mram_RAM64bit/DP
   30. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<1> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[1].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[1].bank/Mram_RAM64bit/DP
   31. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<3> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[3].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[3].bank/Mram_RAM64bit/DP
   32. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<2> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[2].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[2].bank/Mram_RAM64bit/DP
   33. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<5> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[5].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[5].bank/Mram_RAM64bit/DP
   34. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<6> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[6].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[6].bank/Mram_RAM64bit/DP
   35. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<8> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[8].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[8].bank/Mram_RAM64bit/DP
   36. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<9> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[9].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[9].bank/Mram_RAM64bit/DP
   37. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<7> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[7].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[7].bank/Mram_RAM64bit/DP
   38. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<10> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[10].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[10].bank/Mram_RAM64bit/DP
   39. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<12> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[12].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[12].bank/Mram_RAM64bit/DP
   40. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<13> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[13].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[13].bank/Mram_RAM64bit/DP
   41. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<14> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[14].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[14].bank/Mram_RAM64bit/DP
   42. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<15> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[15].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[15].bank/Mram_RAM64bit/DP
   43. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<17> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[17].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[17].bank/Mram_RAM64bit/DP
   44. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<16> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[16].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[16].bank/Mram_RAM64bit/DP
   45. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<19> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[19].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[19].bank/Mram_RAM64bit/DP
   46. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<20> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[20].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[20].bank/Mram_RAM64bit/DP
   47. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<23> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[23].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[23].bank/Mram_RAM64bit/DP
   48. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<28> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[28].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[28].bank/Mram_RAM64bit/DP
   49. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<29> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[29].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[29].bank/Mram_RAM64bit/DP
   50. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<31> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[31].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[31].bank/Mram_RAM64bit/DP
   51. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<32> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[32].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[32].bank/Mram_RAM64bit/DP
   52. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<33> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[33].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[33].bank/Mram_RAM64bit/DP
   53. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<34> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/Mram_RAM64bit/DP
   54. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<40> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[40].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[40].bank/Mram_RAM64bit/DP
   55. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<41> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[41].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[41].bank/Mram_RAM64bit/DP
   56. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<45> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[45].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[45].bank/Mram_RAM64bit/DP
   57. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<43> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[43].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[43].bank/Mram_RAM64bit/DP
   58. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<46> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[46].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[46].bank/Mram_RAM64bit/DP
   59. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<47> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[47].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[47].bank/Mram_RAM64bit/DP
   60. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<48> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[48].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[48].bank/Mram_RAM64bit/DP
   61. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<49> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[49].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[49].bank/Mram_RAM64bit/DP
   62. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<50> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[50].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[50].bank/Mram_RAM64bit/DP
   63. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<51> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[51].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[51].bank/Mram_RAM64bit/DP
   64. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<54> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[54].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[54].bank/Mram_RAM64bit/DP
   65. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<63> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[63].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[63].bank/Mram_RAM64bit/DP
   66. my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<61> (size: 2)
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[61].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[61].bank/Mram_RAM64bit/DP
   67. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<0> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/Mram_RAM64bit/DP
   68. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<1> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[1].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[1].bank/Mram_RAM64bit/DP
   69. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<3> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[3].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[3].bank/Mram_RAM64bit/DP
   70. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<4> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[4].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[4].bank/Mram_RAM64bit/DP
   71. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<2> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[2].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[2].bank/Mram_RAM64bit/DP
   72. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<5> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[5].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[5].bank/Mram_RAM64bit/DP
   73. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<6> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[6].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[6].bank/Mram_RAM64bit/DP
   74. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<9> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[9].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[9].bank/Mram_RAM64bit/DP
   75. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<11> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[11].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[11].bank/Mram_RAM64bit/DP
   76. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<15> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[15].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[15].bank/Mram_RAM64bit/DP
   77. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<17> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[17].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[17].bank/Mram_RAM64bit/DP
   78. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<16> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[16].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[16].bank/Mram_RAM64bit/DP
   79. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<20> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[20].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[20].bank/Mram_RAM64bit/DP
   80. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<21> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[21].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[21].bank/Mram_RAM64bit/DP
   81. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<22> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[22].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[22].bank/Mram_RAM64bit/DP
   82. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<23> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[23].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[23].bank/Mram_RAM64bit/DP
   83. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<24> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[24].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[24].bank/Mram_RAM64bit/DP
   84. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<26> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[26].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[26].bank/Mram_RAM64bit/DP
   85. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<27> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[27].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[27].bank/Mram_RAM64bit/DP
   86. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<25> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[25].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[25].bank/Mram_RAM64bit/DP
   87. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<29> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[29].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[29].bank/Mram_RAM64bit/DP
   88. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<30> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[30].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[30].bank/Mram_RAM64bit/DP
   89. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<31> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[31].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[31].bank/Mram_RAM64bit/DP
   90. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<39> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[39].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[39].bank/Mram_RAM64bit/DP
   91. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<44> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[44].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[44].bank/Mram_RAM64bit/DP
   92. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<48> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[48].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[48].bank/Mram_RAM64bit/DP
   93. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<50> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[50].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[50].bank/Mram_RAM64bit/DP
   94. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<56> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[56].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[56].bank/Mram_RAM64bit/DP
   95. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<58> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[58].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[58].bank/Mram_RAM64bit/DP
   96. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<63> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[63].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[63].bank/Mram_RAM64bit/DP
   97. my_Master/Xslaves[0].Yslaves[0].One_salve/Instbus<61> (size: 2)
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[61].bank/Mram_RAM64bit/SP
       LUTM my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[61].bank/Mram_RAM64bit/DP
ERROR:Place:120 - There were not enough sites to place all selected components.
   Some of these failures can be circumvented by using an alternate algorithm (though it may take longer run time). If
   you would like to enable this algorithm please set the environment variable XIL_PAR_ENABLE_LEGALIZER to 1 and try
   again 


Phase 11.9  Local Placement Optimization (Checksum:4e143baa) REAL time: 2 mins 51 secs 

Total REAL time to Placer completion: 2 mins 51 secs 
Total CPU  time to Placer completion: 2 mins 48 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "Nexys3v6_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
