// Seed: 2530184424
module module_0 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    output supply0 id_3,
    output wand id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8
);
  wire id_10;
  logic [1 'h0 : -1] id_11;
  ;
  wire [1 : 1] id_12;
  assign id_10 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input uwire id_3
);
  final $unsigned(45);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3
  );
endmodule
