`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    13:19:30 10/19/2019 
// Design Name: 
// Module Name:    key_filter_1
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module key_filter_1(  //filter  n:è¿‡æ»¤å™¨ï¼›ç­›é€ v:æ»¤è¿‡ï¼Œæ¸—å…¥ï¼›
    clk,rst_n,key_in,key_flag,key_state);
    input clk;
	input rst_n;
	input key_in;
	output reg key_flag;      // ç¡®è®¤æŒ‰é”®æŒ‰ä¸‹æˆ–é‡Šæ”¾çš„ä¿¡å·ï¼ˆä¸€ä¸ªæ—¶é’Ÿï¼‰
	output reg key_state;    //æŒ‰é”®ä¸€ç›´å¤„äºçš„çŠ¶æ€ï¼ˆç¨³å®šæ—¶ï¼‰
	
	parameter IDEA=4'b0001;     //ç©ºé—²çŠ¶æ€
	parameter FILTER1=4'b0010;   //æ£€æµ‹åˆ°ä¸‹é™æ²0msè®¡æ•°ï¼Œæ¶ˆæŠ–çŠ¶æ€
	parameter DOWN=4'b0100;      // æŒ‰ä¸‹ç¨³å®šçŠ¶æ€
	parameter FILTER2=4'b1000;    // æ£€æµ‹åˆ°ä¸Šå‡æ²20msè®¡æ•°ï¼Œæ¶ˆæŠ–çŠ¶æ€
	
	parameter cnt_figure=20'd480000;    //20msè®¡æ•°å™¨è®¡æ»¡æ•°å€
                                         //figure(n:æ•°å­—ã€äººç‰©ã€å›¾å½¢ã€ä»·æ ¼ã€ï¼ˆäººçš„ï¼‰ä½“å½¢ã€ç”»åƒã€‚vï¼šè®¡ç®—ã€å‡ºç°ã€æ‰®æ¼”è§’è‰
	//parameter cnt_figure=20'd49;    // ä»¿çœŸæµ‹è¯•

	reg key_in_a,key_in_b;       //å¼‚æ­¥ä¿¡å·è¿›è¡ŒåŒæ­¥å¤„ç†å¯„å­˜å™
	reg key_tmp_a,key_tmp_b;       //è¾¹æ²¿æ£€æµ‹å¯„å­˜å™¨
	reg[19:0] cnt;   //20msè®¡æ•°å™
	reg en_cnt;    // 20msè®¡æ•°å™¨ä½¿èƒ½ä¿¡å
	reg cnt_full;  //20msè®¡æ•°å™¨è®¡æ»¡ä¿¡å
	wire nedge,podge;     //è¾¹æ²¿æ£€æµ‹ç»“æä¸‹é™æ²¿ã€ä¸Šå‡æ²¿)
	reg [3:0] state;             //çŠ¶æ€å¯„å­
	// äºšç¨³æ€æ¶ˆé™å³ï¼šå¯¹å¤–éƒ¨è¾“å…¥çš„å¼‚æ­¥ä¿¡å·è¿›è¡ŒåŒæ­¥å¤„ç†
	always@(posedge clk or negedge rst_n)
	begin
	if(!rst_n)
		begin
		key_in_a<=1'b0;
		key_in_b<=1'b0;
		end
	else
		begin
		key_in_a<=~key_in;
		key_in_b<=key_in_a;
		end
	end
	//è¾¹æ²¿æ£€æµ‹ï¼ˆåˆ¤æ–­æŒ‰é”®æ˜¯å¦æŒ‰ä¸‹æˆ–é‡Šæ”¾ï¼‰
	//ä½¿ç”¨Dè§¦å‘å™¨å­˜å‚¨ä¸¤ä¸ªç›¸é‚»æ—¶é’Ÿä¸Šå‡æ²¿æ—¶å¤–éƒ¨è¾“å…¥ä¿¡å·ï¼ˆå·²ç»åŒæ­¥åˆ°ç³»ç»Ÿæ—¶é’ŸåŸŸä¸­ï¼‰çš„ç”µå¹³çŠ¶æ€
	always@(posedge clk or negedge rst_n)
	begin
	if(!rst_n)
		begin
		key_tmp_a<=1'b0;
		key_tmp_b<=1'b0;
		end
	else
		begin
		key_tmp_a<=key_in_b;
		key_tmp_b<=key_tmp_a;
		end
	end
	//äº§ç”Ÿè·³å˜æ²¿ä¿¡å
	assign nedge=(!key_tmp_a)&key_tmp_b;   //ä¸‹é™æ²¿æ£€æµ
	assign podge=key_tmp_a&(!key_tmp_b);   //ä¸Šå‡æ²¿æ£€æµ
	// 20msè®¡æ•°æ¨¡å—
	always@(posedge clk or negedge rst_n)
	begin
	if(!rst_n)
		cnt<=20'd0;
	else if(en_cnt)
		cnt<=cnt+1'b1;
	else
		cnt<=20'd0;
	end
	//20msè®¡æ•°å™¨è®¡æ»¡ä¿¡å·äº§ç”Ÿæ¨¡å
	always@(posedge clk or negedge rst_n)
	begin
	if(!rst_n)
		cnt_full<=1'b0;
	else if(cnt==cnt_figure)
		cnt_full<=1'b1;
	else 
		cnt_full<=1'b0;
	end
	
	//çŠ¶æ€è½¬ç§»æ¨¡å
	always@(posedge clk or negedge rst_n)
	begin
	if(!rst_n)
		begin
		state<=IDEA;
		en_cnt<=1'b0;
		key_flag<=1'b0;
		key_state<=1'b1;
		end
	else
		begin
		case(state)
		IDEA :
			begin
			key_flag<=1'b0;
			if(nedge)
				begin
				state<=FILTER1;
				en_cnt<=1'b1;
				end
			else
				state<=IDEA;
			end
		FILTER1 :
			begin
			if(cnt_full)
				begin
				state<=DOWN;
				key_flag<=1'b1;
				key_state<=1'b0;
				en_cnt<=1'b0;
				end
			else if(podge)
				begin
				state<=IDEA;
				en_cnt<=1'b0;
				end
			else
				state<=FILTER1;
			end
		
		DOWN :
			begin
			key_flag<=1'b0;
			if(podge)
				begin
				state<=FILTER2;
				en_cnt<=1'b1;
				end
			else
				state<=DOWN;
			end
		FILTER2 :
			begin
			if(cnt_full)
				begin
				state<=IDEA;
				key_flag<=1'b1;
				key_state<=1'b1;
				en_cnt<=1'b0;
				end
			else if(nedge)
				begin
				state<=DOWN;
				en_cnt<=1'b0;
				end
			else
				state<=FILTER2;
			end
		default:
			begin
			state<=IDEA;
			en_cnt<=1'b0;
			key_flag<=1'b0;
			key_state<=1'b1;
			end
		endcase
		end
	
	end


endmodule
