// Seed: 2573153976
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output tri id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    output tri0 module_0,
    output supply1 id_12,
    input supply0 id_13
    , id_24,
    input tri0 id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input uwire id_19,
    output tri1 id_20,
    input wor id_21,
    output tri id_22
);
  always #1 force id_12 = -1 == 1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    output tri id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13,
    input wire id_14,
    output wand id_15,
    input tri0 id_16,
    input wand id_17,
    input tri id_18,
    output wire id_19,
    input uwire id_20,
    input wor id_21,
    input wor id_22,
    output tri id_23,
    input uwire id_24,
    input tri0 id_25,
    input wor id_26,
    output tri1 id_27
);
  assign id_0 = 1 + 1 !=? -1;
  wire  id_29;
  logic id_30 [(  -1  ) : -1];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_0,
      id_22,
      id_22,
      id_25,
      id_16,
      id_4,
      id_17,
      id_24,
      id_7,
      id_7,
      id_12,
      id_2,
      id_3,
      id_6,
      id_3,
      id_21,
      id_2,
      id_5,
      id_27,
      id_11,
      id_15
  );
  assign modCall_1.id_12 = 0;
  always disable id_31;
endmodule
