$date
	Sun Feb 06 23:54:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CLA_8bit_top $end
$var wire 8 ! S [7:0] $end
$var wire 1 " C_out $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % C $end
$scope module test $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 8 ( Sum [7:0] $end
$var wire 1 % carryIn $end
$var wire 1 " carryOut $end
$var wire 8 ) g [7:0] $end
$var wire 8 * p [7:0] $end
$var wire 8 + C [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b11 *
b0 )
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#5000
b100 +
b10001100 !
b10001100 (
b10 )
b10001000 *
b10000010 $
b10000010 '
b1010 #
b1010 &
#10000
b110100 !
b110100 (
b0 )
b110011 *
b111 +
1%
b100010 $
b100010 '
b10001 #
b10001 &
#15000
b1100100 !
b1100100 (
b1100011 *
b1000010 $
b1000010 '
b100001 #
b100001 &
#20000
b11111011 !
b11111011 (
b11111011 *
b0 +
0%
b1100010 $
b1100010 '
b10011001 #
b10011001 &
#25000
b11111111 !
b11111111 (
b11111111 *
b11111110 $
b11111110 '
b1 #
b1 &
#30000
1"
b0 !
b0 (
b11111111 +
1%
b11111111 $
b11111111 '
b0 #
b0 &
#35000
0"
b11101000 !
b11101000 (
b1001 )
b11010110 *
b111110 +
0%
b1111 $
b1111 '
b11011001 #
b11011001 &
#40000
1"
b100100 !
b100100 (
b1001000 )
b10010011 *
b10110111 +
1%
b11011010 $
b11011010 '
b1001001 #
b1001001 &
#45000
0"
b11111111 !
b11111111 (
b0 )
b11111111 *
b0 +
0%
b10101010 $
b10101010 '
b1010101 #
b1010101 &
#50000
1"
b11111100 +
b1 !
b1 (
b10 )
b11111101 *
b1010111 #
b1010111 &
#55000
0"
b10111110 +
b10110000 !
b10110000 (
b1010001 )
b1110 *
b1011011 $
b1011011 '
b1010101 #
b1010101 &
#60000
1"
b0 +
b1111110 !
b1111110 (
b10000000 )
b1111110 *
b10101010 $
b10101010 '
b11010100 #
b11010100 &
#65000
b10001110 +
b11100 !
b11100 (
b1000101 )
b10010010 *
b11000111 $
b11000111 '
b1010101 #
b1010101 &
#70000
0"
b111000 +
b1100011 !
b1100011 (
b100 )
b1011011 *
b1010100 $
b1010100 '
b1111 #
b1111 &
#75000
