{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711721803021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711721803031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:16:42 2024 " "Processing started: Fri Mar 29 15:16:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711721803031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721803031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721803031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711721804044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711721804044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_annick.sv(160) " "Verilog HDL warning at de0_annick.sv(160): extended using \"x\" or \"z\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LC SERVO_LC de0_annick.sv(221) " "Verilog HDL Declaration information at de0_annick.sv(221): object \"servo_LC\" differs only in case from object \"SERVO_LC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 221 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LP SERVO_LP de0_annick.sv(221) " "Verilog HDL Declaration information at de0_annick.sv(221): object \"servo_LP\" differs only in case from object \"SERVO_LP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 221 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RC SERVO_RC de0_annick.sv(221) " "Verilog HDL Declaration information at de0_annick.sv(221): object \"servo_RC\" differs only in case from object \"SERVO_RC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 221 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RP SERVO_RP de0_annick.sv(221) " "Verilog HDL Declaration information at de0_annick.sv(221): object \"servo_RP\" differs only in case from object \"SERVO_RP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 221 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_annick.sv 1 1 " "Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_ANNICK " "Found entity 1: DE0_ANNICK" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1_5 de0_annick.sv(308) " "Verilog HDL Implicit Net warning at de0_annick.sv(308): created implicit net for \"clk_1_5\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 308 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "micro_switch_5 de0_annick.sv(408) " "Verilog HDL Implicit Net warning at de0_annick.sv(408): created implicit net for \"micro_switch_5\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_ANNICK " "Elaborating entity \"DE0_ANNICK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711721812535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 de0_annick.sv(305) " "Verilog HDL assignment warning at de0_annick.sv(305): truncated value with size 32 to match size of target (5)" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[30..25\] 0 de0_annick.sv(337) " "Net \"micro_switch_data\[30..25\]\" at de0_annick.sv(337) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 337 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[23..17\] 0 de0_annick.sv(337) " "Net \"micro_switch_data\[23..17\]\" at de0_annick.sv(337) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 337 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[15..9\] 0 de0_annick.sv(337) " "Net \"micro_switch_data\[15..9\]\" at de0_annick.sv(337) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 337 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[7..1\] 0 de0_annick.sv(337) " "Net \"micro_switch_data\[7..1\]\" at de0_annick.sv(337) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 337 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_annick.sv(74) " "Output port \"LED\" at de0_annick.sv(74) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_annick.sv(83) " "Output port \"DRAM_ADDR\" at de0_annick.sv(83) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_annick.sv(84) " "Output port \"DRAM_BA\" at de0_annick.sv(84) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0_annick.sv(90) " "Output port \"DRAM_DQM\" at de0_annick.sv(90) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_annick.sv(85) " "Output port \"DRAM_CAS_N\" at de0_annick.sv(85) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_annick.sv(86) " "Output port \"DRAM_CKE\" at de0_annick.sv(86) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_annick.sv(87) " "Output port \"DRAM_CLK\" at de0_annick.sv(87) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_annick.sv(88) " "Output port \"DRAM_CS_N\" at de0_annick.sv(88) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_annick.sv(91) " "Output port \"DRAM_RAS_N\" at de0_annick.sv(91) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_annick.sv(92) " "Output port \"DRAM_WE_N\" at de0_annick.sv(92) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO de0_annick.sv(95) " "Output port \"EPCS_ASDO\" at de0_annick.sv(95) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK de0_annick.sv(97) " "Output port \"EPCS_DCLK\" at de0_annick.sv(97) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO de0_annick.sv(98) " "Output port \"EPCS_NCSO\" at de0_annick.sv(98) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_annick.sv(101) " "Output port \"I2C_SCLK\" at de0_annick.sv(101) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711721812545 "|DE0_ANNICK"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.sv 1 1 " "Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "de0_annick.sv" "spi_slave_inst" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "odometer.sv 1 1 " "Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odoL " "Elaborating entity \"odometer\" for hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "servo_pwm.sv 1 1 " "Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_PWM " "Found entity 1: Servo_PWM" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/servo_pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo_PWM Servo_PWM:SERVO_LC " "Elaborating entity \"Servo_PWM\" for hierarchy \"Servo_PWM:SERVO_LC\"" {  } { { "de0_annick.sv" "SERVO_LC" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_pwm.sv(28) " "Verilog HDL assignment warning at servo_pwm.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/servo_pwm.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812695 "|DE0_ANNICK|Servo_PWM:SERVO_LC"}
{ "Warning" "WSGN_SEARCH_FILE" "adc_interface.sv 1 1 " "Using design file adc_interface.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "adc_interface.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_interface ADC_interface:ADC_interface_inst " "Elaborating entity \"ADC_interface\" for hierarchy \"ADC_interface:ADC_interface_inst\"" {  } { { "de0_annick.sv" "ADC_interface_inst" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_interface.sv(17) " "Verilog HDL assignment warning at adc_interface.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "adc_interface.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812725 "|DE0_ANNICK|ADC_interface:ADC_interface_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adc_interface.sv(23) " "Verilog HDL assignment warning at adc_interface.sv(23): truncated value with size 32 to match size of target (7)" {  } { { "adc_interface.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812725 "|DE0_ANNICK|ADC_interface:ADC_interface_inst"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "stepper.sv(79) " "Verilog HDL warning at stepper.sv(79): extended using \"x\" or \"z\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711721812775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stepper.sv 1 1 " "Using design file stepper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721812775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:stepper_inst_L " "Elaborating entity \"stepper\" for hierarchy \"stepper:stepper_inst_L\"" {  } { { "de0_annick.sv" "stepper_inst_L" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 stepper.sv(103) " "Verilog HDL assignment warning at stepper.sv(103): truncated value with size 32 to match size of target (18)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 stepper.sv(124) " "Verilog HDL assignment warning at stepper.sv(124): truncated value with size 32 to match size of target (15)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 stepper.sv(127) " "Verilog HDL assignment warning at stepper.sv(127): truncated value with size 32 to match size of target (28)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 stepper.sv(134) " "Verilog HDL assignment warning at stepper.sv(134): truncated value with size 32 to match size of target (18)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 stepper.sv(144) " "Verilog HDL assignment warning at stepper.sv(144): truncated value with size 32 to match size of target (28)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stepper.sv(152) " "Verilog HDL assignment warning at stepper.sv(152): truncated value with size 32 to match size of target (24)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stepper.sv(153) " "Verilog HDL assignment warning at stepper.sv(153): truncated value with size 32 to match size of target (24)" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711721812775 "|DE0_ANNICK|stepper:stepper_inst_L"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tb24 " "Found entity 1: altsyncram_tb24" {  } { { "db/altsyncram_tb24.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/altsyncram_tb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2hi " "Found entity 1: cntr_2hi" {  } { { "db/cntr_2hi.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_2hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721815924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721815924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721816099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721816099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721816182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721816182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721816301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721816301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721816361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721816361 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721816901 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711721816991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.29.15:17:00 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl " "2024.03.29.15:17:00 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721820339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721822926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721823046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721826575 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711721827277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld35059bdf/alt_sld_fab.v" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721827773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721827773 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper:stepper_inst_L\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper:stepper_inst_L\|Mult1\"" {  } { { "stepper.sv" "Mult1" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_L\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_L\|Div1\"" {  } { { "stepper.sv" "Div1" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_L\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_L\|Div2\"" {  } { { "stepper.sv" "Div2" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper:stepper_inst_L\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper:stepper_inst_L\|Mult0\"" {  } { { "stepper.sv" "Mult0" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_L\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_L\|Div0\"" {  } { { "stepper.sv" "Div0" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper:stepper_inst_R\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper:stepper_inst_R\|Mult1\"" {  } { { "stepper.sv" "Mult1" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_R\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_R\|Div1\"" {  } { { "stepper.sv" "Div1" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_R\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_R\|Div2\"" {  } { { "stepper.sv" "Div2" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper:stepper_inst_R\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper:stepper_inst_R\|Mult0\"" {  } { { "stepper.sv" "Mult0" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stepper:stepper_inst_R\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stepper:stepper_inst_R\|Div0\"" {  } { { "stepper.sv" "Div0" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721829711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711721829711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper:stepper_inst_L\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult1\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721829822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper:stepper_inst_L\|lpm_mult:Mult1 " "Instantiated megafunction \"stepper:stepper_inst_L\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 28 " "Parameter \"LPM_WIDTHA\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829822 ""}  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711721829822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sgt " "Found entity 1: mult_sgt" {  } { { "db/mult_sgt.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/mult_sgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721829882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721829882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper:stepper_inst_L\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_divide:Div1\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721829982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper:stepper_inst_L\|lpm_divide:Div1 " "Instantiated megafunction \"stepper:stepper_inst_L\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721829982 ""}  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711721829982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper:stepper_inst_L\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_divide:Div2\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721830422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper:stepper_inst_L\|lpm_divide:Div2 " "Instantiated megafunction \"stepper:stepper_inst_L\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830422 ""}  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711721830422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721830622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721830622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper:stepper_inst_L\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721830802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper:stepper_inst_L\|lpm_mult:Mult0 " "Instantiated megafunction \"stepper:stepper_inst_L\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721830802 ""}  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711721830802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core stepper:stepper_inst_L\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721830962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder stepper:stepper_inst_L\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721831052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] stepper:stepper_inst_L\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721831162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721831232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721831232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper:stepper_inst_L\|lpm_mult:Mult0\|altshift:external_latency_ffs stepper:stepper_inst_L\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"stepper:stepper_inst_L\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721831302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper:stepper_inst_L\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"stepper:stepper_inst_L\|lpm_divide:Div0\"" {  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721831322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper:stepper_inst_L\|lpm_divide:Div0 " "Instantiated megafunction \"stepper:stepper_inst_L\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721831322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721831322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721831322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711721831322 ""}  } { { "stepper.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711721831322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721831392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721831392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721831432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721831432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711721831492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721831492 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711721832810 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711721832810 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711721832820 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711721832820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711721832820 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1711721832820 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721837880 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711721837880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711721837880 "|DE0_ANNICK|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711721837880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721838060 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711721840132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721840398 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 165 167 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 165 of its 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1711721841968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711721842118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711721842118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711721842732 "|DE0_ANNICK|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711721842732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8814 " "Implemented 8814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711721842733 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711721842733 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1711721842733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8113 " "Implemented 8113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711721842733 ""} { "Info" "ICUT_CUT_TM_RAMS" "536 " "Implemented 536 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711721842733 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711721842733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711721842733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711721842787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:17:22 2024 " "Processing ended: Fri Mar 29 15:17:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711721842787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711721842787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711721842787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711721842787 ""}
