Version 4.1
SHEET 1 1956 1264
WIRE -464 -208 -592 -208
WIRE 848 -208 720 -208
WIRE -464 -80 -464 -208
WIRE 720 -80 720 -208
WIRE 144 96 144 80
WIRE 144 96 -32 96
WIRE 320 96 144 96
WIRE -32 160 -32 96
WIRE 0 160 -32 160
WIRE 320 160 320 96
WIRE 320 160 288 160
WIRE -304 208 -304 160
WIRE -32 208 -32 160
WIRE 0 208 -32 208
WIRE 320 208 320 160
WIRE 320 208 288 208
WIRE 496 208 496 160
WIRE 112 240 48 240
WIRE 240 240 176 240
WIRE -464 256 -464 16
WIRE -320 256 -464 256
WIRE 0 256 -224 256
WIRE 352 256 288 256
WIRE 480 256 352 256
WIRE 720 256 720 16
WIRE 720 256 576 256
WIRE 0 272 0 256
WIRE 0 272 -96 272
WIRE 112 272 112 240
WIRE 288 272 288 256
WIRE 288 272 112 272
WIRE -272 288 -272 256
WIRE 0 288 0 272
WIRE 176 288 176 240
WIRE 176 288 0 288
WIRE 288 288 288 272
WIRE 528 288 528 256
WIRE -672 352 -720 352
WIRE 0 368 0 336
WIRE 112 368 112 272
WIRE 112 368 48 368
WIRE 176 368 176 288
WIRE 240 368 176 368
WIRE 288 368 288 336
WIRE 928 368 880 368
WIRE -720 384 -720 352
WIRE -720 384 -816 384
WIRE -672 384 -672 352
WIRE -464 384 -464 256
WIRE -464 384 -624 384
WIRE 720 384 720 256
WIRE 832 384 720 384
WIRE 880 384 880 368
WIRE 928 384 928 368
WIRE 1056 384 928 384
WIRE -464 432 -464 384
WIRE 0 432 0 384
WIRE 288 432 288 384
WIRE 720 432 720 384
WIRE 720 512 720 496
WIRE -464 528 -464 496
WIRE 144 672 144 656
WIRE 144 672 -32 672
WIRE 320 672 144 672
WIRE 144 688 144 672
WIRE 176 688 144 688
WIRE 96 720 80 720
WIRE 64 736 0 736
WIRE 176 736 176 688
WIRE 176 736 144 736
WIRE 288 736 224 736
WIRE 96 768 96 720
WIRE -32 784 -32 672
WIRE 0 784 -32 784
WIRE 64 784 64 736
WIRE 144 784 64 784
WIRE 224 784 224 736
WIRE 224 784 144 784
WIRE 320 784 320 672
WIRE 320 784 288 784
WIRE 112 816 48 816
WIRE 240 816 176 816
WIRE 352 832 288 832
WIRE 0 848 0 832
WIRE 0 848 -96 848
WIRE 112 848 112 816
WIRE 288 848 288 832
WIRE 288 848 112 848
WIRE 0 864 0 848
WIRE 176 864 176 816
WIRE 176 864 0 864
WIRE 288 864 288 848
WIRE 0 912 -80 912
WIRE 352 912 288 912
WIRE 112 944 112 848
WIRE 112 944 48 944
WIRE 176 944 176 864
WIRE 240 944 176 944
WIRE 0 976 0 960
WIRE 160 976 0 976
WIRE 288 976 288 960
WIRE 288 976 160 976
WIRE 112 1056 80 1056
WIRE -80 1104 -80 912
WIRE 160 1104 160 1072
WIRE 160 1104 -80 1104
WIRE 352 1104 352 912
WIRE 352 1104 160 1104
WIRE 160 1136 160 1104
FLAG 0 432 0
FLAG -1056 496 PC
IOPIN -1056 496 In
FLAG 144 80 vdd
IOPIN 144 80 In
FLAG -1056 304 vdd
IOPIN -1056 304 In
FLAG -1056 576 0
FLAG -1056 384 0
FLAG 288 432 0
FLAG -96 272 Q
IOPIN -96 272 Out
FLAG 352 256 Q_bar
IOPIN 352 256 Out
FLAG -304 160 word
IOPIN -304 160 In
FLAG 496 160 word
IOPIN 496 160 In
FLAG -272 288 0
FLAG 528 288 0
FLAG -464 528 0
FLAG 720 512 0
FLAG -976 -16 D
IOPIN -976 -16 In
FLAG -976 64 0
FLAG -464 256 bit
IOPIN -464 256 In
FLAG 720 256 bit_bar
IOPIN 720 256 In
FLAG 848 80 D_bar
IOPIN 848 80 In
FLAG 848 160 0
FLAG 1008 32 word
IOPIN 1008 32 In
FLAG 1008 112 0
FLAG -464 -32 0
FLAG 720 -32 0
FLAG -1136 32 write
IOPIN -1136 32 In
FLAG -1136 112 0
FLAG -512 -64 write
IOPIN -512 -64 In
FLAG 768 -64 write
IOPIN 768 -64 In
FLAG 848 -208 D_bar
IOPIN 848 -208 In
FLAG -592 -208 D
IOPIN -592 -208 In
FLAG -640 432 PC
IOPIN -640 432 In
FLAG 848 432 PC
IOPIN 848 432 In
FLAG -816 384 vdd
IOPIN -816 384 In
FLAG 1056 384 vdd
IOPIN 1056 384 In
FLAG 160 1136 0
FLAG 144 656 vdd
IOPIN 144 656 In
FLAG -96 848 bit
IOPIN -96 848 Out
FLAG 352 832 bit_bar
IOPIN 352 832 Out
FLAG -576 832 SE
IOPIN -576 832 In
FLAG -576 912 0
FLAG 672 848 SE_bar
IOPIN 672 848 In
FLAG 672 928 0
FLAG 80 1056 SE
IOPIN 80 1056 In
FLAG 80 720 SE_bar
IOPIN 80 720 In
FLAG 992 704 Read
IOPIN 992 704 In
FLAG 992 784 0
SYMBOL cmosn 48 288 M0
SYMATTR InstName M1
SYMATTR Value2 l=180n w=3u
SYMBOL cmosp 48 160 M0
SYMATTR InstName M2
SYMATTR Value2 l=180n w=1.5u
SYMBOL voltage -1056 480 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName PC
SYMATTR Value PULSE(1.8 0 3n 100p 100p 1n 10n)
SYMBOL voltage -1056 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vdd
SYMATTR Value 1.8
SYMBOL cmosn 240 288 R0
SYMATTR InstName M3
SYMATTR Value2 l=180n w=3u
SYMBOL cmosp 240 160 R0
SYMATTR InstName M4
SYMATTR Value2 l=180n w=1.5u
SYMBOL cmosn -224 208 R90
SYMATTR InstName M5
SYMATTR Value2 l=180n w=1.5u
SYMBOL cmosn 576 208 R90
SYMATTR InstName M6
SYMATTR Value2 l=180n w=1.5u
SYMBOL cap -480 432 R0
SYMATTR InstName C1
SYMATTR Value 10f
SYMBOL cap 704 432 R0
SYMATTR InstName C2
SYMATTR Value 10f
SYMBOL voltage -976 -32 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName D
SYMATTR Value PULSE(0 1.8 0 100p 100p 10n 20n)
SYMBOL voltage 848 64 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName D_bar
SYMATTR Value PULSE(1.8 0 0 2p 2p 10n 20n)
SYMBOL voltage 1008 16 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName word
SYMATTR Value PULSE(0 1.8 1n 100p 100p 2n 5n)
SYMBOL cmosn -512 16 M180
SYMATTR InstName M7
SYMATTR Value2 l=180n w=6u
SYMBOL cmosn 768 16 R180
SYMATTR InstName M8
SYMATTR Value2 l=180n w=6u
SYMBOL voltage -1136 16 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Write
SYMATTR Value PULSE(0 1.8 1n 100p 100p 2n 10n)
SYMBOL cmosp -720 432 R270
SYMATTR InstName M9
SYMATTR Value2 l=180n w=2u
SYMBOL cmosp 928 432 M270
SYMATTR InstName M10
SYMATTR Value2 l=180n w=2u
SYMBOL cmosn 48 864 M0
SYMATTR InstName M11
SYMATTR Value2 l=180n w=3u
SYMBOL cmosp 48 736 M0
SYMATTR InstName M12
SYMATTR Value2 l=180n w=6u
SYMBOL cmosn 240 864 R0
SYMATTR InstName M13
SYMATTR Value2 l=180n w=3u
SYMBOL cmosp 240 736 R0
SYMATTR InstName M14
SYMATTR Value2 l=180n w=6u
SYMBOL cmosp 96 688 R0
SYMATTR InstName M15
SYMATTR Value2 l=180n w=6u
SYMBOL cmosn 112 976 R0
SYMATTR InstName M16
SYMATTR Value2 l=180n w=3u
SYMBOL voltage -576 816 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName SE
SYMATTR Value PULSE(0 1.8 6n 100p 100p 2n 10n)
SYMBOL voltage 672 832 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName SE_bar
SYMATTR Value PULSE(1.8 0 6n 100p 100p 2n 10n)
SYMBOL voltage 992 688 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Read
SYMATTR Value PULSE(0 1.8 6n 100p 100p 1n 10n)
TEXT 392 -80 Left 2 !.INCLUDE tsmc018.lib
TEXT 440 -56 Left 2 !.tran 80n
TEXT -256 -176 Left 6 ;CMOS 6T SRAM Cell
TEXT 8 1192 Left 4 ;Sense Amplifier
TEXT -832 520 Left 4 ;Precharge Circuit
TEXT -8 504 Left 4 ;Bistable Latch
TEXT 792 528 Left 4 ;Precharge Circuit
TEXT -64 -112 Left 2 ;using 180nm TSMC MOSFET models
