set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Fast_Fifo.vo Fast_Fifo_v.sdo}}
	{{"Fast Model"} {Fast_Fifo_fast.vo Fast_Fifo_v_fast.sdo}}
}
