// Seed: 1876541361
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  logic id_3 = 1;
  type_7(
      id_1 * 1 - id_2, id_2, id_0 == 1'b0, 1, 1
  );
  assign id_0 = 1 == 1;
endmodule
