vendor_name = ModelSim
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/d_latch.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/d_flipflop.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/displayController.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/four_one_mux.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/eight_bit_reg_shift_r.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/eight_bit_reg_shift_l.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/eight_bit_reg.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/srlatch.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/D_FF.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/testbench1.vhd
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/Waveform2.vwf
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/Waveform3.vwf
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/Waveform4.vwf
source_file = 1, C:/Users/togoo/Desktop/School/Classes/CEG3155/Lab_1/CEG-3155-LAB-1/db/ceg3155lab1.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = eight_bit_reg_shift_l
instance = comp, \Q_out[0]~output , Q_out[0]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[1]~output , Q_out[1]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[2]~output , Q_out[2]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[3]~output , Q_out[3]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[4]~output , Q_out[4]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[5]~output , Q_out[5]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[6]~output , Q_out[6]~output, eight_bit_reg_shift_l, 1
instance = comp, \Q_out[7]~output , Q_out[7]~output, eight_bit_reg_shift_l, 1
instance = comp, \SHL~input , SHL~input, eight_bit_reg_shift_l, 1
instance = comp, \CLK~input , CLK~input, eight_bit_reg_shift_l, 1
instance = comp, \U7|U1|int_q~0 , U7|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:6:Un|U1|int_q~0 , \loop0:6:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:5:Un|U1|int_q~0 , \loop0:5:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:4:Un|U1|int_q~0 , \loop0:4:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:3:Un|U1|int_q~0 , \loop0:3:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:2:Un|U1|int_q~0 , \loop0:2:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:1:Un|U1|int_q~0 , \loop0:1:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \loop0:0:Un|U1|int_q~0 , \loop0:0:Un|U1|int_q~0, eight_bit_reg_shift_l, 1
instance = comp, \LD~input , LD~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[0]~input , D_in[0]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[1]~input , D_in[1]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[2]~input , D_in[2]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[3]~input , D_in[3]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[4]~input , D_in[4]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[5]~input , D_in[5]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[6]~input , D_in[6]~input, eight_bit_reg_shift_l, 1
instance = comp, \D_in[7]~input , D_in[7]~input, eight_bit_reg_shift_l, 1
