Analysis & Synthesis report for coprocessador
Thu Sep 25 11:50:50 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |high_level|zoom_out:zout_inst|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: zoom_in:zin_inst
 17. Parameter Settings for User Entity Instance: zoom_out:zout_inst
 18. Parameter Settings for User Entity Instance: memory:mem_inst
 19. Parameter Settings for Inferred Entity Instance: zoom_in:zin_inst|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: zoom_in:zin_inst|lpm_divide:Div1
 21. Port Connectivity Checks: "memory:mem_inst"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 25 11:50:50 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; coprocessador                                  ;
; Top-level Entity Name           ; high_level                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 143                                            ;
; Total pins                      ; 43                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; high_level         ; coprocessador      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; zoom_in.v                        ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v                  ;         ;
; zoom_out.v                       ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v                 ;         ;
; high_level.v                     ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v               ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/vga_controller.v           ;         ;
; memory.v                         ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v                   ;         ;
; image.txt                        ; yes             ; User File                    ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/image.txt                  ;         ;
; clk_pll.v                        ; yes             ; User Wizard-Generated File   ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll.v                  ; clk_pll ;
; clk_pll/clk_pll_0002.v           ; yes             ; User Verilog HDL File        ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll/clk_pll_0002.v     ; clk_pll ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altera_pll.v                          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/lpm_divide.tdf                        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/abs_divider.inc                       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sign_div_unsign.inc                   ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/aglobal231.inc                        ;         ;
; db/lpm_divide_rcm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/lpm_divide_rcm.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_82f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/alt_u_div_82f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 3285              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 3646              ;
;     -- 7 input functions                    ; 656               ;
;     -- 6 input functions                    ; 2257              ;
;     -- 5 input functions                    ; 197               ;
;     -- 4 input functions                    ; 236               ;
;     -- <=3 input functions                  ; 300               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 143               ;
;                                             ;                   ;
; I/O pins                                    ; 43                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 2                 ;
;     -- PLLs                                 ; 2                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; x_img_to_mem[0]~0 ;
; Maximum fan-out                             ; 1813              ;
; Total fan-out                               ; 21574             ;
; Average fan-out                             ; 5.56              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |high_level                               ; 3646 (139)          ; 143 (8)                   ; 0                 ; 0          ; 43   ; 0            ; |high_level                                                                                                                  ; high_level          ; work         ;
;    |clk_pll:pll_inst|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|clk_pll:pll_inst                                                                                                 ; clk_pll             ; clk_pll      ;
;       |clk_pll_0002:clk_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|clk_pll:pll_inst|clk_pll_0002:clk_pll_inst                                                                       ; clk_pll_0002        ; clk_pll      ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i                                               ; altera_pll          ; work         ;
;    |memory:mem_inst|                      ; 3088 (3088)         ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|memory:mem_inst                                                                                                  ; memory              ; work         ;
;    |vga_controller:vga_inst|              ; 30 (30)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |high_level|vga_controller:vga_inst                                                                                          ; vga_controller      ; work         ;
;    |zoom_in:zin_inst|                     ; 285 (30)            ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst                                                                                                 ; zoom_in             ; work         ;
;       |lpm_divide:Div0|                   ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rcm:auto_generated|  ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div0|lpm_divide_rcm:auto_generated                                                   ; lpm_divide_rcm      ; work         ;
;             |sign_div_unsign_1nh:divider| ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div0|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;                |alt_u_div_82f:divider|    ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div0|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f       ; work         ;
;       |lpm_divide:Div1|                   ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rcm:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div1|lpm_divide_rcm:auto_generated                                                   ; lpm_divide_rcm      ; work         ;
;             |sign_div_unsign_1nh:divider| ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;                |alt_u_div_82f:divider|    ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_in:zin_inst|lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f       ; work         ;
;    |zoom_out:zout_inst|                   ; 104 (104)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |high_level|zoom_out:zout_inst                                                                                               ; zoom_out            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |high_level|clk_pll:pll_inst ; clk_pll.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |high_level|zoom_out:zout_inst|state                                                     ;
+------------------------+------------------+------------------+------------------------+------------------+
; Name                   ; state.STATE_IDLE ; state.STATE_CALC ; state.STATE_ACCUMULATE ; state.STATE_READ ;
+------------------------+------------------+------------------+------------------------+------------------+
; state.STATE_IDLE       ; 0                ; 0                ; 0                      ; 0                ;
; state.STATE_READ       ; 1                ; 0                ; 0                      ; 1                ;
; state.STATE_ACCUMULATE ; 1                ; 0                ; 1                      ; 0                ;
; state.STATE_CALC       ; 1                ; 1                ; 0                      ; 0                ;
+------------------------+------------------+------------------+------------------------+------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; zoom_in:zin_inst|zoom_factor[4..9]     ; Stuck at GND due to stuck port data_in ;
; zoom_out:zout_inst|sum[12..15]         ; Lost fanout                            ;
; zoom_out:zout_inst|count_x[3]          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+----------------------------+--------------------+------------------------------------------------------------------------------------+
; Register name              ; Reason for Removal ; Registers Removed due to This Register                                             ;
+----------------------------+--------------------+------------------------------------------------------------------------------------+
; zoom_out:zout_inst|sum[15] ; Lost Fanouts       ; zoom_out:zout_inst|sum[14], zoom_out:zout_inst|sum[13], zoom_out:zout_inst|sum[12] ;
+----------------------------+--------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 139   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:vga_inst|hsync          ; 1       ;
; vga_controller:vga_inst|vsync          ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |high_level|zoom_out:zout_inst|mem_y_addr[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |high_level|memory:mem_inst|pixel_out[4]     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |high_level|zoom_in:zin_inst|y_img[5]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |high_level|zoom_out:zout_inst|pixel_out[4]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |high_level|zoom_out:zout_inst|count_x[3]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |high_level|zoom_out:zout_inst|count_y[0]    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |high_level|zoom_out:zout_inst|sum[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |high_level|zoom_out:zout_inst|ShiftLeft1    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |high_level|zoom_out:zout_inst|ShiftLeft1    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |high_level|zoom_out:zout_inst|ShiftLeft1    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |high_level|display_height[3]                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |high_level|display_width[3]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |high_level|display_width[5]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zoom_in:zin_inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH_IN       ; 160   ; Signed Integer                       ;
; HEIGHT_IN      ; 120   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zoom_out:zout_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; IMG_WIDTH      ; 160   ; Signed Integer                         ;
; IMG_HEIGHT     ; 120   ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:mem_inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IMG_WIDTH      ; 160   ; Signed Integer                      ;
; IMG_HEIGHT     ; 120   ; Signed Integer                      ;
; ZOOM_FACTOR    ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zoom_in:zin_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zoom_in:zin_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "memory:mem_inst"                  ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; pixel_out_valid ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 143                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 18                          ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 23                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 3648                        ;
;     arith             ; 236                         ;
;         0 data inputs ; 37                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 88                          ;
;         5 data inputs ; 37                          ;
;     extend            ; 656                         ;
;         7 data inputs ; 656                         ;
;     normal            ; 2726                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 146                         ;
;         5 data inputs ; 160                         ;
;         6 data inputs ; 2257                        ;
;     shared            ; 30                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 23                          ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 43                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 22.10                       ;
; Average LUT depth     ; 9.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Sep 25 11:50:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off coprocessador -c coprocessador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file zoom_in.v
    Info (12023): Found entity 1: zoom_in File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zoom_out.v
    Info (12023): Found entity 1: zoom_out File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file high_level.v
    Info (12023): Found entity 1: high_level File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll.v
    Info (12023): Found entity 1: clk_pll File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/clk_pll_0002.v
    Info (12023): Found entity 1: clk_pll_0002 File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll/clk_pll_0002.v Line: 2
Info (12127): Elaborating entity "high_level" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at high_level.v(60): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 60
Warning (10230): Verilog HDL assignment warning at high_level.v(61): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 61
Warning (10230): Verilog HDL assignment warning at high_level.v(63): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 63
Warning (10230): Verilog HDL assignment warning at high_level.v(64): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 64
Warning (10230): Verilog HDL assignment warning at high_level.v(66): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 66
Warning (10230): Verilog HDL assignment warning at high_level.v(67): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 67
Warning (10230): Verilog HDL assignment warning at high_level.v(69): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 69
Warning (10230): Verilog HDL assignment warning at high_level.v(70): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 70
Warning (10230): Verilog HDL assignment warning at high_level.v(73): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 73
Warning (10230): Verilog HDL assignment warning at high_level.v(74): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 74
Warning (10230): Verilog HDL assignment warning at high_level.v(81): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 81
Warning (10230): Verilog HDL assignment warning at high_level.v(82): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 82
Info (12128): Elaborating entity "clk_pll" for hierarchy "clk_pll:pll_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 91
Info (12128): Elaborating entity "clk_pll_0002" for hierarchy "clk_pll:pll_inst|clk_pll_0002:clk_pll_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll/clk_pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll/clk_pll_0002.v Line: 88
Info (12133): Instantiated megafunction "clk_pll:pll_inst|clk_pll_0002:clk_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/clk_pll/clk_pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 101
Warning (10230): Verilog HDL assignment warning at vga_controller.v(35): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/vga_controller.v Line: 35
Warning (10230): Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/vga_controller.v Line: 40
Info (12128): Elaborating entity "zoom_in" for hierarchy "zoom_in:zin_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 114
Warning (10230): Verilog HDL assignment warning at zoom_in.v(29): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 29
Warning (10230): Verilog HDL assignment warning at zoom_in.v(47): truncated value with size 10 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 47
Warning (10230): Verilog HDL assignment warning at zoom_in.v(48): truncated value with size 10 to match size of target (7) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 48
Warning (10230): Verilog HDL assignment warning at zoom_in.v(56): truncated value with size 10 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 56
Warning (10230): Verilog HDL assignment warning at zoom_in.v(57): truncated value with size 10 to match size of target (7) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 57
Info (12128): Elaborating entity "zoom_out" for hierarchy "zoom_out:zout_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 129
Warning (10230): Verilog HDL assignment warning at zoom_out.v(28): truncated value with size 10 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 28
Warning (10230): Verilog HDL assignment warning at zoom_out.v(29): truncated value with size 10 to match size of target (7) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 29
Warning (10230): Verilog HDL assignment warning at zoom_out.v(48): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 48
Warning (10230): Verilog HDL assignment warning at zoom_out.v(150): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 150
Warning (10230): Verilog HDL assignment warning at zoom_out.v(153): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 153
Warning (10230): Verilog HDL assignment warning at zoom_out.v(160): truncated value with size 16 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 160
Warning (10230): Verilog HDL assignment warning at zoom_out.v(162): truncated value with size 16 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 162
Warning (10230): Verilog HDL assignment warning at zoom_out.v(164): truncated value with size 16 to match size of target (8) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_out.v Line: 164
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem_inst" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 140
Warning (10230): Verilog HDL assignment warning at memory.v(28): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 28
Warning (10030): Net "image_data.data_a" at memory.v(20) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 20
Warning (10030): Net "image_data.waddr_a" at memory.v(20) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 20
Warning (10030): Net "image_data.we_a" at memory.v(20) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 20
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "memory:mem_inst|image_data" is uninferred due to asynchronous read logic File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/memory.v Line: 20
Critical Warning (127005): Memory depth (32768) in the design file differs from memory depth (19200) in the Memory Initialization File "/home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/coprocessador.ram0_memory_a9bd0960.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zoom_in:zin_inst|Div0" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zoom_in:zin_inst|Div1" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 57
Info (12130): Elaborated megafunction instantiation "zoom_in:zin_inst|lpm_divide:Div0" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 56
Info (12133): Instantiated megafunction "zoom_in:zin_inst|lpm_divide:Div0" with the following parameter: File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf
    Info (12023): Found entity 1: lpm_divide_rcm File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/lpm_divide_rcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/db/alt_u_div_82f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "zoom_in:zin_inst|lpm_divide:Div1" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 57
Info (12133): Instantiated megafunction "zoom_in:zin_inst|lpm_divide:Div1" with the following parameter: File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/zoom_in.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/aluno/Downloads/brilhodeesperanca/coprocessador/coprocessador/high_level.v Line: 4
Info (21057): Implemented 3743 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 3698 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Thu Sep 25 11:50:50 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


