{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710875101488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710875101489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:05:01 2024 " "Processing started: Tue Mar 19 16:05:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710875101489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875101489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875101489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710875102205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710875102205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arc " "Found design unit 1: CNN2FPGAVHDL-arc" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108341 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicator-arc " "Found design unit 1: multiplicator-arc" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108344 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9in-arc " "Found design unit 1: Adder_9in-arc" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108347 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9in " "Found entity 1: Adder_9in" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_9-arc " "Found design unit 1: Multiplexer_9-arc" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108351 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_9 " "Found entity 1: Multiplexer_9" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionallayerim4x4k2x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutionallayerim4x4k2x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionalLayerIm4x4K2x2-arc " "Found design unit 1: ConvolutionalLayerIm4x4K2x2-arc" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionalLayerIm4x4K2x2 " "Found entity 1: ConvolutionalLayerIm4x4K2x2" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switcher_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switcher_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switcher_9-arc " "Found design unit 1: Switcher_9-arc" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switcher_9 " "Found entity 1: Switcher_9" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier_4px.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier_4px.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier_4px-arc " "Found design unit 1: MatrixMultiplier_4px-arc" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108361 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier_4px " "Found entity 1: MatrixMultiplier_4px" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_4in-arc " "Found design unit 1: Adder_4in-arc" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4in " "Found entity 1: Adder_4in" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arvore_soma_conv_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arvore_soma_conv_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arvore_soma_conv_9-arc " "Found design unit 1: arvore_soma_conv_9-arc" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108367 ""} { "Info" "ISGN_ENTITY_NAME" "1 arvore_soma_conv_9 " "Found entity 1: arvore_soma_conv_9" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nucleoconvolucional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nucleoconvolucional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nucleoConvolucional-arc " "Found design unit 1: nucleoConvolucional-arc" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108371 ""} { "Info" "ISGN_ENTITY_NAME" "1 nucleoConvolucional " "Found entity 1: nucleoConvolucional" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador_conv-arc " "Found design unit 1: multiplicador_conv-arc" {  } { { "multiplicador_conv.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicador_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108374 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_conv " "Found entity 1: multiplicador_conv" {  } { { "multiplicador_conv.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicador_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x3-arc " "Found design unit 1: demux1x3-arc" {  } { { "demux1x3.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/demux1x3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108377 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x3 " "Found entity 1: demux1x3" {  } { { "demux1x3.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/demux1x3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875108377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710875108451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nucleoConvolucional nucleoConvolucional:nucleoConvolucional " "Elaborating entity \"nucleoConvolucional\" for hierarchy \"nucleoConvolucional:nucleoConvolucional\"" {  } { { "CNN2FPGAVHDL.vhd" "nucleoConvolucional" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875108461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_PIX nucleoConvolucional.vhd(18) " "VHDL Signal Declaration warning at nucleoConvolucional.vhd(18): used implicit default value for signal \"o_PIX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710875108462 "|CNN2FPGAVHDL|nucleoConvolucional:nucleoConvolucional"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MULT_OUT nucleoConvolucional.vhd(34) " "Verilog HDL or VHDL warning at nucleoConvolucional.vhd(34): object \"w_MULT_OUT\" assigned a value but never read" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710875108462 "|CNN2FPGAVHDL|nucleoConvolucional:nucleoConvolucional"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "8 7 downto 0 w_MULT_OUT nucleoConvolucional.vhd(80) " "VHDL error at nucleoConvolucional.vhd(80): index value 8 is outside the range (7 downto 0) of object \"w_MULT_OUT\"" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 80 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875108463 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "8 7 downto 0 w_MULT_OUT nucleoConvolucional.vhd(80) " "VHDL assignment error at nucleoConvolucional.vhd(80): index 8 is outside the range (7 downto 0) of object \"w_MULT_OUT\"" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 80 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875108463 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "nucleoConvolucional:nucleoConvolucional " "Can't elaborate user hierarchy \"nucleoConvolucional:nucleoConvolucional\"" {  } { { "CNN2FPGAVHDL.vhd" "nucleoConvolucional" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875108463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710875108557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 16:05:08 2024 " "Processing ended: Tue Mar 19 16:05:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710875108557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710875108557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710875108557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875108557 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875109155 ""}
