git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206165898
git clone --depth 1 --no-tags https://github.com/cloveen/KotAGH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205934718
git clone --depth 1 --no-tags https://github.com/Rohit2706/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206027893
git clone --depth 1 --no-tags https://github.com/naoaki0802/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203525268
git clone --depth 1 --no-tags https://github.com/dipjyotidas1998/lower-bound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203418549
git clone --depth 1 --no-tags https://github.com/andersondomingues/verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203640580
git clone --depth 1 --no-tags https://github.com/dentnz/msu-8bitworkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203011524
git clone --depth 1 --no-tags https://github.com/AlexZoe/zynq_interrupt_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203596262
git clone --depth 1 --no-tags https://github.com/MananAgarwal/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203352944
git clone --depth 1 --no-tags https://github.com/JoeyAziz/Washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204077062
git clone --depth 1 --no-tags https://github.com/sjb4iiii/CME341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208653578
git clone --depth 1 --no-tags https://github.com/joshl229/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210218986
git clone --depth 1 --no-tags https://github.com/CompArchFA19/hw2-miguelii44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209073459
git clone --depth 1 --no-tags https://github.com/allancportes/Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204787431
git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208579162
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-perf430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207601351
git clone --depth 1 --no-tags https://github.com/nunokingler/EComp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209266086
git clone --depth 1 --no-tags https://github.com/JadinLuong/Brick-Escape.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209449249
git clone --depth 1 --no-tags https://github.com/RiceShelley/hdl-stash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197674822
git clone --depth 1 --no-tags https://github.com/ekiwi/aes-core-fuzzing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198487853
git clone --depth 1 --no-tags https://github.com/kgupta1995/internet_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198121035
git clone --depth 1 --no-tags https://github.com/astkalx/cefb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197982986
git clone --depth 1 --no-tags https://github.com/amazingabc/MC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198584592
git clone --depth 1 --no-tags https://github.com/HannoKishi/Kinds-of-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199649949
git clone --depth 1 --no-tags https://github.com/cherrrryq/uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201853197
git clone --depth 1 --no-tags https://github.com/lq3141/VlogEmbedLang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201021833
git clone --depth 1 --no-tags https://github.com/feedingmasterHE/Offer_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200256047
git clone --depth 1 --no-tags https://github.com/hrsy1234/ETRI-SW-SoC--Lee_Seung_Yeon-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203011874
git clone --depth 1 --no-tags https://github.com/RainyMagician/verilog-I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202941857
git clone --depth 1 --no-tags https://github.com/vivekh99/pyrpl_vivek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202157937
git clone --depth 1 --no-tags https://github.com/dchammond/Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202200906
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/COM_SCI_M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202074078
git clone --depth 1 --no-tags https://github.com/Saujas/Computer_Architecture_Labs_CS_F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203354406
git clone --depth 1 --no-tags https://github.com/ravik0/ECE3829_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204199306
git clone --depth 1 --no-tags https://github.com/XieWHirlwind/gomoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205557810
git clone --depth 1 --no-tags https://github.com/tmakhader/Two-Level-Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206646029
git clone --depth 1 --no-tags https://github.com/harbaum/fdc1772-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197758357
git clone --depth 1 --no-tags https://github.com/Utkrist009/Project_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209895123
git clone --depth 1 --no-tags https://github.com/elisamalzoni/Embarcados-Avancados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202019015
git clone --depth 1 --no-tags https://github.com/Tongxins/SDRAM-READ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199399537
git clone --depth 1 --no-tags https://github.com/ujjwalgandhi/CSF342-CompArch-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209505740
git clone --depth 1 --no-tags https://github.com/maoa3/RISCV-e200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209970201
git clone --depth 1 --no-tags https://github.com/neokidev/mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198930682
git clone --depth 1 --no-tags https://github.com/BillNace/18341_P2_MatrixMultiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206406723
git clone --depth 1 --no-tags https://github.com/sweiichen/2018-Spring-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208446907
git clone --depth 1 --no-tags https://github.com/DarshanDayashankar/QUICK_SORT_HARDWARE_IMPLEMENTATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206340727
git clone --depth 1 --no-tags https://github.com/MatiasNavarro/Arquitectura_de_Computadoras_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206437232
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210192393
git clone --depth 1 --no-tags https://github.com/alinasuon23/DigitalDesignVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209992968
git clone --depth 1 --no-tags https://github.com/magedmabrouk/MIPS-processing-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210134750
git clone --depth 1 --no-tags https://github.com/marthinwurer/ttl_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203680823
git clone --depth 1 --no-tags https://github.com/WoolseyWorkshop/Article-Getting-Started-With-The-TinyFPGA-BX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205463216
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-openmsp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205009875
git clone --depth 1 --no-tags https://github.com/nancy-vargas/FPGA_FDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202416920
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/COM_SCI_M51A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202970706
git clone --depth 1 --no-tags https://github.com/lanjunjie250/bin2bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204238280
git clone --depth 1 --no-tags https://github.com/mselder10/verilog_harry_potter_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204700323
git clone --depth 1 --no-tags https://github.com/Tzuyuisbae/CSCB58-Final-Project-Summer-2019---Team-5-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199726839
git clone --depth 1 --no-tags https://github.com/MohamedElgammal/Odin-issues.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197856044
git clone --depth 1 --no-tags https://github.com/jaleel24/ComputerORganizationVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197810998
git clone --depth 1 --no-tags https://github.com/madukajay/i2c_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197325227
git clone --depth 1 --no-tags https://github.com/VoodooMarkII/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199890628
git clone --depth 1 --no-tags https://github.com/327926791/ece342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199796468
git clone --depth 1 --no-tags https://github.com/ecnuyk/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198021753
git clone --depth 1 --no-tags https://github.com/KanuGaba/Morse-Mentor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207892566
git clone --depth 1 --no-tags https://github.com/anotherAsad/C0_Synthesizable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208013837
git clone --depth 1 --no-tags https://github.com/barua-anik/System-on-Chip-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208762375
git clone --depth 1 --no-tags https://github.com/bznick98/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208871103
git clone --depth 1 --no-tags https://github.com/avinashy2j/ALU32_7nmFinFET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209181452
git clone --depth 1 --no-tags https://github.com/donghl17/pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201632310
git clone --depth 1 --no-tags https://github.com/sinyaHONG/Interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202646141
git clone --depth 1 --no-tags https://github.com/parkarsi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201993865
git clone --depth 1 --no-tags https://github.com/v-crys/DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202194178
git clone --depth 1 --no-tags https://github.com/mystery110/Computer-Organisation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202143601
git clone --depth 1 --no-tags https://github.com/bdjiang/cs233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202279285
git clone --depth 1 --no-tags https://github.com/dhy1024/GitP5deluxe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199000906
git clone --depth 1 --no-tags https://github.com/HerbertHe/FPGALearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197936949
git clone --depth 1 --no-tags https://github.com/tchuhu/HDL_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197303548
git clone --depth 1 --no-tags https://github.com/cqiu2008/sim_cnna190716a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197197454
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/pcie_exdes_cc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200112139
git clone --depth 1 --no-tags https://github.com/Mohammed-samaheen/Mohammed_projcet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200501516
git clone --depth 1 --no-tags https://github.com/theoliao1998/Intro-to-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201274109
git clone --depth 1 --no-tags https://github.com/olichlika/ax301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201389128
git clone --depth 1 --no-tags https://github.com/Yan826/54-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198580231
git clone --depth 1 --no-tags https://github.com/Kevinous/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198592491
git clone --depth 1 --no-tags https://github.com/sysuloongson/0718-chuboxing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197542763
git clone --depth 1 --no-tags https://github.com/Fernanda-Trivino/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199057254
git clone --depth 1 --no-tags https://github.com/ch1pset/FPGA-16-bit-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199935344
git clone --depth 1 --no-tags https://github.com/y0sshi/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199778225
git clone --depth 1 --no-tags https://github.com/the-star-sea/automatic-seller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209926427
git clone --depth 1 --no-tags https://github.com/dell2duo/INF251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209671584
git clone --depth 1 --no-tags https://github.com/ReubenMathew/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208867283
git clone --depth 1 --no-tags https://github.com/wlyumu/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208741034
git clone --depth 1 --no-tags https://github.com/alkberto/FPGASDR_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208062997
git clone --depth 1 --no-tags https://github.com/cdwilson/cs150-battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200919314
git clone --depth 1 --no-tags https://github.com/ChandiniKapa/Color-Image-Display-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203603515
git clone --depth 1 --no-tags https://github.com/tunglt6596/up_down_counter_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200060535
git clone --depth 1 --no-tags https://github.com/jgmortim/cs3421-finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200104480
git clone --depth 1 --no-tags https://github.com/AmoghJohri/Digital_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202503055
