#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 02 18:31:41 2016
# Process ID: 4648
# Current directory: C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1
# Command line: vivado.exe -log mqp_top.vds -mode batch -messageDb vivado.pb -notrace -source mqp_top.tcl
# Log file: C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/mqp_top.vds
# Journal file: C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mqp_top.tcl -notrace
Command: synth_design -top mqp_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 274.043 ; gain = 67.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mqp_top' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:12]
INFO: [Synth 8-638] synthesizing module 'processing_system7_0' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/processing_system7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_0' (1#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/processing_system7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'arm' of module 'processing_system7_0' requires 65 connections, but only 3 given [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:27]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (2#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_2_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_2' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:61]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'blk_mem_gen_2' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:67]
WARNING: [Synth 8-350] instance 'vga_map' of module 'blk_mem_gen_2' requires 12 connections, but only 10 given [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:59]
INFO: [Synth 8-638] synthesizing module 'rangefinder' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:22]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (13) of module 'blk_mem_gen_0' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:50]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (4#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (13) of module 'blk_mem_gen_1' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:57]
INFO: [Synth 8-256] done synthesizing module 'rangefinder' (5#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:22]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (6#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mqp_top' (8#1) [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 311.527 ; gain = 104.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 311.527 ; gain = 104.578
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'rangefinder/coord1_mem' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:46]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_1' instantiated as 'rangefinder/coord2_mem' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:53]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_2' instantiated as 'vga_map' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:59]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'mmcm' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'processing_system7_0' instantiated as 'arm' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/mqp_top.v:27]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp/processing_system7_0_in_context.xdc] for cell 'arm'
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp/processing_system7_0_in_context.xdc] for cell 'arm'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_2/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_2/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_3/blk_mem_gen_0_in_context.xdc] for cell 'rangefinder/coord1_mem'
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_3/blk_mem_gen_0_in_context.xdc] for cell 'rangefinder/coord1_mem'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_4/blk_mem_gen_1_in_context.xdc] for cell 'rangefinder/coord2_mem'
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_4/blk_mem_gen_1_in_context.xdc] for cell 'rangefinder/coord2_mem'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_5/blk_mem_gen_2_in_context.xdc] for cell 'vga_map'
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_5/blk_mem_gen_2_in_context.xdc] for cell 'vga_map'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/constrs_1/new/mqp.xdc]
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/constrs_1/new/mqp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/constrs_1/new/mqp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mqp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mqp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 634.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga_map' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rangefinder/coord1_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rangefinder/coord2_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.runs/synth_1/.Xil/Vivado-4648-JOHN-HP/dcp_2/clk_wiz_0_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'decoded_reg' and it is trimmed from '16' to '14' bits. [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:106]
INFO: [Synth 8-5546] ROM "location" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xlocation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "location" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xlocation" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mqp_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module rangefinder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'location_reg[11:0]' into 'location_reg[11:0]' [C:/Users/John/Documents/GitHub/MQP/mqp_test/mqp_test.srcs/sources_1/new/rangefinder.v:115]
INFO: [Synth 8-5546] ROM "xmult" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mqp_top has port rgb[7] driven by constant 1
WARNING: [Synth 8-3917] design mqp_top has port rgb[3] driven by constant 1
WARNING: [Synth 8-3331] design rangefinder has unconnected port data[15]
WARNING: [Synth 8-3331] design rangefinder has unconnected port data[14]
WARNING: [Synth 8-3331] design rangefinder has unconnected port data[7]
WARNING: [Synth 8-3331] design rangefinder has unconnected port data[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 634.387 ; gain = 427.438

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[24]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[17]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[18]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[19]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[20]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[21]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[22]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xmult_reg[23]' (FDRE) to 'rangefinder/ymult_reg[18]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[18]' (FDRE) to 'rangefinder/ymult_reg[17]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[0]' (FDE) to 'rangefinder/xlocation_reg[1]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[1]' (FDE) to 'rangefinder/xlocation_reg[2]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[2]' (FDE) to 'rangefinder/xlocation_reg[3]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[3]' (FDE) to 'rangefinder/xlocation_reg[4]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[4]' (FDE) to 'rangefinder/xlocation_reg[5]'
INFO: [Synth 8-3886] merging instance 'rangefinder/xlocation_reg[5]' (FDE) to 'rangefinder/ylocation_reg[0]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[17]' (FDRE) to 'rangefinder/ymult_reg[19]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[19]' (FDRE) to 'rangefinder/ymult_reg[20]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[20]' (FDRE) to 'rangefinder/ymult_reg[21]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[21]' (FDRE) to 'rangefinder/ymult_reg[22]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[22]' (FDRE) to 'rangefinder/ymult_reg[23]'
INFO: [Synth 8-3886] merging instance 'rangefinder/ymult_reg[23]' (FDRE) to 'rangefinder/ymult_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rangefinder/ymult_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rangefinder/xlocation_reg[6] )
INFO: [Synth 8-3886] merging instance 'dina_reg[0]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[1]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[2]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[3]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[4]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[5]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[6]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[7]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[8]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[9]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[10]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[11]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[12]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[13]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[14]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[15]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[16]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[17]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[18]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[19]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[20]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[21]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[22]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[23]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[24]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[25]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[26]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[27]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[28]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[29]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[30]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[31]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[32]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[33]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[34]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[35]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[36]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[37]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[38]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[39]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[40]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[41]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[42]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[43]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[44]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[45]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[46]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[47]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[48]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[49]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[50]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[51]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[52]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[53]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[54]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[55]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[56]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[57]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[58]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[59]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[60]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[61]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[63]' (FD) to 'dina_reg[64]'
INFO: [Synth 8-3886] merging instance 'dina_reg[64]' (FD) to 'dina_reg[65]'
INFO: [Synth 8-3886] merging instance 'dina_reg[65]' (FD) to 'dina_reg[66]'
INFO: [Synth 8-3886] merging instance 'dina_reg[68]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[69]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[70]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[71]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[72]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[73]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[74]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[75]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[76]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[77]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[78]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[79]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[80]' (FD) to 'dina_reg[637]'
INFO: [Synth 8-3886] merging instance 'dina_reg[81]' (FD) to 'dina_reg[637]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dina_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rangefinder/ylocation_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dina_reg[639] )
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[11]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[10]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[9]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[8]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[7]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[6]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[5]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[4]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[3]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[2]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[1]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/A[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[11]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[10]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[9]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[8]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[7]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[6]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[5]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[4]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[3]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[2]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[1]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/location_reg[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[16]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[15]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[14]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[13]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[12]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[11]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[10]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[9]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[8]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[7]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[6]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[5]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[4]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[3]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[2]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[1]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[6]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[4]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[3]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[2]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[1]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[16]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[15]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[14]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[13]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[12]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[11]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[10]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[9]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[8]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[7]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[6]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[5]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[4]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[3]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[2]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[1]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[18]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[24]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[17]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[18]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[19]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[20]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[21]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[22]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xmult_reg[23]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[17]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ylocation_reg[0]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/xlocation_reg[5]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[19]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[20]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[21]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[22]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[23]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (rangefinder/ymult_reg[24]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (vga_controller/blank_reg) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[639]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[638]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[637]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[636]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[635]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[634]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[633]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[632]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[631]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[630]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[629]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[628]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[627]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[626]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[625]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[624]) is unused and will be removed from module mqp_top.
WARNING: [Synth 8-3332] Sequential element (dina_reg[623]) is unused and will be removed from module mqp_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rangefinder/ylocation_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rangefinder/ylocation_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 634.387 ; gain = 427.438

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'arm/FCLK_CLK0' to pin 'arm/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_100M' to pin 'mmcm/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_25M' to pin 'mmcm/bbstub_clk_25M/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 634.387 ; gain = 427.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 648.359 ; gain = 441.410

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_ACLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_ARREADY
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_AWREADY
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BVALID
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RLAST
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RVALID
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_WREADY
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BID[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RID[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BRESP[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_BRESP[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RRESP[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RRESP[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module arm has unconnected pin M_AXI_GP0_RDATA[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[639]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[638]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[637]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[636]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[635]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[634]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[633]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[632]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[631]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[630]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[629]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[628]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[627]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[626]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[625]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[624]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[623]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[622]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[621]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[620]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[619]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[618]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[617]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[616]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[615]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[614]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[613]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[612]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[611]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[610]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[609]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[608]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_map has unconnected pin dinb[607]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
Warning: net clk_100M has 1 drive pin and 1 bidir pins

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |processing_system7_0 |         1|
|2     |blk_mem_gen_2        |         1|
|3     |clk_wiz_0            |         1|
|4     |blk_mem_gen_0        |         1|
|5     |blk_mem_gen_1        |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0        |     1|
|2     |blk_mem_gen_1        |     1|
|3     |blk_mem_gen_2        |     1|
|4     |clk_wiz_0            |     1|
|5     |processing_system7_0 |     1|
|6     |CARRY4               |     1|
|7     |LUT1                 |     3|
|8     |LUT2                 |     5|
|9     |LUT3                 |    12|
|10    |LUT4                 |    12|
|11    |LUT5                 |    17|
|12    |LUT6                 |   195|
|13    |MUXF7                |    85|
|14    |MUXF8                |    42|
|15    |FDCE                 |     6|
|16    |FDRE                 |    50|
|17    |IBUF                 |     1|
|18    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |  1996|
|2     |  rangefinder    |rangefinder           |    94|
|3     |  vga_controller |vga_controller_640_60 |   358|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 648.359 ; gain = 441.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 707 critical warnings and 730 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 648.359 ; gain = 118.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 648.359 ; gain = 441.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 121 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 648.359 ; gain = 441.410
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 648.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 02 18:33:45 2016...
