# Entity: T80_Reg

- **File**: T80_Reg.vhd
## Diagram

![Diagram](T80_Reg.svg "Diagram")
## Description

------------------------------------------------------------------------------
 ****
 T80(c) core. Attempt to finish all undocumented features and provide
              accurate timings.
 Version 350.
 Copyright (c) 2018 Sorgelig
  Test passed: ZEXDOC, ZEXALL, Z80Full(*), Z80memptr
  (*) Currently only SCF and CCF instructions aren't passed X/Y flags check as
      correct implementation is still unclear.

 ****
 T80(b) core. In an effort to merge and maintain bug fixes ....


 Ver 300 started tidyup
 MikeJ March 2005
 Latest version from www.fpgaarcade.com (original www.opencores.org)

 ****

 T80 Registers, technology independent

 Version : 0244

 Copyright (c) 2002 Daniel Wallner (jesus@opencores.org)

 All rights reserved

 Redistribution and use in source and synthezised forms, with or without
 modification, are permitted provided that the following conditions are met:

 Redistributions of source code must retain the above copyright notice,
 this list of conditions and the following disclaimer.

 Redistributions in synthesized form must reproduce the above copyright
 notice, this list of conditions and the following disclaimer in the
 documentation and/or other materials provided with the distribution.

 Neither the name of the author nor the names of other contributors may
 be used to endorse or promote products derived from this software without
 specific prior written permission.

 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 POSSIBILITY OF SUCH DAMAGE.

 Please report bugs to the author, but before you do so, please
 make sure that this is not a derivative work and that
 you have the latest version of this file.

 The latest version of this file can be found at:
	http://www.opencores.org/cvsweb.shtml/t51/

 Limitations :

 File history :

	0242 : Initial release

	0244 : Changed to single register file

## Ports

| Port name | Direction | Type                           | Description |
| --------- | --------- | ------------------------------ | ----------- |
| Clk       | in        | std_logic                      |             |
| CEN       | in        | std_logic                      |             |
| WEH       | in        | std_logic                      |             |
| WEL       | in        | std_logic                      |             |
| AddrA     | in        | std_logic_vector(2 downto 0)   |             |
| AddrB     | in        | std_logic_vector(2 downto 0)   |             |
| AddrC     | in        | std_logic_vector(2 downto 0)   |             |
| DIH       | in        | std_logic_vector(7 downto 0)   |             |
| DIL       | in        | std_logic_vector(7 downto 0)   |             |
| DOAH      | out       | std_logic_vector(7 downto 0)   |             |
| DOAL      | out       | std_logic_vector(7 downto 0)   |             |
| DOBH      | out       | std_logic_vector(7 downto 0)   |             |
| DOBL      | out       | std_logic_vector(7 downto 0)   |             |
| DOCH      | out       | std_logic_vector(7 downto 0)   |             |
| DOCL      | out       | std_logic_vector(7 downto 0)   |             |
| DOR       | out       | std_logic_vector(127 downto 0) |             |
| DIRSet    | in        | std_logic                      |             |
| DIR       | in        | std_logic_vector(127 downto 0) |             |
## Signals

| Name  | Type                   | Description |
| ----- | ---------------------- | ----------- |
| RegsH | Register_Image(0 to 7) |             |
| RegsL | Register_Image(0 to 7) |             |
## Types

| Name           | Type                                                      | Description |
| -------------- | --------------------------------------------------------- | ----------- |
| Register_Image | array (natural range <>) of std_logic_vector(7 downto 0)  |             |
## Processes
- unnamed: ( Clk )
