// Seed: 1801469070
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  assign id_3 = 1'h0;
  assign id_2.id_2 = id_9;
  wire id_16;
  assign id_7 = id_11;
  id_17(
      -1, id_12
  );
  wire id_18, id_19, id_20;
  assign module_1.type_9 = 0;
  assign id_18 = id_15;
  parameter id_21 = id_11 * ~id_13 == id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  logic [7:0] id_3 = id_3;
  wire id_4, id_5, id_6;
  assign id_3[1 : (-1)] = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4
  );
  wire id_7, id_8;
endmodule
