Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jan 14 16:58:45 2016
| Host         : L040225-WS04 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopTrivial_timing_summary_routed.rpt -rpx TopTrivial_timing_summary_routed.rpx
| Design       : TopTrivial
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.196        0.000                      0                  204        0.171        0.000                      0                  204        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.196        0.000                      0                  204        0.171        0.000                      0                  204        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/divided_clk_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.341ns (47.817%)  route 0.372ns (52.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.310     4.045    div/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.341     4.386 r  div/internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.372     4.758    div/internal_clock_reg[26]
    SLICE_X87Y75         FDRE                                         r  div/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     7.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.590 f  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.210     8.800    div/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  div/divided_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.223     9.023    
                         clock uncertainty           -0.035     8.987    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)       -0.034     8.953    div/divided_clk_reg
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.689ns (28.855%)  route 1.699ns (71.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 13.802 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.627     6.434    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  binTO_BCD/BCD2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.212    13.802    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  binTO_BCD/BCD2_reg[0]/C
                         clock pessimism              0.224    14.026    
                         clock uncertainty           -0.035    13.990    
    SLICE_X82Y79         FDRE (Setup_fdre_C_R)       -0.314    13.676    binTO_BCD/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.689ns (30.789%)  route 1.549ns (69.211%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.477     6.284    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  binTO_BCD/BCD3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  binTO_BCD/BCD3_reg[1]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.373    13.603    binTO_BCD/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.689ns (30.789%)  route 1.549ns (69.211%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.477     6.284    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  binTO_BCD/BCD3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  binTO_BCD/BCD3_reg[2]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.373    13.603    binTO_BCD/BCD3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.689ns (30.431%)  route 1.575ns (69.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.504     6.311    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[1]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.314    13.662    binTO_BCD/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.689ns (30.431%)  route 1.575ns (69.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.504     6.311    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[2]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.314    13.662    binTO_BCD/BCD2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.689ns (30.431%)  route 1.575ns (69.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.504     6.311    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[3]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.314    13.662    binTO_BCD/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.689ns (30.431%)  route 1.575ns (69.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.504     6.311    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.216    13.806    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD3_reg[0]/C
                         clock pessimism              0.206    14.012    
                         clock uncertainty           -0.035    13.976    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.314    13.662    binTO_BCD/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.689ns (32.120%)  route 1.456ns (67.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.385     6.192    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.215    13.805    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[1]/C
                         clock pessimism              0.206    14.011    
                         clock uncertainty           -0.035    13.975    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.314    13.661    binTO_BCD/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.689ns (32.120%)  route 1.456ns (67.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.312     4.047    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=66, routed)          0.646     5.033    binTO_BCD/c_s[0]
    SLICE_X85Y78         LUT5 (Prop_lut5_I2_O)        0.101     5.134 f  binTO_BCD/BCD0[3]_i_5/O
                         net (fo=4, routed)           0.426     5.560    binTO_BCD/BCD0[3]_i_5_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.247     5.807 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.385     6.192    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.215    13.805    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[2]/C
                         clock pessimism              0.206    14.011    
                         clock uncertainty           -0.035    13.975    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.314    13.661    binTO_BCD/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  7.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.453%)  route 0.090ns (32.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  binTO_BCD/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD0_c_reg[2]/Q
                         net (fo=8, routed)           0.090     1.662    binTO_BCD/BCD0_c_reg_n_0_[2]
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.707 r  binTO_BCD/BCD0[3]_i_3/O
                         net (fo=1, routed)           0.000     1.707    binTO_BCD/BCD0[3]_i_3_n_0
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[3]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.092     1.536    binTO_BCD/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.728%)  route 0.093ns (33.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  binTO_BCD/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD0_c_reg[2]/Q
                         net (fo=8, routed)           0.093     1.665    binTO_BCD/BCD0_c_reg_n_0_[2]
    SLICE_X87Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.710 r  binTO_BCD/BCD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.710    binTO_BCD/BCD1[0]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD1_reg[0]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.092     1.536    binTO_BCD/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD2_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.233%)  route 0.095ns (33.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.599     1.432    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  binTO_BCD/BCD2_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  binTO_BCD/BCD2_c_reg[2]/Q
                         net (fo=8, routed)           0.095     1.668    binTO_BCD/BCD2_c_reg_n_0_[2]
    SLICE_X86Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.713 r  binTO_BCD/BCD2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.713    binTO_BCD/BCD2[3]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.869     1.938    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD2_reg[3]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.092     1.537    binTO_BCD/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD2_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.143%)  route 0.100ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.599     1.432    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  binTO_BCD/BCD2_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  binTO_BCD/BCD2_c_reg[2]/Q
                         net (fo=8, routed)           0.100     1.673    binTO_BCD/BCD2_c_reg_n_0_[2]
    SLICE_X86Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  binTO_BCD/BCD3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    binTO_BCD/BCD3[0]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.869     1.938    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  binTO_BCD/BCD3_reg[0]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.092     1.537    binTO_BCD/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD1_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.190ns (61.974%)  route 0.117ns (38.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  binTO_BCD/BCD1_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD1_c_reg[2]/Q
                         net (fo=8, routed)           0.117     1.689    binTO_BCD/BCD1_c_reg_n_0_[2]
    SLICE_X83Y80         LUT5 (Prop_lut5_I0_O)        0.049     1.738 r  binTO_BCD/BCD1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    binTO_BCD/BCD1[3]_i_1_n_0
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[3]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.107     1.551    binTO_BCD/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.687%)  route 0.111ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.597     1.430    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  binTO_BCD/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  binTO_BCD/BCD1_c_reg[1]/Q
                         net (fo=8, routed)           0.111     1.682    binTO_BCD/BCD1_c_reg_n_0_[1]
    SLICE_X82Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  binTO_BCD/BCD2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    binTO_BCD/BCD2[0]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  binTO_BCD/BCD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     1.936    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  binTO_BCD/BCD2_reg[0]/C
                         clock pessimism             -0.492     1.443    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.091     1.534    binTO_BCD/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.190ns (60.244%)  route 0.125ns (39.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  binTO_BCD/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD0_c_reg[1]/Q
                         net (fo=8, routed)           0.125     1.698    binTO_BCD/BCD0_c_reg_n_0_[1]
    SLICE_X87Y79         LUT5 (Prop_lut5_I2_O)        0.049     1.747 r  binTO_BCD/BCD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    binTO_BCD/BCD0[2]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  binTO_BCD/BCD0_reg[2]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.107     1.551    binTO_BCD/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD1_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.675%)  route 0.116ns (38.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  binTO_BCD/BCD1_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD1_c_reg[2]/Q
                         net (fo=8, routed)           0.116     1.688    binTO_BCD/BCD1_c_reg_n_0_[2]
    SLICE_X83Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.733 r  binTO_BCD/BCD1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    binTO_BCD/BCD1[1]_i_1_n_0
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[1]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.091     1.535    binTO_BCD/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD1_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.471%)  route 0.117ns (38.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.431    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  binTO_BCD/BCD1_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  binTO_BCD/BCD1_c_reg[2]/Q
                         net (fo=8, routed)           0.117     1.689    binTO_BCD/BCD1_c_reg_n_0_[2]
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.734 r  binTO_BCD/BCD1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.734    binTO_BCD/BCD1[2]_i_1_n_0
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     1.937    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  binTO_BCD/BCD1_reg[2]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.092     1.536    binTO_BCD/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 binTO_BCD/int_rg_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.249ns (74.216%)  route 0.087ns (25.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.597     1.430    binTO_BCD/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  binTO_BCD/int_rg_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.148     1.578 r  binTO_BCD/int_rg_c_reg[5]/Q
                         net (fo=1, routed)           0.087     1.665    binTO_BCD/int_rg_c[5]
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.101     1.766 r  binTO_BCD/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    binTO_BCD/int_rg_n[6]
    SLICE_X88Y77         FDRE                                         r  binTO_BCD/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     1.935    binTO_BCD/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  binTO_BCD/int_rg_c_reg[6]/C
                         clock pessimism             -0.504     1.430    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.131     1.561    binTO_BCD/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    DispCont/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    DispCont/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    DispCont/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    DispCont/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    DispCont/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    DispCont/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    DispCont/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    DispCont/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    DispCont/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y78    binTO_BCD/c_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y78    binTO_BCD/c_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    binTO_BCD/index_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    binTO_BCD/index_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    binTO_BCD/index_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    binTO_BCD/index_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    div/divided_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    div/divided_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    DispCont/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    DispCont/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    DispCont/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    DispCont/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    DispCont/div_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    DispCont/div_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    binTO_BCD/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    binTO_BCD/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    binTO_BCD/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    binTO_BCD/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    binTO_BCD/BCD1_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    binTO_BCD/BCD1_c_reg[1]/C



