Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: filter_stm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter_stm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter_stm"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : filter_stm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "filter_storage.v" in library work
Compiling verilog file "filter_stm.v" in library work
Module <filter_storage> compiled
WARNING:HDLCompilers:299 - "filter_stm.v" line 168 Too many digits specified in binary constant
Module <filter_stm> compiled
WARNING:HDLCompilers:258 - "filter_storage.v" line 23 Range on redeclaration of 'rddata' overrides range on output declaration at "filter_storage.v" line 14 
No errors in compilation
Analysis of file <"filter_stm.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <filter_stm> in library <work> with parameters.
	IDLE = "0001"
	IDLE_ID = "00000000000000000000000000000000"
	MULTIPLY = "1000"
	MULTIPLY_1ST = "0100"
	MULTIPLY_1ST_ID = "00000000000000000000000000000010"
	MULTIPLY_ID = "00000000000000000000000000000011"
	PTR = "00000000000000000000000000000101"
	TRANSFER = "0010"
	TRANSFER_ID = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <filter_storage> in library <work> with parameters.
	DEPTH = "00000000000000000000000000001011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <filter_stm>.
	IDLE = 4'b0001
	IDLE_ID = 32'sb00000000000000000000000000000000
	MULTIPLY = 4'b1000
	MULTIPLY_1ST = 4'b0100
	MULTIPLY_1ST_ID = 32'sb00000000000000000000000000000010
	MULTIPLY_ID = 32'sb00000000000000000000000000000011
	PTR = 32'sb00000000000000000000000000000101
	TRANSFER = 4'b0010
	TRANSFER_ID = 32'sb00000000000000000000000000000001
	WIDTH = 32'sb00000000000000000000000000010000
Module <filter_stm> is correct for synthesis.
 
Analyzing module <filter_storage> in library <work>.
	DEPTH = 32'sb00000000000000000000000000001011
INFO:Xst:1607 - Contents of array <ram> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <ram> may be accessed with an index that does not cover the full array size.
Module <filter_storage> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <filter_storage>.
    Related source file is "filter_storage.v".
WARNING:Xst:647 - Input <wrdata<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x31-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 31-bit register for signal <rddata>.
    Summary:
	inferred   1 RAM(s).
	inferred  31 D-type flip-flop(s).
Unit <filter_storage> synthesized.


Synthesizing Unit <filter_stm>.
    Related source file is "filter_stm.v".
WARNING:Xst:646 - Signal <x_unit<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <filter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rstb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <do_multiply>.
    Found 1-bit register for signal <do_multiply_1st>.
    Found 1-bit register for signal <do_transfer>.
    Found 6-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rtr>.
    Found 6-bit register for signal <wr_addr>.
    Found 1-bit register for signal <arr_x_re>.
    Found 6-bit register for signal <filter_count>.
    Found 6-bit adder for signal <filter_count_nxt$addsub0000> created at line 165.
    Found 1-bit register for signal <filter_need_new>.
    Found 1-bit register for signal <filter_running>.
    Found 1-bit register for signal <filter_running_1st>.
    Found 6-bit adder for signal <rd_addr_nxt$share0000> created at line 74.
    Found 6-bit adder for signal <wr_addr_nxt$addsub0000> created at line 102.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <filter_stm> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x31-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 3
# Registers                                            : 12
 1-bit register                                        : 8
 31-bit register                                       : 1
 6-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <filter_state/FSM> on signal <filter_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------

Synthesizing (advanced) Unit <filter_storage>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <rddata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 31-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wrptr>         |          |
    |     diA            | connected to signal <wrdata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 31-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rden>          | high     |
    |     addrB          | connected to signal <rdptr>         |          |
    |     doB            | connected to signal <rddata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <filter_storage> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 64x31-bit dual-port block RAM                         : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 3
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <filter_stm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter_stm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : filter_stm.ngr
Top Level Output File Name         : filter_stm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 83

Cell Usage :
# BELS                             : 57
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 9
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 24
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 28
#      FDC                         : 27
#      FDE                         : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 81
#      IBUF                        : 33
#      OBUF                        : 48
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       27  out of   4656     0%  
 Number of Slice Flip Flops:             28  out of   9312     0%  
 Number of 4 input LUTs:                 53  out of   9312     0%  
 Number of IOs:                          83
 Number of bonded IOBs:                  82  out of    232    35%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------+-------+
Control Signal                                                       | Buffer(FF name)        | Load  |
---------------------------------------------------------------------+------------------------+-------+
filter_state_FSM_Acst_FSM_inv(filter_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(do_multiply)      | 27    |
---------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.978ns (Maximum Frequency: 200.884MHz)
   Minimum input arrival time before clock: 4.288ns
   Maximum output required time after clock: 6.492ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.978ns (frequency: 200.884MHz)
  Total number of paths / destination ports: 220 / 42
-------------------------------------------------------------------------
Delay:               4.978ns (Levels of Logic = 4)
  Source:            filter_running_1st (FF)
  Destination:       wr_addr_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: filter_running_1st to wr_addr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.836  filter_running_1st (filter_running_1st)
     LUT3_L:I1->LO         1   0.704   0.104  wr_addr_nxt<3>1_SW0 (N111)
     LUT4:I3->O            3   0.704   0.706  wr_addr_nxt<3>1 (N7)
     LUT3:I0->O            1   0.704   0.000  wr_addr_nxt<5>_G (N61)
     MUXF5:I1->O           1   0.321   0.000  wr_addr_nxt<5> (wr_addr_nxt<5>)
     FDC:D                     0.308          wr_addr_5
    ----------------------------------------
    Total                      4.978ns (3.332ns logic, 1.646ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              4.288ns (Levels of Logic = 2)
  Source:            rts (PAD)
  Destination:       filter_storage_0/Mram_ram (RAM)
  Destination Clock: clk rising

  Data Path: rts to filter_storage_0/Mram_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  rts_IBUF (rts_IBUF)
     LUT2:I1->O            2   0.704   0.447  filter_xfc1 (filter_xfc)
     RAMB16_S36_S36:WEA        1.253          filter_storage_0/Mram_ram
    ----------------------------------------
    Total                      4.288ns (3.175ns logic, 1.113ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 47 / 47
-------------------------------------------------------------------------
Offset:              6.492ns (Levels of Logic = 1)
  Source:            filter_storage_0/Mram_ram (RAM)
  Destination:       aud_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: filter_storage_0/Mram_ram to aud_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB30    1   2.800   0.420  filter_storage_0/Mram_ram (aud_out_31_OBUF)
     OBUF:I->O                 3.272          aud_out_31_OBUF (aud_out<31>)
    ----------------------------------------
    Total                      6.492ns (6.072ns logic, 0.420ns route)
                                       (93.5% logic, 6.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 

Total memory usage is 272856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

