
---------- Begin Simulation Statistics ----------
host_inst_rate                                 116860                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322696                       # Number of bytes of host memory used
host_seconds                                   171.14                       # Real time elapsed on the host
host_tick_rate                              574638622                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.098346                       # Number of seconds simulated
sim_ticks                                 98346300000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4699700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 89916.729156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 88426.423126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1821880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   258764161500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.612341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2877820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            297776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 228143974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.548980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580043                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 124588.096864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 127091.490401                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   72797447938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  69172720938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23853.125534                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51274.402661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.280412                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            182333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4349211938                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    755374500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6267015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 95768.237553                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95162.110559                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2804890                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    331561609438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.552436                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3462125                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             337806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 297316694938                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.498534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999782                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000277                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.776949                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.283173                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6267015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 95768.237553                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95162.110559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2804890                       # number of overall hits
system.cpu.dcache.overall_miss_latency   331561609438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.552436                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3462125                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            337806                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 297316694938                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.498534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599042                       # number of replacements
system.cpu.dcache.sampled_refs                2600066                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.635363                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3329155                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500948127000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13552742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 63822.834646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        61624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13552615                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107560.436508                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13552742                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 63822.834646                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        61624                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13552615                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.185207                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.825970                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13552742                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 63822.834646                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        61624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13552615                       # number of overall hits
system.cpu.icache.overall_miss_latency        8105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7703000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.825970                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13552615                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71505.480487                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     89544454071                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1252274                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60470.766809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 71526.854754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        11130                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            537827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.444167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       8894                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    4109                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       342256000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.238963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4785                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       162148.928486                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  152710.453339                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1274587                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           211698884500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.506007                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1305583                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     67632                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      189047753000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.479794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1237949                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    128705.879245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 113468.804331                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         67474314606                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    59486247608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.716775                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600194                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        161460.954813                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   152397.865513                       # average overall mshr miss latency
system.l2.demand_hits                         1285717                       # number of demand (read+write) hits
system.l2.demand_miss_latency            212236711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.505530                       # miss rate for demand accesses
system.l2.demand_misses                       1314477                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      71741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       189390009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.477939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1242734                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.571821                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.217498                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9368.718060                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3563.493338                       # Average occupied blocks per context
system.l2.overall_accesses                    2600194                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       161460.954813                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  111797.021521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1285717                       # number of overall hits
system.l2.overall_miss_latency           212236711500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.505530                       # miss rate for overall accesses
system.l2.overall_misses                      1314477                       # number of overall misses
system.l2.overall_mshr_hits                     71741                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      278934463071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.959547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2495008                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.930068                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1164700                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       100043                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2531772                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1316446                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1115281                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2483683                       # number of replacements
system.l2.sampled_refs                        2494560                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12932.211398                       # Cycle average of tags in use
system.l2.total_refs                          1788038                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501444017500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508624                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                116951955                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1458070                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1592024                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       151785                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1640436                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1710377                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25075                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       588703                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62973336                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.161743                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.920112                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59767030     94.91%     94.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1314320      2.09%     97.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       607388      0.96%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       231124      0.37%     98.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       266880      0.42%     98.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42437      0.07%     98.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114477      0.18%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40977      0.07%     99.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       588703      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62973336                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       151776                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7271017                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.974061                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.974061                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     51330124                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44188                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25550086                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7356895                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4193330                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1220376                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        92986                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4834418                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4719145                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115273                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3845534                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3732405                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113129                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        988884                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            986740                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2144                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1710377                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3534792                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7930462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       126635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26226014                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        700433                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021449                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3534792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1483145                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.328891                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64193712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.408545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.628898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59798054     93.15%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          69422      0.11%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         647500      1.01%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          71714      0.11%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         714533      1.11%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         133425      0.21%     95.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         328430      0.51%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         294459      0.46%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2136175      3.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64193712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15546933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1203895                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258552                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.168643                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6286431                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           988884                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8231259                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11991765                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802851                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6608474                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.150385                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12108427                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152653                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41562714                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6037804                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2190460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1733610                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17482178                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5297547                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       988028                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13447692                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        48667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       207656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1220376                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       694031                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1293584                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51269                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4196                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3031256                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       939802                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4196                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        23451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.125407                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.125407                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4933638     34.18%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1425175      9.87%     44.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       163110      1.13%     45.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37527      0.26%     45.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1276089      8.84%     54.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5475422     37.93%     92.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1124737      7.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14435721                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       396750                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.027484                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          324      0.08%      0.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          465      0.12%      0.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       127482     32.13%     32.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     32.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     32.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       196674     49.57%     81.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        71788     18.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64193712                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.224877                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.654283                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54463556     84.84%     84.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7105120     11.07%     95.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1525065      2.38%     98.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       405385      0.63%     98.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       489494      0.76%     99.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       135008      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        60466      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         8440      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1178      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64193712                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.181033                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17223626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14435721                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7220742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       397947                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6926532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3534804                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3534792                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       815548                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       262142                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6037804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1733610                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               79740645                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     48361773                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       133746                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7948633                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2715987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        79931                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35528183                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23606004                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16025659                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3750947                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1220376                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2911982                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8685647                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5051097                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                381266                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
