$comment
	File created using the following command:
		vcd file esquematico.msim.vcd -direction
$end
$date
	Tue Feb 08 03:26:44 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module esquematico_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var reg 1 $ rst_on $end
$var reg 1 % store $end
$var reg 1 & windows $end
$var wire 1 ' led_blue $end
$var wire 1 ( led_green $end
$var wire 1 ) led_red $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clk~combout $end
$var wire 1 2 clk~clkctrl_outclk $end
$var wire 1 3 rst_on~combout $end
$var wire 1 4 rst_on~clkctrl_outclk $end
$var wire 1 5 enable~combout $end
$var wire 1 6 b2v_inst3|reg~0_combout $end
$var wire 1 7 b2v_inst3|q[3]~1_combout $end
$var wire 1 8 b2v_inst3|q[3]~3_combout $end
$var wire 1 9 store~combout $end
$var wire 1 : b2v_inst3|load_q~0_combout $end
$var wire 1 ; b2v_inst3|q[3]~_emulated_regout $end
$var wire 1 < b2v_inst3|q[3]~2_combout $end
$var wire 1 = b2v_inst3|reg~1_combout $end
$var wire 1 > reset~combout $end
$var wire 1 ? reset~clkctrl_outclk $end
$var wire 1 @ b2v_inst2|cnt~1_combout $end
$var wire 1 A b2v_inst2|q[2]~5_combout $end
$var wire 1 B b2v_inst2|cnt~3_combout $end
$var wire 1 C b2v_inst2|q[0]~13_combout $end
$var wire 1 D b2v_inst2|q[0]~15_combout $end
$var wire 1 E windows~combout $end
$var wire 1 F b2v_inst2|inc_q~0_combout $end
$var wire 1 G b2v_inst2|q[0]~_emulated_regout $end
$var wire 1 H b2v_inst2|q[0]~14_combout $end
$var wire 1 I b2v_inst2|Add0~0_combout $end
$var wire 1 J b2v_inst2|q[3]~3_combout $end
$var wire 1 K b2v_inst2|q[3]~_emulated_regout $end
$var wire 1 L b2v_inst2|cnt~0_combout $end
$var wire 1 M b2v_inst2|q[3]~1_combout $end
$var wire 1 N b2v_inst2|q[3]~2_combout $end
$var wire 1 O b2v_inst2|Equal0~0_combout $end
$var wire 1 P b2v_inst2|q[1]~11_combout $end
$var wire 1 Q b2v_inst2|q[1]~_emulated_regout $end
$var wire 1 R b2v_inst2|cnt~2_combout $end
$var wire 1 S b2v_inst2|q[1]~9_combout $end
$var wire 1 T b2v_inst2|q[1]~10_combout $end
$var wire 1 U b2v_inst2|Add0~1_combout $end
$var wire 1 V b2v_inst2|q[2]~7_combout $end
$var wire 1 W b2v_inst2|q[2]~_emulated_regout $end
$var wire 1 X b2v_inst2|q[2]~6_combout $end
$var wire 1 Y b2v_inst3|q[2]~5_combout $end
$var wire 1 Z b2v_inst3|q[2]~7_combout $end
$var wire 1 [ b2v_inst3|q[2]~_emulated_regout $end
$var wire 1 \ b2v_inst3|q[2]~6_combout $end
$var wire 1 ] b2v_inst3|reg~2_combout $end
$var wire 1 ^ b2v_inst3|q[1]~9_combout $end
$var wire 1 _ b2v_inst3|q[1]~11_combout $end
$var wire 1 ` b2v_inst3|q[1]~_emulated_regout $end
$var wire 1 a b2v_inst3|q[1]~10_combout $end
$var wire 1 b b2v_inst4|gtout~0_combout $end
$var wire 1 c b2v_inst3|reg~3_combout $end
$var wire 1 d b2v_inst3|q[0]~13_combout $end
$var wire 1 e b2v_inst3|q[0]~15_combout $end
$var wire 1 f b2v_inst3|q[0]~_emulated_regout $end
$var wire 1 g b2v_inst3|q[0]~14_combout $end
$var wire 1 h b2v_inst5|ltout~0_combout $end
$var wire 1 i b2v_inst5|ltout~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
1&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
01
02
13
14
15
06
07
08
09
0:
0;
0<
0=
1>
1?
0@
0A
0B
0C
1D
1E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
$end
#10000
1!
0#
0$
11
0>
03
04
0?
12
0*
1h
1i
1(
1G
1H
1e
1P
0D
#20000
0!
01
02
1*
0h
0i
0(
#30000
1!
11
12
0*
1h
1i
1(
1Q
0G
1T
0H
1_
0e
1D
#40000
0!
01
02
1*
0h
0i
0(
#50000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
0D
1V
#60000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#70000
1!
11
12
0*
1h
1i
1(
1f
1`
1W
0Q
0G
1g
1a
1X
0T
0H
1Z
0V
0_
0U
0e
1D
1V
#80000
0!
01
02
1*
0h
0i
0(
#90000
1!
11
12
0*
1h
1i
1(
0f
0`
1[
1G
0g
0a
1\
1H
1e
1P
0D
#100000
0!
01
02
1*
0h
0i
0(
#110000
1!
11
12
0*
1h
1i
1(
1f
1Q
0G
1g
1T
0H
1_
0e
1D
#120000
0%
0!
09
01
02
1*
0:
0h
0i
0(
#130000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
1I
0D
0V
1J
#140000
0!
01
02
1*
0h
0i
0(
#150000
1!
11
12
0*
1h
1i
1(
0W
0Q
1K
0G
0X
0T
1N
0H
0Z
1V
0I
0_
0U
0J
18
0e
1D
1J
0V
#160000
0!
01
02
1*
0h
0i
0(
#170000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1P
1O
0D
0P
0J
#180000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#190000
1!
11
12
0*
1h
1i
1(
0[
0K
0G
1;
0\
0N
0H
1<
1b
0O
1J
08
0e
1P
1D
0i
0P
0J
1)
1'
0(
#200000
0!
01
02
1*
0h
#210000
1!
11
12
0*
1h
0f
1G
0;
0g
1H
0<
1e
1P
0D
1i
0b
1(
0)
0'
#220000
0!
01
02
1*
0h
0i
0(
#230000
1!
11
12
0*
1h
1i
1(
1f
1Q
0G
1g
1T
0H
1_
0e
1D
#240000
0%
0!
09
01
02
1*
0:
0h
0i
0(
#250000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
0D
1V
#260000
0!
01
02
1*
0h
0i
0(
#270000
1!
11
12
0*
1h
1i
1(
1W
0Q
0G
1X
0T
0H
1Z
0V
0_
0U
0e
1D
1V
#280000
0!
01
02
1*
0h
0i
0(
#290000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1P
0D
#300000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#310000
1!
11
12
0*
1h
1i
1(
1[
1Q
0G
1\
1T
0H
1_
0e
1D
#320000
0!
01
02
1*
0h
0i
0(
#330000
1!
11
12
0*
1h
1i
1(
0f
1`
1G
0g
1a
1H
1b
1e
1U
0P
1I
0D
0V
1J
1)
1'
#340000
0!
01
02
1*
0h
0i
0(
#350000
1!
11
12
0*
1h
1i
1(
1f
0W
0Q
1K
0G
1g
0X
0T
1N
0H
0h
0Z
1V
0I
0_
0U
0J
18
0e
1D
0i
1J
0V
0(
#360000
0%
0!
09
01
02
1*
0:
#370000
1!
11
12
0*
1G
1H
1e
1P
1O
0D
0P
0J
#380000
0!
01
02
1*
#390000
1!
11
12
0*
0K
0G
0N
0H
0O
1J
08
0e
1P
1D
0P
0J
#400000
0!
01
02
1*
#410000
1!
11
12
0*
1G
1H
1e
1P
0D
#420000
1%
0!
19
01
02
1*
1:
#430000
1!
11
12
0*
0`
0[
1Q
0G
0a
0\
1T
0H
1h
0b
1_
0e
1D
1i
0)
0'
1(
#440000
0!
01
02
1*
0h
0i
0(
#450000
1!
11
12
0*
1h
1i
1(
0f
1`
1G
0g
1a
1H
1e
1U
0P
0D
1V
#460000
0!
01
02
1*
0h
0i
0(
#470000
1!
11
12
0*
1h
1i
1(
1f
1W
0Q
0G
1g
1X
0T
0H
1Z
0V
0_
0U
0e
1D
1V
#480000
0%
0!
09
01
02
1*
0:
0h
0i
0(
#490000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1P
0D
#500000
0!
01
02
1*
0h
0i
0(
#510000
1!
11
12
0*
1h
1i
1(
1Q
0G
1T
0H
1_
0e
1D
#520000
0!
01
02
1*
0h
0i
0(
#530000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
1I
0D
0V
1J
#540000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#550000
1!
11
12
0*
1h
1i
1(
1[
0W
0Q
1K
0G
1\
0X
0T
1N
0H
0h
1b
0Z
1V
0I
0_
0U
0J
18
0e
1D
0i
1J
0V
1)
1'
0(
#560000
0!
01
02
1*
#570000
1!
11
12
0*
0f
0`
0[
1G
1;
0g
0a
0\
1H
1<
1h
1e
1P
1O
0D
0P
0J
#580000
0!
01
02
1*
0h
#590000
1!
11
12
0*
1h
1f
0K
0G
1g
0N
0H
0O
1J
08
0e
1P
1D
0P
0J
#600000
0%
0!
09
01
02
1*
0:
0h
#610000
1!
11
12
0*
1h
1G
1H
1e
1P
0D
#620000
0!
01
02
1*
0h
#630000
1!
11
12
0*
1h
1Q
0G
1T
0H
1_
0e
1D
#640000
0!
01
02
1*
0h
#650000
1!
11
12
0*
1h
1G
1H
1e
1U
0P
0D
1V
#660000
1%
0!
19
01
02
1*
1:
0h
#670000
1!
11
12
0*
1h
1`
1W
0Q
0G
0;
1a
1X
0T
0H
0<
0b
1Z
0V
0_
0U
0e
1D
1i
1V
0)
0'
1(
#680000
0!
01
02
1*
0h
0i
0(
#690000
1!
11
12
0*
1h
1i
1(
0f
0`
1[
1G
0g
0a
1\
1H
1e
1P
0D
#700000
0!
01
02
1*
0h
0i
0(
#710000
1!
11
12
0*
1h
1i
1(
1f
1Q
0G
1g
1T
0H
1_
0e
1D
#720000
0%
0!
09
01
02
1*
0:
0h
0i
0(
#730000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
1I
0D
0V
1J
#740000
0!
01
02
1*
0h
0i
0(
#750000
1!
11
12
0*
1h
1i
1(
0W
0Q
1K
0G
0X
0T
1N
0H
0Z
1V
0I
0_
0U
0J
18
0e
1D
1J
0V
#760000
0!
01
02
1*
0h
0i
0(
#770000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1P
1O
0D
0P
0J
#780000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#790000
1!
11
12
0*
1h
1i
1(
0[
0K
0G
1;
0\
0N
0H
1<
1b
0O
1J
08
0e
1P
1D
0i
0P
0J
1)
1'
0(
#800000
0!
01
02
1*
0h
#810000
1!
11
12
0*
1h
0f
1G
0;
0g
1H
0<
1e
1P
0D
1i
0b
1(
0)
0'
#820000
0!
01
02
1*
0h
0i
0(
#830000
1!
11
12
0*
1h
1i
1(
1f
1Q
0G
1g
1T
0H
1_
0e
1D
#840000
0%
0!
09
01
02
1*
0:
0h
0i
0(
#850000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1U
0P
0D
1V
#860000
0!
01
02
1*
0h
0i
0(
#870000
1!
11
12
0*
1h
1i
1(
1W
0Q
0G
1X
0T
0H
1Z
0V
0_
0U
0e
1D
1V
#880000
0!
01
02
1*
0h
0i
0(
#890000
1!
11
12
0*
1h
1i
1(
1G
1H
1e
1P
0D
#900000
1%
0!
19
01
02
1*
1:
0h
0i
0(
#910000
1!
11
12
0*
1h
1i
1(
1[
1Q
0G
1\
1T
0H
1_
0e
1D
#920000
0!
01
02
1*
0h
0i
0(
#930000
1!
11
12
0*
1h
1i
1(
0f
1`
1G
0g
1a
1H
1b
1e
1U
0P
1I
0D
0V
1J
1)
1'
#940000
0!
01
02
1*
0h
0i
0(
#950000
1!
11
12
0*
1h
1i
1(
1f
0W
0Q
1K
0G
1g
0X
0T
1N
0H
0h
0Z
1V
0I
0_
0U
0J
18
0e
1D
0i
1J
0V
0(
#960000
0%
0!
09
01
02
1*
0:
#970000
1!
11
12
0*
1G
1H
1e
1P
1O
0D
0P
0J
#980000
0!
01
02
1*
#990000
1!
11
12
0*
0K
0G
0N
0H
0O
1J
08
0e
1P
1D
0P
0J
#1000000
