{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 20:21:41 2013 " "Info: Processing started: Sat Jun 01 20:21:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key_1 -c key_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_1 -c key_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[0\] led\[1\] 14.148 ns Longest " "Info: Longest tpd from source pin \"key\[0\]\" to destination pin \"led\[1\]\" is 14.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key\[0\] 1 PIN PIN_57 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 10; PIN Node = 'key\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "key_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/key_1/key_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.571 ns) + CELL(0.200 ns) 4.903 ns WideOr5~4 2 COMB LC_X2_Y6_N6 3 " "Info: 2: + IC(3.571 ns) + CELL(0.200 ns) = 4.903 ns; Loc. = LC_X2_Y6_N6; Fanout = 3; COMB Node = 'WideOr5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.771 ns" { key[0] WideOr5~4 } "NODE_NAME" } } { "key_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/key_1/key_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.740 ns) 6.773 ns WideOr4~4 3 COMB LC_X2_Y6_N7 1 " "Info: 3: + IC(1.130 ns) + CELL(0.740 ns) = 6.773 ns; Loc. = LC_X2_Y6_N7; Fanout = 1; COMB Node = 'WideOr4~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { WideOr5~4 WideOr4~4 } "NODE_NAME" } } { "key_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/key_1/key_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.740 ns) 8.243 ns WideOr4~7 4 COMB LC_X2_Y6_N4 1 " "Info: 4: + IC(0.730 ns) + CELL(0.740 ns) = 8.243 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; COMB Node = 'WideOr4~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { WideOr4~4 WideOr4~7 } "NODE_NAME" } } { "key_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/key_1/key_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.583 ns) + CELL(2.322 ns) 14.148 ns led\[1\] 5 PIN PIN_93 0 " "Info: 5: + IC(3.583 ns) + CELL(2.322 ns) = 14.148 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'led\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { WideOr4~7 led[1] } "NODE_NAME" } } { "key_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/key_1/key_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.134 ns ( 36.29 % ) " "Info: Total cell delay = 5.134 ns ( 36.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 63.71 % ) " "Info: Total interconnect delay = 9.014 ns ( 63.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.148 ns" { key[0] WideOr5~4 WideOr4~4 WideOr4~7 led[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.148 ns" { key[0] {} key[0]~combout {} WideOr5~4 {} WideOr4~4 {} WideOr4~7 {} led[1] {} } { 0.000ns 0.000ns 3.571ns 1.130ns 0.730ns 3.583ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 01 20:21:43 2013 " "Info: Processing ended: Sat Jun 01 20:21:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
