// Seed: 3356729944
module module_0 ();
  logic id_1;
  ;
  always id_1 = id_1;
  assign id_1 = id_1;
  union packed {
    logic id_2;
    id_3  id_4;
    struct packed {logic id_5;} id_6;
  } id_7 = 1;
  wire id_8, id_9, id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_4 = 32'd22,
    parameter id_6 = 32'd58
) (
    input wor _id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    input wand _id_4,
    input wand id_5,
    inout tri _id_6
);
  tri1 id_8;
  supply1 id_9 = -1;
  logic id_10[id_0  ==  -1 : id_4];
  parameter id_11 = 1;
  logic [id_6 : {  1 'b0 }] id_12;
  wire id_13, id_14;
  module_0 modCall_1 ();
  assign id_8 = -1;
endmodule
