$date
	Tue Dec  6 00:43:22 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_data $end
$var wire 1 ! Ack_in_control $end
$var wire 1 " Ack_in_phys $end
$var wire 8 # Blocks [7:0] $end
$var wire 1 $ Clock $end
$var wire 1 % Complete $end
$var wire 1 & Complete_escritura $end
$var wire 1 ' Complete_lectura $end
$var wire 32 ( Data_from_FIFO [31:0] $end
$var wire 1 ) Data_pin_in $end
$var wire 1 * Data_pin_out $end
$var wire 32 + Data_to_FIFO [31:0] $end
$var wire 1 , Data_transfer_complete $end
$var wire 1 - FIFO_ok $end
$var wire 1 . Idle $end
$var wire 1 / MultipleData $end
$var wire 1 0 NewData $end
$var wire 1 1 Read_enable $end
$var wire 1 2 Reset $end
$var wire 1 3 SD_clock $end
$var wire 1 4 Send $end
$var wire 1 5 Serial_ready $end
$var wire 1 6 Service $end
$var wire 1 7 Timeout $end
$var wire 1 8 Timeout_enable $end
$var wire 1 9 Timeout_oc $end
$var wire 16 : Timeout_reg [15:0] $end
$var wire 1 ; WriteRead $end
$var wire 1 < Write_enable $end
$scope module Control_datos $end
$var wire 1 ! iAck $end
$var wire 4 = iBlocks [3:0] $end
$var wire 1 $ iClock $end
$var wire 1 % iComplete $end
$var wire 1 - iFIFO_ok $end
$var wire 1 / iMultipleData $end
$var wire 1 0 iNewData $end
$var wire 1 2 iReset $end
$var wire 1 5 iSerial_ready $end
$var wire 1 7 iTimeout $end
$var wire 1 8 iTimeout_enable $end
$var wire 16 > iTimeout_reg [15:0] $end
$var wire 1 ; iWriteRead $end
$var wire 1 " oAck $end
$var wire 4 ? oBlocks [3:0] $end
$var wire 1 , oData_transfer_complete $end
$var wire 1 . oIdle $end
$var wire 1 / oMultipleData $end
$var wire 1 4 oSend $end
$var wire 16 @ oTimeout_val [15:0] $end
$var wire 1 ; oWriteRead $end
$var reg 3 A rState [2:0] $end
$var reg 1 B rTemp_Ack $end
$var reg 1 C rTemp_Data_Complete $end
$var reg 1 D rTemp_Idle $end
$var reg 1 E rTemp_send $end
$scope begin FSM_control $end
$upscope $end
$upscope $end
$scope module Capa_Fisica_datos $end
$var wire 1 " iAck $end
$var wire 8 F iBlocks [7:0] $end
$var wire 1 $ iClock $end
$var wire 32 G iData_from_FIFO [31:0] $end
$var wire 1 ) iData_pin $end
$var wire 1 . iIdle $end
$var wire 1 / iMultipleData $end
$var wire 1 2 iReset $end
$var wire 1 3 iSD_clock $end
$var wire 1 4 iSend $end
$var wire 1 6 iService $end
$var wire 16 H iTimeout_reg [15:0] $end
$var wire 1 ; iWriteRead $end
$var wire 1 ! oAck $end
$var wire 1 % oComplete $end
$var wire 1 & oComplete_escritura $end
$var wire 1 ' oComplete_lectura $end
$var wire 1 * oData_pin $end
$var wire 32 I oData_to_FIFO [31:0] $end
$var wire 1 J oPad_enable $end
$var wire 1 1 oRead_enable $end
$var wire 1 K oRead_reset $end
$var wire 1 5 oSerial_ready $end
$var wire 1 9 oTimeout_oc $end
$var wire 1 < oWrite_enable $end
$var wire 1 L oWrite_reset $end
$var integer 32 M Contador [31:0] $end
$var reg 1 N TEMP $end
$var reg 1 O rRead_reset $end
$var reg 4 P rState [3:0] $end
$var reg 1 Q rTemp_Complete $end
$var reg 1 R rTemp_Read_enable $end
$var reg 1 S rTemp_Serial_ready $end
$var reg 1 T rTemp_Write_enable $end
$var reg 1 U rTemp_enable_pad $end
$var reg 1 V rTemp_oAck $end
$var reg 1 W rWrite_reset $end
$scope module pad_probando $end
$var wire 1 ) iData $end
$var wire 1 J iEnable $end
$var wire 1 X iIo_port $end
$var wire 1 ; iOut_in $end
$var wire 1 3 iSD_clock $end
$var wire 1 * oData $end
$var reg 1 Y a $end
$var reg 1 Z b $end
$upscope $end
$scope module lectura $end
$var wire 1 [ iEnable $end
$var wire 8 \ iFrame_size [7:0] $end
$var wire 1 K iReset $end
$var wire 1 3 iSD_clock $end
$var wire 1 * iSerial $end
$var wire 1 ' oComplete $end
$var wire 32 ] oParallel [31:0] $end
$var integer 32 ^ i [31:0] $end
$var reg 32 _ rA [31:0] $end
$var reg 1 ` rB $end
$upscope $end
$scope module escritura $end
$var wire 1 < iEnable $end
$var wire 8 a iFrame_size [7:0] $end
$var wire 32 b iParallel [31:0] $end
$var wire 1 L iReset $end
$var wire 1 3 iSD_clock $end
$var wire 1 & oComplete $end
$var wire 1 ) oSerial $end
$var wire 4 c oSerial_multi [3:0] $end
$var integer 32 d j [31:0] $end
$var reg 1 e rC $end
$var reg 1 f rD $end
$upscope $end
$scope begin FSM_fisica $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 % Complete $end
$var wire 1 ) Data_pin_in $end
$var wire 1 * Data_pin_out $end
$var wire 1 , Data_transfer_complete $end
$var wire 1 . Idle $end
$var wire 1 4 Send $end
$var wire 1 5 Serial_ready $end
$var wire 1 7 Timeout $end
$var reg 8 g Blocks [7:0] $end
$var reg 1 h Clock $end
$var reg 32 i Data_from_FIFO [31:0] $end
$var reg 1 j FIFO_ok $end
$var reg 1 k MultipleData $end
$var reg 1 l NewData $end
$var reg 1 m Reset $end
$var reg 1 n SD_clock $end
$var reg 1 o Service $end
$var reg 1 p Timeout_enable $end
$var reg 16 q Timeout_reg [15:0] $end
$var reg 1 r WriteRead $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1r
b1000110 q
0p
0o
0n
1m
0l
0k
0j
b10011100010 i
0h
b1 g
xf
xe
b0 d
bz c
b10011100010 b
b1 a
x`
bx _
b0 ^
bx ]
b1 \
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
bx P
xO
xN
b0 M
xL
xK
xJ
bx I
b1000110 H
b10011100010 G
b1 F
xE
xD
xC
xB
bx A
b1000110 @
bz ?
b1000110 >
b1 =
x<
1;
b1000110 :
z9
08
z7
06
x5
x4
03
12
x1
00
0/
x.
0-
x,
bx +
x*
x)
b10011100010 (
x'
x&
x%
0$
b1 #
x"
x!
$end
#20000
0D
0.
0B
0"
0E
04
0C
0,
1h
1$
#21000
b111 A
#40000
0f
0&
0e
0)
b0 _
b0 +
b0 I
b0 ]
0h
0$
0m
02
1n
13
#41000
b1111 P
#60000
1D
1.
1h
1$
#80000
0h
0$
0n
03
#100000
1h
1$
#120000
0Y
0W
0L
0V
0!
0Q
0%
1S
15
0T
0<
0h
0$
1n
13
#140000
1h
1$
#160000
0h
0$
0n
03
#180000
1h
1$
#200000
0h
0$
1n
13
1o
16
1l
10
#201000
b1101 P
#220000
1h
1$
#221000
b110 A
#240000
0h
0$
0n
03
#260000
0D
0.
1h
1$
#261000
b101 A
#280000
1U
1J
0h
0$
1n
13
#300000
1h
1$
#320000
0h
0$
0n
03
#340000
1h
1$
#360000
0h
0$
1n
13
#380000
1h
1$
#400000
0h
0$
0n
03
0l
00
#420000
1h
1$
#440000
0h
0$
1n
13
#460000
1h
1$
#480000
0h
0$
0n
03
#500000
1h
1$
0o
06
#520000
0h
0$
1n
13
#540000
1h
1$
#560000
0h
0$
0n
03
#580000
1h
1$
#600000
0h
0$
1n
13
1j
1-
#620000
1h
1$
#621000
b100 A
#640000
0h
0$
0n
03
#660000
1E
14
1h
1$
#680000
0h
0$
1n
13
#681000
b1100 P
#700000
1h
1$
#720000
0h
0$
0n
03
#740000
1h
1$
#760000
b1 d
1T
1<
0h
0$
1n
13
#761000
b1011 P
#780000
1h
1$
#800000
0h
0$
0n
03
0j
0-
#820000
1h
1$
#840000
1e
1)
b10 d
0h
0$
1n
13
#860000
1h
1$
#880000
0h
0$
0n
03
#900000
1h
1$
#920000
0e
0)
1Y
b11 d
0h
0$
1n
13
#940000
1h
1$
#960000
0h
0$
0n
03
#980000
1h
1$
#1000000
0Y
b100 d
0h
0$
1n
13
#1020000
1h
1$
#1040000
0h
0$
0n
03
#1060000
1h
1$
#1080000
b101 d
0h
0$
1n
13
#1100000
1h
1$
#1120000
0h
0$
0n
03
#1140000
1h
1$
#1160000
1e
1)
b110 d
0h
0$
1n
13
#1180000
1h
1$
#1200000
0h
0$
0n
03
#1220000
1h
1$
#1240000
1Y
b111 d
0h
0$
1n
13
#1260000
1h
1$
#1280000
0h
0$
0n
03
#1300000
1h
1$
#1320000
b1000 d
0h
0$
1n
13
#1340000
1h
1$
#1360000
0h
0$
0n
03
#1380000
1h
1$
#1400000
0e
0)
b1001 d
0h
0$
1n
13
#1420000
1h
1$
#1440000
0h
0$
0n
03
#1460000
1h
1$
#1480000
0Y
b1010 d
0h
0$
1n
13
#1500000
1h
1$
#1520000
0h
0$
0n
03
#1540000
1h
1$
#1560000
1e
1)
b1011 d
0h
0$
1n
13
#1580000
1h
1$
#1600000
0h
0$
0n
03
#1620000
1h
1$
#1640000
0e
0)
1Y
b1100 d
0h
0$
1n
13
#1660000
1h
1$
#1680000
0h
0$
0n
03
#1700000
1h
1$
#1720000
0Y
b1101 d
0h
0$
1n
13
#1740000
1h
1$
#1760000
0h
0$
0n
03
#1780000
1h
1$
#1800000
b1110 d
0h
0$
1n
13
#1820000
1h
1$
#1840000
0h
0$
0n
03
#1860000
1h
1$
#1880000
b1111 d
0h
0$
1n
13
#1900000
1h
1$
#1920000
0h
0$
0n
03
#1940000
1h
1$
#1960000
b10000 d
0h
0$
1n
13
#1980000
1h
1$
#2000000
0h
0$
0n
03
#2020000
1h
1$
#2040000
b10001 d
0h
0$
1n
13
#2060000
1h
1$
#2080000
0h
0$
0n
03
#2100000
1h
1$
#2120000
b10010 d
0h
0$
1n
13
#2140000
1h
1$
#2160000
0h
0$
0n
03
#2180000
1h
1$
#2200000
b10011 d
0h
0$
1n
13
#2220000
1h
1$
#2240000
0h
0$
0n
03
#2260000
1h
1$
#2280000
b10100 d
0h
0$
1n
13
#2300000
1h
1$
#2320000
0h
0$
0n
03
#2340000
1h
1$
#2360000
b10101 d
0h
0$
1n
13
#2380000
1h
1$
#2400000
0h
0$
0n
03
#2420000
1h
1$
#2440000
b10110 d
0h
0$
1n
13
#2460000
1h
1$
#2480000
0h
0$
0n
03
#2500000
1h
1$
#2520000
b10111 d
0h
0$
1n
13
#2540000
1h
1$
#2560000
0h
0$
0n
03
#2580000
1h
1$
#2600000
b11000 d
0h
0$
1n
13
#2620000
1h
1$
#2640000
0h
0$
0n
03
#2660000
1h
1$
#2680000
b11001 d
0h
0$
1n
13
#2700000
1h
1$
#2720000
0h
0$
0n
03
#2740000
1h
1$
#2760000
b11010 d
0h
0$
1n
13
#2780000
1h
1$
#2800000
0h
0$
0n
03
#2820000
1h
1$
#2840000
b11011 d
0h
0$
1n
13
#2860000
1h
1$
#2880000
0h
0$
0n
03
#2900000
1h
1$
#2920000
b11100 d
0h
0$
1n
13
#2940000
1h
1$
#2960000
0h
0$
0n
03
#2980000
1h
1$
#3000000
b11101 d
0h
0$
1n
13
#3020000
1h
1$
#3040000
0h
0$
0n
03
#3060000
1h
1$
#3080000
b11110 d
0h
0$
1n
13
#3100000
1h
1$
#3120000
0h
0$
0n
03
#3140000
1h
1$
#3160000
b11111 d
0h
0$
1n
13
#3180000
1h
1$
#3200000
0h
0$
0n
03
#3220000
1h
1$
#3240000
1f
1&
b100000 d
0h
0$
1n
13
#3260000
1h
1$
#3280000
0h
0$
0n
03
#3300000
1h
1$
#3320000
xe
x)
1W
1L
b1 M
b100001 d
0h
0$
1n
13
#3321000
b1101 P
#3340000
1h
1$
#3360000
0h
0$
0n
03
#3380000
1h
1$
#3400000
0f
0&
0e
0)
xY
0W
0L
0h
0$
1n
13
#3401000
b1100 P
#3420000
1h
1$
#3440000
0h
0$
0n
03
#3460000
1h
1$
#3480000
1f
1&
xe
x)
0Y
b100010 d
0h
0$
1n
13
#3481000
b1011 P
#3500000
1h
1$
#3520000
0h
0$
0n
03
#3540000
1h
1$
#3560000
xY
1W
1L
b10 M
b100011 d
0h
0$
1n
13
#3561000
b111 P
#3580000
1h
1$
#3600000
0h
0$
0n
03
#3620000
1h
1$
#3640000
0f
0&
0e
0)
1Q
1%
0T
0<
0h
0$
1n
13
#3660000
0E
04
1h
1$
#3661000
b11 A
#3680000
0h
0$
0n
03
#3700000
1B
1"
1h
1$
#3720000
0Y
0h
0$
1n
13
#3721000
b110 P
#3740000
1h
1$
#3760000
0h
0$
0n
03
#3780000
1h
1$
#3800000
1V
1!
0h
0$
1n
13
#3801000
b1111 P
#3820000
b111 A
1C
1,
1h
1$
#3840000
0h
0$
0n
03
#3860000
1D
1.
0B
0"
1h
1$
#3880000
0W
0L
0V
0!
0Q
0%
0h
0$
1n
13
#3900000
1h
1$
#3920000
0h
0$
0n
03
#3940000
1h
1$
#3960000
0h
0$
1n
13
#3980000
1h
1$
#4000000
0h
0$
0n
03
#4020000
1h
1$
#4040000
0h
0$
1n
13
