$date
	Tue Mar 11 16:40:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench_FA $end
$var wire 1 ! s $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module uud $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0%
1$
#30
1"
0!
1%
#40
0"
1!
0%
0$
1#
#50
1"
0!
1%
#60
0%
1$
#70
1!
1%
#80
