#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb2d4f493b0 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fb2d4fae250_0 .var "clk", 0 0;
v0x7fb2d4fae2e0_0 .var "cont", 0 0;
v0x7fb2d4fae370_0 .var "fault", 0 0;
v0x7fb2d4fae400_0 .var "irq", 0 0;
v0x7fb2d4fae490_0 .var "reset", 0 0;
v0x7fb2d4fae560_0 .var "uart_rx", 0 0;
S_0x7fb2d4f48ff0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fb2d4f493b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
    .port_info 5 /INPUT 1 "cont"
L_0x7fb2d4fb43e0 .functor NOT 1, v0x7fb2d4fae490_0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb4450 .functor NOT 1, v0x7fb2d4fa7660_0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb4540 .functor NOT 1, v0x7fb2d4fa7510_0, C4<0>, C4<0>, C4<0>;
v0x7fb2d4facdc0_0 .net "CPUaddr", 15 0, L_0x7fb2d4fb3f60;  1 drivers
v0x7fb2d4fa9aa0_0 .net "CPUread", 15 0, L_0x7fb2d4fb00e0;  1 drivers
v0x7fb2d4faceb0_0 .net "CPUwrite", 15 0, L_0x7fb2d4fb3dc0;  1 drivers
v0x7fb2d4facf80_0 .net "RAMaddr", 15 0, L_0x7fb2d4faf560;  1 drivers
v0x7fb2d4fad050_0 .net "RAMbe", 1 0, v0x7fb2d4fa70b0_0;  1 drivers
v0x7fb2d4fad160_0 .net "RAMread", 15 0, L_0x7fb2d4fb4370;  1 drivers
v0x7fb2d4fad230_0 .net "RAMwe", 0 0, v0x7fb2d4fa7210_0;  1 drivers
v0x7fb2d4fad300_0 .net "RAMwrite", 15 0, L_0x7fb2d4fae630;  1 drivers
v0x7fb2d4fad3d0_0 .net "UARTaddr", 2 0, L_0x7fb2d4fafb80;  1 drivers
v0x7fb2d4fad4e0_0 .var "UARTce", 0 0;
v0x7fb2d4fad570_0 .net "UARTre", 0 0, v0x7fb2d4fa7510_0;  1 drivers
v0x7fb2d4fad600_0 .net "UARTread", 7 0, v0x7fb2d4fac600_0;  1 drivers
v0x7fb2d4fad6d0_0 .net "UARTwe", 0 0, v0x7fb2d4fa7660_0;  1 drivers
v0x7fb2d4fad760_0 .net "UARTwrite", 7 0, L_0x7fb2d4fae6a0;  1 drivers
v0x7fb2d4fad830_0 .net "be", 0 0, L_0x7fb2d4fb34c0;  1 drivers
v0x7fb2d4fad8c0_0 .net "brk", 0 0, L_0x7fb2d4fb04c0;  1 drivers
v0x7fb2d4fad950_0 .net "clock_50_b7a", 0 0, v0x7fb2d4fae250_0;  1 drivers
v0x7fb2d4fadae0_0 .net "cont", 0 0, v0x7fb2d4fae2e0_0;  1 drivers
v0x7fb2d4fadbb0_0 .net "intr", 0 0, v0x7fb2d4fae400_0;  1 drivers
v0x7fb2d4fadc40_0 .net "not_UARTre", 0 0, L_0x7fb2d4fb4540;  1 drivers
v0x7fb2d4fadcd0_0 .net "not_UARTwe", 0 0, L_0x7fb2d4fb4450;  1 drivers
v0x7fb2d4fadd60_0 .net "not_reset", 0 0, L_0x7fb2d4fb43e0;  1 drivers
v0x7fb2d4faddf0_0 .net "re", 0 0, v0x7fb2d4f9eb50_0;  1 drivers
v0x7fb2d4fade80_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  1 drivers
v0x7fb2d4fae010_0 .net "trap", 0 0, v0x7fb2d4fae370_0;  1 drivers
v0x7fb2d4fae0a0_0 .net "uart_rx", 0 0, v0x7fb2d4fae560_0;  1 drivers
v0x7fb2d4fae130_0 .net "uart_tx", 0 0, v0x7fb2d4fac9d0_0;  1 drivers
v0x7fb2d4fae1c0_0 .net "we", 0 0, L_0x7fb2d4fb3eb0;  1 drivers
S_0x7fb2d4f51ff0 .scope module, "cpu" "cpu" 3 40, 4 2 0, S_0x7fb2d4f48ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "cont"
    .port_info 11 /OUTPUT 1 "brk"
    .port_info 12 /INPUT 1 "clk"
P_0x7fb2d4f902c0 .param/l "DECODE" 0 4 33, C4<0011>;
P_0x7fb2d4f90300 .param/l "DECODEM" 0 4 33, C4<0100>;
P_0x7fb2d4f90340 .param/l "EXEC" 0 4 33, C4<0111>;
P_0x7fb2d4f90380 .param/l "EXECM" 0 4 33, C4<1000>;
P_0x7fb2d4f903c0 .param/l "FETCH" 0 4 33, C4<0001>;
P_0x7fb2d4f90400 .param/l "FETCHM" 0 4 33, C4<0010>;
P_0x7fb2d4f90440 .param/l "IVEC" 0 4 270, C4<0000000000000100>;
P_0x7fb2d4f90480 .param/l "READ" 0 4 33, C4<0101>;
P_0x7fb2d4f904c0 .param/l "READM" 0 4 33, C4<0110>;
P_0x7fb2d4f90500 .param/l "sCR_INIT" 0 4 120, C4<00000001>;
P_0x7fb2d4f90540 .param/l "uCR_INIT" 0 4 120, C4<00001000>;
L_0x7fb2d4fb32e0 .functor OR 1, L_0x7fb2d4fb2760, v0x7fb2d4fa5010_0, C4<0>, C4<0>;
L_0x7fb2d4fb39b0 .functor NOT 1, v0x7fb2d4fa4300_0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb3aa0 .functor BUFZ 1, v0x7fb2d4fa4300_0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb3c30 .functor BUFZ 16, v0x7fb2d4f9c6e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb2d4fb3ce0 .functor BUFZ 16, v0x7fb2d4f9c6e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb2d4fb3dc0 .functor BUFZ 16, v0x7fb2d4f9c040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb2d4fb3eb0 .functor BUFZ 1, L_0x7fb2d4fb2d70, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb3f60 .functor BUFZ 16, v0x7fb2d4f9b9e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb2d4fb4010 .functor NOT 1, L_0x7fb2d4fb40d0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb41b0 .functor OR 1, v0x7fb2d4fa6210_0, L_0x7fb2d4fb2bb0, C4<0>, C4<0>;
L_0x7fb2d4fb4220 .functor AND 1, L_0x7fb2d4fb4010, L_0x7fb2d4fb41b0, C4<1>, C4<1>;
v0x7fb2d4fa2c30_0 .net "ALUfunc", 2 0, L_0x7fb2d4fb2030;  1 drivers
v0x7fb2d4fa2ce0_0 .net "ALUout", 15 0, v0x7fb2d4f9c6e0_0;  1 drivers
v0x7fb2d4fa2d80_0 .var "CRin", 7 0;
v0x7fb2d4fa2e70_0 .var "CRmask", 7 0;
v0x7fb2d4fa2f40_0 .net "CRout", 7 0, L_0x7fb2d4fb3850;  1 drivers
v0x7fb2d4fa3010_0 .net "IRimm", 15 0, v0x7fb2d4f9e680_0;  1 drivers
v0x7fb2d4fa30a0_0 .net "IRout", 15 0, v0x7fb2d4f9b370_0;  1 drivers
v0x7fb2d4fa3170_0 .net "MARin", 15 0, L_0x7fb2d4fb3ce0;  1 drivers
v0x7fb2d4fa3200_0 .net "MARout", 15 0, v0x7fb2d4f9b9e0_0;  1 drivers
v0x7fb2d4fa3330_0 .var "MDRin", 15 0;
v0x7fb2d4fa33c0_0 .net "MDRout", 15 0, v0x7fb2d4f9c040_0;  1 drivers
v0x7fb2d4fa3450_0 .var "PC", 15 0;
v0x7fb2d4fa34f0_0 .var "R1", 15 0;
v0x7fb2d4fa35a0_0 .var "R2", 15 0;
v0x7fb2d4fa3650_0 .var "R3", 15 0;
v0x7fb2d4fa3700_0 .var "R4", 15 0;
v0x7fb2d4fa37b0_0 .var "R5", 15 0;
v0x7fb2d4fa3960_0 .var "R6", 15 0;
v0x7fb2d4fa3a10_0 .net "RAMaddr", 15 0, L_0x7fb2d4fb3f60;  alias, 1 drivers
v0x7fb2d4fa3ac0_0 .net "RAMin", 15 0, L_0x7fb2d4fb3dc0;  alias, 1 drivers
v0x7fb2d4fa3b70_0 .net "RAMout", 15 0, L_0x7fb2d4fb00e0;  alias, 1 drivers
v0x7fb2d4fa3c30_0 .net "UART_intr", 0 0, v0x7fb2d4fae400_0;  alias, 1 drivers
L_0x103c74170 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa3cc0_0 .net/2u *"_s0", 3 0, L_0x103c74170;  1 drivers
v0x7fb2d4fa3d50_0 .net *"_s13", 31 0, L_0x7fb2d4fb3350;  1 drivers
L_0x103c74320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa3de0_0 .net *"_s16", 30 0, L_0x103c74320;  1 drivers
L_0x103c74368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa3e70_0 .net/2u *"_s17", 31 0, L_0x103c74368;  1 drivers
v0x7fb2d4fa3f00_0 .net *"_s19", 0 0, L_0x7fb2d4fb3730;  1 drivers
v0x7fb2d4fa3fa0_0 .net *"_s2", 0 0, L_0x7fb2d4fb0240;  1 drivers
L_0x103c741b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa4040_0 .net/2s *"_s4", 1 0, L_0x103c741b8;  1 drivers
v0x7fb2d4fa40f0_0 .net *"_s43", 0 0, L_0x7fb2d4fb40d0;  1 drivers
L_0x103c74200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa41a0_0 .net/2s *"_s6", 1 0, L_0x103c74200;  1 drivers
v0x7fb2d4fa4250_0 .net *"_s8", 1 0, L_0x7fb2d4fb0360;  1 drivers
v0x7fb2d4fa4300_0 .var "bank", 0 0;
v0x7fb2d4fa3850_0 .net "be", 0 0, L_0x7fb2d4fb34c0;  alias, 1 drivers
v0x7fb2d4fa4590_0 .net "brk", 0 0, L_0x7fb2d4fb04c0;  alias, 1 drivers
v0x7fb2d4fa4620_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fa46b0_0 .net "cond", 2 0, v0x7fb2d4fa0040_0;  1 drivers
v0x7fb2d4fa4740_0 .net "cond_chk", 0 0, L_0x7fb2d4fb1b70;  1 drivers
v0x7fb2d4fa47f0_0 .net "cont", 0 0, v0x7fb2d4fae2e0_0;  alias, 1 drivers
v0x7fb2d4fa48a0_0 .var "deassert_trap", 0 0;
v0x7fb2d4fa4950_0 .net "decr_sp", 0 0, L_0x7fb2d4fb3150;  1 drivers
v0x7fb2d4fa4a00_0 .net "fault", 0 0, v0x7fb2d4fa1640_0;  1 drivers
v0x7fb2d4fa4ad0_0 .net "hlt", 0 0, v0x7fb2d4f9e3d0_0;  1 drivers
v0x7fb2d4fa4b60_0 .net "incr_pc", 0 0, L_0x7fb2d4fb2bb0;  1 drivers
v0x7fb2d4fa4c10_0 .net "incr_pc_out", 0 0, L_0x7fb2d4fb4220;  1 drivers
v0x7fb2d4fa4ca0_0 .net "incr_pc_temp", 0 0, L_0x7fb2d4fb41b0;  1 drivers
v0x7fb2d4fa4d30_0 .net "incr_sp", 0 0, L_0x7fb2d4fb2f40;  1 drivers
v0x7fb2d4fa4de0_0 .net "ir_load", 0 0, L_0x7fb2d4fb2660;  1 drivers
v0x7fb2d4fa4eb0_0 .net "irq", 0 0, v0x7fb2d4fa16d0_0;  1 drivers
v0x7fb2d4fa4f80_0 .net "loadneg", 0 0, L_0x7fb2d4fb4010;  1 drivers
v0x7fb2d4fa5010_0 .var "mar_force", 0 0;
v0x7fb2d4fa50a0_0 .net "mar_load", 0 0, L_0x7fb2d4fb32e0;  1 drivers
v0x7fb2d4fa5130_0 .net "mar_load_decoder", 0 0, L_0x7fb2d4fb2760;  1 drivers
v0x7fb2d4fa51c0_0 .net "mdr_load", 0 0, L_0x7fb2d4fb2a60;  1 drivers
v0x7fb2d4fa5290_0 .net "mdrs", 1 0, L_0x7fb2d4fb18f0;  1 drivers
v0x7fb2d4fa5320_0 .var "op0", 15 0;
v0x7fb2d4fa53d0_0 .net "op0s", 1 0, L_0x7fb2d4fb1990;  1 drivers
v0x7fb2d4fa5480_0 .var "op1", 15 0;
v0x7fb2d4fa5530_0 .net "op1s", 1 0, L_0x7fb2d4fb1d20;  1 drivers
v0x7fb2d4fa55e0_0 .net "page_fault", 0 0, v0x7fb2d4fae370_0;  alias, 1 drivers
v0x7fb2d4fa5690_0 .net "ram_load", 0 0, L_0x7fb2d4fb2d70;  1 drivers
v0x7fb2d4fa5740_0 .net "re", 0 0, v0x7fb2d4f9eb50_0;  alias, 1 drivers
v0x7fb2d4fa57f0_0 .net "reg_load", 0 0, L_0x7fb2d4fb28b0;  1 drivers
v0x7fb2d4fa5880_0 .var "regr0", 15 0;
v0x7fb2d4fa5910_0 .net "regr0s", 2 0, v0x7fb2d4f9ebf0_0;  1 drivers
v0x7fb2d4fa43b0_0 .var "regr1", 15 0;
v0x7fb2d4fa4440_0 .net "regr1s", 2 0, v0x7fb2d4f9eda0_0;  1 drivers
v0x7fb2d4fa44f0_0 .net "regw", 15 0, L_0x7fb2d4fb3c30;  1 drivers
v0x7fb2d4fa59a0_0 .net "regws", 2 0, v0x7fb2d4f9ee50_0;  1 drivers
v0x7fb2d4fa5a50_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
v0x7fb2d4fa5ae0_0 .net "reti", 0 0, L_0x7fb2d4fb1f60;  1 drivers
v0x7fb2d4fa5b90_0 .net "sCR", 7 0, v0x7fb2d4fa21a0_0;  1 drivers
v0x7fb2d4fa5c40_0 .net "sCRce", 0 0, L_0x7fb2d4fb3aa0;  1 drivers
v0x7fb2d4fa5cf0_0 .var "sPC", 15 0;
v0x7fb2d4fa5d80_0 .var "sR1", 15 0;
v0x7fb2d4fa5e10_0 .var "sR2", 15 0;
v0x7fb2d4fa5ea0_0 .var "sR3", 15 0;
v0x7fb2d4fa5f50_0 .var "sR4", 15 0;
v0x7fb2d4fa6000_0 .var "sR5", 15 0;
v0x7fb2d4fa60b0_0 .var "sR6", 15 0;
v0x7fb2d4fa6160_0 .net "set_carry", 0 0, L_0x7fb2d4fb3b50;  1 drivers
v0x7fb2d4fa6210_0 .var "skip", 0 0;
v0x7fb2d4fa62a0_0 .net "state", 3 0, v0x7fb2d4fa0d90_0;  1 drivers
v0x7fb2d4fa6360_0 .net "syscall", 0 0, L_0x7fb2d4fb1e00;  1 drivers
v0x7fb2d4fa6410_0 .net "trapnr", 3 0, v0x7fb2d4fa1a80_0;  1 drivers
v0x7fb2d4fa64c0_0 .net "uCR", 7 0, v0x7fb2d4fa2970_0;  1 drivers
v0x7fb2d4fa6570_0 .net "uCRce", 0 0, L_0x7fb2d4fb39b0;  1 drivers
v0x7fb2d4fa6620_0 .net "we", 0 0, L_0x7fb2d4fb3eb0;  alias, 1 drivers
E_0x7fb2d4f6f7d0/0 .event edge, v0x7fb2d4fa4300_0, v0x7fb2d4f9ebf0_0, v0x7fb2d4fa34f0_0, v0x7fb2d4fa35a0_0;
E_0x7fb2d4f6f7d0/1 .event edge, v0x7fb2d4fa3650_0, v0x7fb2d4fa3700_0, v0x7fb2d4fa37b0_0, v0x7fb2d4fa3960_0;
E_0x7fb2d4f6f7d0/2 .event edge, v0x7fb2d4fa3450_0, v0x7fb2d4f9eda0_0, v0x7fb2d4fa5d80_0, v0x7fb2d4fa5e10_0;
E_0x7fb2d4f6f7d0/3 .event edge, v0x7fb2d4fa5ea0_0, v0x7fb2d4fa5f50_0, v0x7fb2d4fa6000_0, v0x7fb2d4fa60b0_0;
E_0x7fb2d4f6f7d0/4 .event edge, v0x7fb2d4fa5cf0_0;
E_0x7fb2d4f6f7d0 .event/or E_0x7fb2d4f6f7d0/0, E_0x7fb2d4f6f7d0/1, E_0x7fb2d4f6f7d0/2, E_0x7fb2d4f6f7d0/3, E_0x7fb2d4f6f7d0/4;
E_0x7fb2d4f74940/0 .event edge, v0x7fb2d4f9e840_0, v0x7fb2d4f9e680_0, v0x7fb2d4f9b220_0, v0x7fb2d4f9c6e0_0;
E_0x7fb2d4f74940/1 .event edge, v0x7fb2d4f9e9a0_0, v0x7fb2d4fa5880_0, v0x7fb2d4fa43b0_0, v0x7fb2d4f9c040_0;
E_0x7fb2d4f74940/2 .event edge, v0x7fb2d4f9ea30_0, v0x7fb2d4fa0d90_0, v0x7fb2d4f9c4d0_0, v0x7fb2d4f9e290_0;
E_0x7fb2d4f74940/3 .event edge, v0x7fb2d4fa0040_0, v0x7fb2d4fa2f40_0;
E_0x7fb2d4f74940 .event/or E_0x7fb2d4f74940/0, E_0x7fb2d4f74940/1, E_0x7fb2d4f74940/2, E_0x7fb2d4f74940/3;
L_0x7fb2d4fb0240 .cmp/eq 4, v0x7fb2d4fa0d90_0, L_0x103c74170;
L_0x7fb2d4fb0360 .functor MUXZ 2, L_0x103c74200, L_0x103c741b8, L_0x7fb2d4fb0240, C4<>;
L_0x7fb2d4fb04c0 .part L_0x7fb2d4fb0360, 0, 1;
L_0x7fb2d4fb3350 .concat [ 1 31 0 0], v0x7fb2d4fa4300_0, L_0x103c74320;
L_0x7fb2d4fb3730 .cmp/eq 32, L_0x7fb2d4fb3350, L_0x103c74368;
L_0x7fb2d4fb3850 .functor MUXZ 8, v0x7fb2d4fa21a0_0, v0x7fb2d4fa2970_0, L_0x7fb2d4fb3730, C4<>;
L_0x7fb2d4fb40d0 .part v0x7fb2d4fa0d90_0, 0, 1;
S_0x7fb2d4f51ce0 .scope module, "IR" "register" 4 108, 5 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb2d4f09d50_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4f9b220_0 .net "in", 15 0, L_0x7fb2d4fb00e0;  alias, 1 drivers
v0x7fb2d4f9b2c0_0 .net "load", 0 0, L_0x7fb2d4fb2660;  alias, 1 drivers
v0x7fb2d4f9b370_0 .var "out", 15 0;
v0x7fb2d4f9b410_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
E_0x7fb2d4f81360 .event negedge, v0x7fb2d4f09d50_0;
S_0x7fb2d4f9b570 .scope module, "MAR" "register_posedge" 4 100, 6 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb2d4f9b7d0_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4f9b890_0 .net "in", 15 0, L_0x7fb2d4fb3ce0;  alias, 1 drivers
v0x7fb2d4f9b930_0 .net "load", 0 0, L_0x7fb2d4fb32e0;  alias, 1 drivers
v0x7fb2d4f9b9e0_0 .var "out", 15 0;
v0x7fb2d4f9ba90_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
E_0x7fb2d4f9b7a0 .event posedge, v0x7fb2d4f09d50_0;
S_0x7fb2d4f9bbd0 .scope module, "MDR" "register_posedge" 4 89, 6 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb2d4f9be20_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4f9bef0_0 .net "in", 15 0, v0x7fb2d4fa3330_0;  1 drivers
v0x7fb2d4f9bf90_0 .net "load", 0 0, L_0x7fb2d4fb2a60;  alias, 1 drivers
v0x7fb2d4f9c040_0 .var "out", 15 0;
v0x7fb2d4f9c0e0_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
S_0x7fb2d4f9c250 .scope module, "alu" "alu" 4 151, 7 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
    .port_info 4 /OUTPUT 1 "carry_out"
v0x7fb2d4f9c4d0_0 .net "carry_out", 0 0, L_0x7fb2d4fb3b50;  alias, 1 drivers
v0x7fb2d4f9c570_0 .var "cout", 16 0;
v0x7fb2d4f9c620_0 .net "f", 2 0, L_0x7fb2d4fb2030;  alias, 1 drivers
v0x7fb2d4f9c6e0_0 .var "out", 15 0;
v0x7fb2d4f9c790_0 .net "x", 15 0, v0x7fb2d4fa5320_0;  1 drivers
v0x7fb2d4f9c880_0 .net "y", 15 0, v0x7fb2d4fa5480_0;  1 drivers
E_0x7fb2d4f9c480 .event edge, v0x7fb2d4f9c620_0, v0x7fb2d4f9c790_0, v0x7fb2d4f9c880_0;
L_0x7fb2d4fb3b50 .part v0x7fb2d4f9c570_0, 16, 1;
S_0x7fb2d4f9c9b0 .scope module, "decoder" "decoder" 4 37, 8 4 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "DECR_SP"
    .port_info 8 /OUTPUT 1 "INCR_SP"
    .port_info 9 /OUTPUT 1 "BE"
    .port_info 10 /OUTPUT 1 "RE"
    .port_info 11 /OUTPUT 3 "REGR0S"
    .port_info 12 /OUTPUT 3 "REGR1S"
    .port_info 13 /OUTPUT 3 "REGWS"
    .port_info 14 /OUTPUT 2 "OP0S"
    .port_info 15 /OUTPUT 2 "OP1S"
    .port_info 16 /OUTPUT 16 "IRimm"
    .port_info 17 /OUTPUT 2 "MDRS"
    .port_info 18 /OUTPUT 3 "ALUfunc"
    .port_info 19 /OUTPUT 1 "COND_CHK"
    .port_info 20 /OUTPUT 3 "cond"
    .port_info 21 /OUTPUT 4 "state"
    .port_info 22 /INPUT 1 "reset"
    .port_info 23 /OUTPUT 1 "HLT"
    .port_info 24 /INPUT 1 "fault_r"
    .port_info 25 /INPUT 1 "irq_r"
    .port_info 26 /OUTPUT 1 "SYSCALL"
    .port_info 27 /OUTPUT 1 "RETI"
    .port_info 28 /INPUT 1 "cont_r"
    .port_info 29 /INPUT 1 "clk"
P_0x7fb2d6000000 .param/l "ARG0" 0 8 55, +C4<00000000000000000000000000001000>;
P_0x7fb2d6000040 .param/l "ARG1" 0 8 55, +C4<00000000000000000000000000001001>;
P_0x7fb2d6000080 .param/l "ARG2" 0 8 55, +C4<00000000000000000000000000001100>;
P_0x7fb2d60000c0 .param/l "BREAK" 0 8 54, C4<1001>;
P_0x7fb2d6000100 .param/l "DECODE" 0 8 54, C4<0011>;
P_0x7fb2d6000140 .param/l "DECODEM" 0 8 54, C4<0100>;
P_0x7fb2d6000180 .param/l "EXEC" 0 8 54, C4<0111>;
P_0x7fb2d60001c0 .param/l "EXECM" 0 8 54, C4<1000>;
P_0x7fb2d6000200 .param/l "FETCH" 0 8 54, C4<0001>;
P_0x7fb2d6000240 .param/l "FETCHM" 0 8 54, C4<0010>;
P_0x7fb2d6000280 .param/l "IMM10" 0 8 56, +C4<00000000000000000000000000000001>;
P_0x7fb2d60002c0 .param/l "IMM13" 0 8 56, +C4<00000000000000000000000000000010>;
P_0x7fb2d6000300 .param/l "IMM4" 0 8 56, +C4<00000000000000000000000000000101>;
P_0x7fb2d6000340 .param/l "IMM7" 0 8 56, +C4<00000000000000000000000000000000>;
P_0x7fb2d6000380 .param/l "IMM7U" 0 8 56, +C4<00000000000000000000000000000100>;
P_0x7fb2d60003c0 .param/l "IMMIR" 0 8 56, +C4<00000000000000000000000000000011>;
P_0x7fb2d6000400 .param/l "READ" 0 8 54, C4<0101>;
P_0x7fb2d6000440 .param/l "READM" 0 8 54, C4<0110>;
P_0x7fb2d6000480 .param/l "TGT" 0 8 55, +C4<00000000000000000000000000001010>;
P_0x7fb2d60004c0 .param/l "TGT2" 0 8 55, +C4<00000000000000000000000000001011>;
L_0x7fb2d4fb1c90 .functor NOT 1, L_0x7fb2d4fb22d0, C4<0>, C4<0>, C4<0>;
L_0x7fb2d4fb2760 .functor AND 1, L_0x7fb2d4fb2170, L_0x7fb2d4fb27d0, C4<1>, C4<1>;
L_0x7fb2d4fb2660 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb29c0, C4<1>, C4<1>;
L_0x7fb2d4fb2a60 .functor AND 1, L_0x7fb2d4fb2170, L_0x7fb2d4fb2ad0, C4<1>, C4<1>;
L_0x7fb2d4fb28b0 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb2cd0, C4<1>, C4<1>;
L_0x7fb2d4fb2d70 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb2ea0, C4<1>, C4<1>;
L_0x7fb2d4fb2bb0 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb3070, C4<1>, C4<1>;
L_0x7fb2d4fb3150 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb3200, C4<1>, C4<1>;
L_0x7fb2d4fb2f40 .functor AND 1, L_0x7fb2d4fb1c90, L_0x7fb2d4fb3420, C4<1>, C4<1>;
v0x7fb2d4f9e150_0 .net "ALUfunc", 2 0, L_0x7fb2d4fb2030;  alias, 1 drivers
v0x7fb2d4f9e200_0 .net "BE", 0 0, L_0x7fb2d4fb34c0;  alias, 1 drivers
v0x7fb2d4f9e290_0 .net "COND_CHK", 0 0, L_0x7fb2d4fb1b70;  alias, 1 drivers
v0x7fb2d4f9e340_0 .net "DECR_SP", 0 0, L_0x7fb2d4fb3150;  alias, 1 drivers
v0x7fb2d4f9e3d0_0 .var "HLT", 0 0;
v0x7fb2d4f9e4b0_0 .net "INCR_PC", 0 0, L_0x7fb2d4fb2bb0;  alias, 1 drivers
v0x7fb2d4f9e550_0 .net "INCR_SP", 0 0, L_0x7fb2d4fb2f40;  alias, 1 drivers
v0x7fb2d4f9e5f0_0 .net "IR_LOAD", 0 0, L_0x7fb2d4fb2660;  alias, 1 drivers
v0x7fb2d4f9e680_0 .var "IRimm", 15 0;
v0x7fb2d4f9e7a0_0 .net "MAR_LOAD", 0 0, L_0x7fb2d4fb2760;  alias, 1 drivers
v0x7fb2d4f9e840_0 .net "MDRS", 1 0, L_0x7fb2d4fb18f0;  alias, 1 drivers
v0x7fb2d4f9e8f0_0 .net "MDR_LOAD", 0 0, L_0x7fb2d4fb2a60;  alias, 1 drivers
v0x7fb2d4f9e9a0_0 .net "OP0S", 1 0, L_0x7fb2d4fb1990;  alias, 1 drivers
v0x7fb2d4f9ea30_0 .net "OP1S", 1 0, L_0x7fb2d4fb1d20;  alias, 1 drivers
v0x7fb2d4f9eac0_0 .net "RAM_LOAD", 0 0, L_0x7fb2d4fb2d70;  alias, 1 drivers
v0x7fb2d4f9eb50_0 .var "RE", 0 0;
v0x7fb2d4f9ebf0_0 .var "REGR0S", 2 0;
v0x7fb2d4f9eda0_0 .var "REGR1S", 2 0;
v0x7fb2d4f9ee50_0 .var "REGWS", 2 0;
v0x7fb2d4f9ef00_0 .net "REG_LOAD", 0 0, L_0x7fb2d4fb28b0;  alias, 1 drivers
v0x7fb2d4f9efa0_0 .net "RETI", 0 0, L_0x7fb2d4fb1f60;  alias, 1 drivers
v0x7fb2d4f9f040_0 .var "ROMaddr", 7 0;
v0x7fb2d4f9f100_0 .net "ROMread", 47 0, L_0x7fb2d4fb09e0;  1 drivers
v0x7fb2d4f9f190_0 .net "SYSCALL", 0 0, L_0x7fb2d4fb1e00;  alias, 1 drivers
v0x7fb2d4f9f220_0 .net *"_s0", 2 0, L_0x7fb2d4fb05e0;  1 drivers
v0x7fb2d4f9f2b0_0 .net *"_s29", 3 0, L_0x7fb2d4fb1440;  1 drivers
L_0x103c74248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4f9f340_0 .net *"_s3", 0 0, L_0x103c74248;  1 drivers
v0x7fb2d4f9f3d0_0 .net *"_s41", 2 0, L_0x7fb2d4fb1a30;  1 drivers
L_0x103c742d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4f9f480_0 .net *"_s45", 0 0, L_0x103c742d8;  1 drivers
v0x7fb2d4f9f530_0 .net *"_s68", 0 0, L_0x7fb2d4fb22d0;  1 drivers
v0x7fb2d4f9f5e0_0 .net *"_s71", 0 0, L_0x7fb2d4fb27d0;  1 drivers
v0x7fb2d4f9f690_0 .net *"_s74", 0 0, L_0x7fb2d4fb29c0;  1 drivers
v0x7fb2d4f9f740_0 .net *"_s77", 0 0, L_0x7fb2d4fb2ad0;  1 drivers
v0x7fb2d4f9eca0_0 .net *"_s80", 0 0, L_0x7fb2d4fb2cd0;  1 drivers
v0x7fb2d4f9f9d0_0 .net *"_s83", 0 0, L_0x7fb2d4fb2ea0;  1 drivers
v0x7fb2d4f9fa60_0 .net *"_s86", 0 0, L_0x7fb2d4fb3070;  1 drivers
v0x7fb2d4f9fb00_0 .net *"_s89", 0 0, L_0x7fb2d4fb3200;  1 drivers
v0x7fb2d4f9fbb0_0 .net *"_s92", 0 0, L_0x7fb2d4fb3420;  1 drivers
v0x7fb2d4f9fc60_0 .net "arg0", 2 0, L_0x7fb2d4fb10f0;  1 drivers
v0x7fb2d4f9fd10_0 .net "arg1", 2 0, L_0x7fb2d4fb1190;  1 drivers
v0x7fb2d4f9fdc0_0 .net "arg2", 2 0, L_0x7fb2d4fb14e0;  1 drivers
v0x7fb2d4f9fe70_0 .net "brk", 0 0, L_0x7fb2d4fb23c0;  1 drivers
v0x7fb2d4f9ff10_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4f9ffa0_0 .net "codetype", 0 0, L_0x7fb2d4fb0ad0;  1 drivers
v0x7fb2d4fa0040_0 .var "cond", 2 0;
v0x7fb2d4fa00f0_0 .net "condtype", 1 0, L_0x7fb2d4fb1ec0;  1 drivers
v0x7fb2d4fa01a0_0 .net "cont_r", 0 0, v0x7fb2d4fae2e0_0;  alias, 1 drivers
v0x7fb2d4fa0240_0 .net "fault_r", 0 0, v0x7fb2d4fa1640_0;  alias, 1 drivers
v0x7fb2d4fa02e0_0 .net "imm10", 9 0, L_0x7fb2d4fb0dd0;  1 drivers
v0x7fb2d4fa0390_0 .net "imm13", 12 0, L_0x7fb2d4fb0eb0;  1 drivers
v0x7fb2d4fa0440_0 .net "imm4", 3 0, L_0x7fb2d4fb1050;  1 drivers
v0x7fb2d4fa04f0_0 .net "imm7", 6 0, L_0x7fb2d4fb0d30;  1 drivers
v0x7fb2d4fa05a0_0 .var "immir", 15 0;
v0x7fb2d4fa0650_0 .net "imms", 3 0, L_0x7fb2d4fb1ad0;  1 drivers
v0x7fb2d4fa0700_0 .net "instr", 15 0, v0x7fb2d4f9b370_0;  alias, 1 drivers
v0x7fb2d4fa07c0_0 .net "irq_r", 0 0, v0x7fb2d4fa16d0_0;  alias, 1 drivers
v0x7fb2d4fa0850_0 .net "loadneg", 0 0, L_0x7fb2d4fb1c90;  1 drivers
v0x7fb2d4fa08f0_0 .net "loadpos", 0 0, L_0x7fb2d4fb2170;  1 drivers
v0x7fb2d4fa0990_0 .net "next_state", 3 0, L_0x7fb2d4fb0740;  1 drivers
v0x7fb2d4fa0a40_0 .var "opcode", 5 0;
v0x7fb2d4fa0af0_0 .net "opcodelong", 5 0, L_0x7fb2d4fb0b70;  1 drivers
v0x7fb2d4fa0ba0_0 .net "opcodeshort", 1 0, L_0x7fb2d4fb0c90;  1 drivers
v0x7fb2d4fa0c50_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
v0x7fb2d4fa0ce0_0 .net "skipstate", 1 0, L_0x7fb2d4fb20d0;  1 drivers
v0x7fb2d4fa0d90_0 .var "state", 3 0;
v0x7fb2d4f9f7f0_0 .net "tgt", 2 0, L_0x7fb2d4fb1290;  1 drivers
v0x7fb2d4f9f8a0_0 .net "tgt2", 1 0, L_0x7fb2d4fb1330;  1 drivers
v0x7fb2d4fa0e20_0 .net "xregr0s", 3 0, L_0x7fb2d4fb1600;  1 drivers
v0x7fb2d4fa0eb0_0 .net "xregr1s", 3 0, L_0x7fb2d4fb16a0;  1 drivers
v0x7fb2d4fa0f40_0 .net "xregws", 3 0, L_0x7fb2d4fb1850;  1 drivers
E_0x7fb2d4f9d680/0 .event edge, v0x7fb2d4f9ffa0_0, v0x7fb2d4fa0ba0_0, v0x7fb2d4fa0af0_0, v0x7fb2d4fa0a40_0;
E_0x7fb2d4f9d680/1 .event edge, v0x7fb2d4f9ef00_0, v0x7fb2d4fa0d90_0, v0x7fb2d4fa0e20_0, v0x7fb2d4f9fc60_0;
E_0x7fb2d4f9d680/2 .event edge, v0x7fb2d4f9fd10_0, v0x7fb2d4f9f7f0_0, v0x7fb2d4f9f8a0_0, v0x7fb2d4f9fdc0_0;
E_0x7fb2d4f9d680/3 .event edge, v0x7fb2d4fa0eb0_0, v0x7fb2d4fa0f40_0, v0x7fb2d4fa0650_0, v0x7fb2d4fa04f0_0;
E_0x7fb2d4f9d680/4 .event edge, v0x7fb2d4fa02e0_0, v0x7fb2d4fa0390_0, v0x7fb2d4fa05a0_0, v0x7fb2d4fa0440_0;
E_0x7fb2d4f9d680/5 .event edge, v0x7fb2d4fa00f0_0;
E_0x7fb2d4f9d680 .event/or E_0x7fb2d4f9d680/0, E_0x7fb2d4f9d680/1, E_0x7fb2d4f9d680/2, E_0x7fb2d4f9d680/3, E_0x7fb2d4f9d680/4, E_0x7fb2d4f9d680/5;
L_0x7fb2d4fb05e0 .concat [ 2 1 0 0], L_0x7fb2d4fb20d0, L_0x103c74248;
L_0x7fb2d4fb0740 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fb2d4fa0d90_0, L_0x7fb2d4fb05e0 (v0x7fb2d4f9da70_0, v0x7fb2d4f9d9d0_0) v0x7fb2d4f9d910_0 S_0x7fb2d4f9d760;
L_0x7fb2d4fb0ad0 .part v0x7fb2d4f9b370_0, 15, 1;
L_0x7fb2d4fb0b70 .part v0x7fb2d4f9b370_0, 9, 6;
L_0x7fb2d4fb0c90 .part v0x7fb2d4f9b370_0, 13, 2;
L_0x7fb2d4fb0d30 .part v0x7fb2d4f9b370_0, 2, 7;
L_0x7fb2d4fb0dd0 .part v0x7fb2d4f9b370_0, 3, 10;
L_0x7fb2d4fb0eb0 .part v0x7fb2d4f9b370_0, 0, 13;
L_0x7fb2d4fb1050 .part v0x7fb2d4f9b370_0, 5, 4;
L_0x7fb2d4fb10f0 .part v0x7fb2d4f9b370_0, 6, 3;
L_0x7fb2d4fb1190 .part v0x7fb2d4f9b370_0, 3, 3;
L_0x7fb2d4fb1290 .part v0x7fb2d4f9b370_0, 0, 3;
L_0x7fb2d4fb1330 .part v0x7fb2d4f9b370_0, 0, 2;
L_0x7fb2d4fb1440 .part v0x7fb2d4f9b370_0, 2, 4;
L_0x7fb2d4fb14e0 .part L_0x7fb2d4fb1440, 0, 3;
L_0x7fb2d4fb1600 .part L_0x7fb2d4fb09e0, 36, 4;
L_0x7fb2d4fb16a0 .part L_0x7fb2d4fb09e0, 32, 4;
L_0x7fb2d4fb1850 .part L_0x7fb2d4fb09e0, 28, 4;
L_0x7fb2d4fb18f0 .part L_0x7fb2d4fb09e0, 26, 2;
L_0x7fb2d4fb1a30 .part L_0x7fb2d4fb09e0, 23, 3;
L_0x7fb2d4fb1ad0 .concat [ 3 1 0 0], L_0x7fb2d4fb1a30, L_0x103c742d8;
L_0x7fb2d4fb1990 .part L_0x7fb2d4fb09e0, 21, 2;
L_0x7fb2d4fb1d20 .part L_0x7fb2d4fb09e0, 19, 2;
L_0x7fb2d4fb1ec0 .part L_0x7fb2d4fb09e0, 17, 2;
L_0x7fb2d4fb1b70 .part L_0x7fb2d4fb09e0, 16, 1;
L_0x7fb2d4fb2030 .part L_0x7fb2d4fb09e0, 13, 3;
L_0x7fb2d4fb20d0 .part L_0x7fb2d4fb09e0, 11, 2;
L_0x7fb2d4fb1e00 .part L_0x7fb2d4fb09e0, 9, 1;
L_0x7fb2d4fb1f60 .part L_0x7fb2d4fb09e0, 8, 1;
L_0x7fb2d4fb23c0 .part L_0x7fb2d4fb09e0, 6, 1;
L_0x7fb2d4fb2170 .part v0x7fb2d4fa0d90_0, 0, 1;
L_0x7fb2d4fb22d0 .part v0x7fb2d4fa0d90_0, 0, 1;
L_0x7fb2d4fb27d0 .part L_0x7fb2d4fb09e0, 47, 1;
L_0x7fb2d4fb29c0 .part L_0x7fb2d4fb09e0, 46, 1;
L_0x7fb2d4fb2ad0 .part L_0x7fb2d4fb09e0, 45, 1;
L_0x7fb2d4fb2cd0 .part L_0x7fb2d4fb09e0, 44, 1;
L_0x7fb2d4fb2ea0 .part L_0x7fb2d4fb09e0, 43, 1;
L_0x7fb2d4fb3070 .part L_0x7fb2d4fb09e0, 42, 1;
L_0x7fb2d4fb3200 .part L_0x7fb2d4fb09e0, 41, 1;
L_0x7fb2d4fb3420 .part L_0x7fb2d4fb09e0, 10, 1;
L_0x7fb2d4fb34c0 .part L_0x7fb2d4fb09e0, 40, 1;
S_0x7fb2d4f9d760 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7fb2d4f9c9b0;
 .timescale 0 0;
v0x7fb2d4f9d910_0 .var "fsm_function", 3 0;
v0x7fb2d4f9d9d0_0 .var "skipstate", 2 0;
v0x7fb2d4f9da70_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fb2d4f9da70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fb2d4f9d9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7fb2d4f9d9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7fb2d4f9d9d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
T_0.15 ;
T_0.14 ;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fb2d4f9fe70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x7fb2d4fa07c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
T_0.20 ;
T_0.18 ;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fb2d4f9d910_0, 0, 4;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
S_0x7fb2d4f9db00 .scope module, "micro" "rom" 8 100, 9 7 0, S_0x7fb2d4f9c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 48 "data"
L_0x7fb2d4fb09e0 .functor BUFZ 48, L_0x7fb2d4fb07e0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7fb2d4f9dcb0_0 .net *"_s0", 47 0, L_0x7fb2d4fb07e0;  1 drivers
v0x7fb2d4f9dd70_0 .net *"_s2", 8 0, L_0x7fb2d4fb0880;  1 drivers
L_0x103c74290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4f9de20_0 .net *"_s5", 0 0, L_0x103c74290;  1 drivers
v0x7fb2d4f9dee0_0 .net "address", 7 0, v0x7fb2d4f9f040_0;  1 drivers
v0x7fb2d4f9df90_0 .net "data", 47 0, L_0x7fb2d4fb09e0;  alias, 1 drivers
v0x7fb2d4f9e080 .array "mem", 191 0, 47 0;
L_0x7fb2d4fb07e0 .array/port v0x7fb2d4f9e080, L_0x7fb2d4fb0880;
L_0x7fb2d4fb0880 .concat [ 8 1 0 0], v0x7fb2d4f9f040_0, L_0x103c74290;
S_0x7fb2d4fa1280 .scope module, "irq_encoder" "irq_encoder" 4 73, 10 3 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7fb2d4fa1480_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fa15a0_0 .net "deassert", 0 0, v0x7fb2d4fa48a0_0;  1 drivers
v0x7fb2d4fa1640_0 .var "fault", 0 0;
v0x7fb2d4fa16d0_0 .var "irq", 0 0;
v0x7fb2d4fa1780_0 .net "page_fault", 0 0, v0x7fb2d4fae370_0;  alias, 1 drivers
o0x103c43a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fa1850_0 .net "prot_fault", 0 0, o0x103c43a78;  0 drivers
v0x7fb2d4fa18e0_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
o0x103c43aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fa19f0_0 .net "timer_irq", 0 0, o0x103c43aa8;  0 drivers
v0x7fb2d4fa1a80_0 .var "trapnr", 3 0;
v0x7fb2d4fa1b90_0 .net "uart_irq", 0 0, v0x7fb2d4fae400_0;  alias, 1 drivers
S_0x7fb2d4fa1ce0 .scope module, "sCRreg" "controlreg" 4 136, 11 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "init"
    .port_info 3 /INPUT 8 "we_mask"
    .port_info 4 /INPUT 8 "in"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /INPUT 1 "ce"
v0x7fb2d4fa1ef0_0 .net "ce", 0 0, L_0x7fb2d4fb3aa0;  alias, 1 drivers
v0x7fb2d4fa1fa0_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fa2040_0 .net "in", 7 0, v0x7fb2d4fa2d80_0;  1 drivers
L_0x103c743f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa20f0_0 .net "init", 7 0, L_0x103c743f8;  1 drivers
v0x7fb2d4fa21a0_0 .var "out", 7 0;
v0x7fb2d4fa2290_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
v0x7fb2d4fa2320_0 .net "we_mask", 7 0, v0x7fb2d4fa2e70_0;  1 drivers
S_0x7fb2d4fa2480 .scope module, "uCRreg" "controlreg" 4 126, 11 1 0, S_0x7fb2d4f51ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "init"
    .port_info 3 /INPUT 8 "we_mask"
    .port_info 4 /INPUT 8 "in"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /INPUT 1 "ce"
v0x7fb2d4fa26e0_0 .net "ce", 0 0, L_0x7fb2d4fb39b0;  alias, 1 drivers
v0x7fb2d4fa2770_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fa2810_0 .net "in", 7 0, v0x7fb2d4fa2d80_0;  alias, 1 drivers
L_0x103c743b0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa28e0_0 .net "init", 7 0, L_0x103c743b0;  1 drivers
v0x7fb2d4fa2970_0 .var "out", 7 0;
v0x7fb2d4fa2a60_0 .net "reset", 0 0, v0x7fb2d4fae490_0;  alias, 1 drivers
v0x7fb2d4fa2af0_0 .net "we_mask", 7 0, v0x7fb2d4fa2e70_0;  alias, 1 drivers
S_0x7fb2d4fa67d0 .scope module, "mem_io" "memory_io" 3 20, 12 3 0, S_0x7fb2d4f48ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
    .port_info 17 /OUTPUT 1 "HEXwe"
P_0x7fb2d4fa6990 .param/l "HEXbase" 0 12 50, C4<1111111110000000>;
P_0x7fb2d4fa69d0 .param/l "Sbase" 0 12 50, C4<1111111110010000>;
L_0x7fb2d4fae630 .functor BUFZ 16, v0x7fb2d4fa8dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb2d4fa6d30_0 .net "CPUaddr", 15 0, L_0x7fb2d4fb3f60;  alias, 1 drivers
v0x7fb2d4fa6df0_0 .net "CPUread", 15 0, L_0x7fb2d4fb00e0;  alias, 1 drivers
v0x7fb2d4fa6e80_0 .net "CPUwrite", 15 0, L_0x7fb2d4fb3dc0;  alias, 1 drivers
v0x7fb2d4fa6f30_0 .var "HEXwe", 0 0;
v0x7fb2d4fa6fc0_0 .net "RAMaddr", 15 0, L_0x7fb2d4faf560;  alias, 1 drivers
v0x7fb2d4fa70b0_0 .var "RAMbe", 1 0;
v0x7fb2d4fa7160_0 .net "RAMread", 15 0, L_0x7fb2d4fb4370;  alias, 1 drivers
v0x7fb2d4fa7210_0 .var "RAMwe", 0 0;
v0x7fb2d4fa72b0_0 .net "RAMwrite", 15 0, L_0x7fb2d4fae630;  alias, 1 drivers
v0x7fb2d4fa73c0_0 .net "UARTaddr", 2 0, L_0x7fb2d4fafb80;  alias, 1 drivers
v0x7fb2d4fa7470_0 .var "UARTce", 0 0;
v0x7fb2d4fa7510_0 .var "UARTre", 0 0;
v0x7fb2d4fa75b0_0 .net "UARTread", 7 0, v0x7fb2d4fac600_0;  alias, 1 drivers
v0x7fb2d4fa7660_0 .var "UARTwe", 0 0;
v0x7fb2d4fa7700_0 .net "UARTwrite", 7 0, L_0x7fb2d4fae6a0;  alias, 1 drivers
v0x7fb2d4fa77b0_0 .net *"_s11", 0 0, L_0x7fb2d4fae7e0;  1 drivers
v0x7fb2d4fa7860_0 .net *"_s15", 0 0, L_0x7fb2d4fae900;  1 drivers
v0x7fb2d4fa79f0_0 .net *"_s19", 0 0, L_0x7fb2d4fae9a0;  1 drivers
v0x7fb2d4fa7a80_0 .net *"_s23", 0 0, L_0x7fb2d4faea70;  1 drivers
v0x7fb2d4fa7b30_0 .net *"_s27", 0 0, L_0x7fb2d4faeb10;  1 drivers
v0x7fb2d4fa7be0_0 .net *"_s31", 0 0, L_0x7fb2d4faecf0;  1 drivers
v0x7fb2d4fa7c90_0 .net *"_s35", 0 0, L_0x7fb2d4faed90;  1 drivers
v0x7fb2d4fa7d40_0 .net *"_s39", 0 0, L_0x7fb2d4faee30;  1 drivers
v0x7fb2d4fa7df0_0 .net *"_s43", 0 0, L_0x7fb2d4faeef0;  1 drivers
v0x7fb2d4fa7ea0_0 .net *"_s47", 0 0, L_0x7fb2d4faef90;  1 drivers
v0x7fb2d4fa7f50_0 .net *"_s51", 0 0, L_0x7fb2d4faf030;  1 drivers
v0x7fb2d4fa8000_0 .net *"_s55", 0 0, L_0x7fb2d4faf160;  1 drivers
v0x7fb2d4fa80b0_0 .net *"_s59", 0 0, L_0x7fb2d4faf220;  1 drivers
v0x7fb2d4fa8160_0 .net *"_s63", 0 0, L_0x7fb2d4faf4c0;  1 drivers
L_0x103c74008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa8210_0 .net/2s *"_s67", 0 0, L_0x103c74008;  1 drivers
v0x7fb2d4fa82c0_0 .net *"_s7", 0 0, L_0x7fb2d4fae740;  1 drivers
v0x7fb2d4fa8370_0 .net *"_s72", 0 0, L_0x7fb2d4faf9a0;  1 drivers
v0x7fb2d4fa8420_0 .net *"_s76", 0 0, L_0x7fb2d4fafa40;  1 drivers
v0x7fb2d4fa7910_0 .net *"_s81", 0 0, L_0x7fb2d4fafc20;  1 drivers
L_0x103c74050 .functor BUFT 1, C4<1111111110000000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa86b0_0 .net/2u *"_s82", 15 0, L_0x103c74050;  1 drivers
v0x7fb2d4fa8740_0 .net *"_s84", 0 0, L_0x7fb2d4fafae0;  1 drivers
L_0x103c74098 .functor BUFT 1, C4<1111111110010000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa87d0_0 .net/2u *"_s86", 15 0, L_0x103c74098;  1 drivers
v0x7fb2d4fa8880_0 .net *"_s88", 0 0, L_0x7fb2d4fafd70;  1 drivers
v0x7fb2d4fa8920_0 .net *"_s90", 15 0, L_0x7fb2d4fafed0;  1 drivers
L_0x103c740e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa89d0_0 .net *"_s93", 7 0, L_0x103c740e0;  1 drivers
L_0x103c74128 .functor BUFT 1, C4<1100101011111110>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fa8a80_0 .net/2u *"_s94", 15 0, L_0x103c74128;  1 drivers
v0x7fb2d4fa8b30_0 .net *"_s96", 15 0, L_0x7fb2d4faff70;  1 drivers
v0x7fb2d4fa8be0_0 .net "be", 0 0, L_0x7fb2d4fb34c0;  alias, 1 drivers
v0x7fb2d4fa8cb0_0 .var "data", 15 0;
v0x7fb2d4fa8d40_0 .net "re", 0 0, v0x7fb2d4f9eb50_0;  alias, 1 drivers
v0x7fb2d4fa8dd0_0 .var "wdata", 15 0;
v0x7fb2d4fa8e60_0 .net "we", 0 0, L_0x7fb2d4fb3eb0;  alias, 1 drivers
E_0x7fb2d4fa6cd0/0 .event edge, v0x7fb2d4fa6620_0, v0x7fb2d4fa3a10_0, v0x7fb2d4f9eb50_0, v0x7fb2d4fa3ac0_0;
E_0x7fb2d4fa6cd0/1 .event edge, v0x7fb2d4f9e200_0, v0x7fb2d4fa7160_0;
E_0x7fb2d4fa6cd0 .event/or E_0x7fb2d4fa6cd0/0, E_0x7fb2d4fa6cd0/1;
L_0x7fb2d4fae6a0 .part L_0x7fb2d4fb3dc0, 0, 8;
L_0x7fb2d4fae740 .part L_0x7fb2d4fb3f60, 1, 1;
L_0x7fb2d4fae7e0 .part L_0x7fb2d4fb3f60, 2, 1;
L_0x7fb2d4fae900 .part L_0x7fb2d4fb3f60, 3, 1;
L_0x7fb2d4fae9a0 .part L_0x7fb2d4fb3f60, 4, 1;
L_0x7fb2d4faea70 .part L_0x7fb2d4fb3f60, 5, 1;
L_0x7fb2d4faeb10 .part L_0x7fb2d4fb3f60, 6, 1;
L_0x7fb2d4faecf0 .part L_0x7fb2d4fb3f60, 7, 1;
L_0x7fb2d4faed90 .part L_0x7fb2d4fb3f60, 8, 1;
L_0x7fb2d4faee30 .part L_0x7fb2d4fb3f60, 9, 1;
L_0x7fb2d4faeef0 .part L_0x7fb2d4fb3f60, 10, 1;
L_0x7fb2d4faef90 .part L_0x7fb2d4fb3f60, 11, 1;
L_0x7fb2d4faf030 .part L_0x7fb2d4fb3f60, 12, 1;
L_0x7fb2d4faf160 .part L_0x7fb2d4fb3f60, 13, 1;
L_0x7fb2d4faf220 .part L_0x7fb2d4fb3f60, 14, 1;
L_0x7fb2d4faf4c0 .part L_0x7fb2d4fb3f60, 15, 1;
LS_0x7fb2d4faf560_0_0 .concat8 [ 1 1 1 1], L_0x7fb2d4fae740, L_0x7fb2d4fae7e0, L_0x7fb2d4fae900, L_0x7fb2d4fae9a0;
LS_0x7fb2d4faf560_0_4 .concat8 [ 1 1 1 1], L_0x7fb2d4faea70, L_0x7fb2d4faeb10, L_0x7fb2d4faecf0, L_0x7fb2d4faed90;
LS_0x7fb2d4faf560_0_8 .concat8 [ 1 1 1 1], L_0x7fb2d4faee30, L_0x7fb2d4faeef0, L_0x7fb2d4faef90, L_0x7fb2d4faf030;
LS_0x7fb2d4faf560_0_12 .concat8 [ 1 1 1 1], L_0x7fb2d4faf160, L_0x7fb2d4faf220, L_0x7fb2d4faf4c0, L_0x103c74008;
L_0x7fb2d4faf560 .concat8 [ 4 4 4 4], LS_0x7fb2d4faf560_0_0, LS_0x7fb2d4faf560_0_4, LS_0x7fb2d4faf560_0_8, LS_0x7fb2d4faf560_0_12;
L_0x7fb2d4faf9a0 .part L_0x7fb2d4fb3f60, 0, 1;
L_0x7fb2d4fafa40 .part L_0x7fb2d4fb3f60, 1, 1;
L_0x7fb2d4fafb80 .concat8 [ 1 1 1 0], L_0x7fb2d4faf9a0, L_0x7fb2d4fafa40, L_0x7fb2d4fafc20;
L_0x7fb2d4fafc20 .part L_0x7fb2d4fb3f60, 2, 1;
L_0x7fb2d4fafae0 .cmp/gt 16, L_0x103c74050, L_0x7fb2d4fb3f60;
L_0x7fb2d4fafd70 .cmp/ge 16, L_0x7fb2d4fb3f60, L_0x103c74098;
L_0x7fb2d4fafed0 .concat [ 8 8 0 0], v0x7fb2d4fac600_0, L_0x103c740e0;
L_0x7fb2d4faff70 .functor MUXZ 16, L_0x103c74128, L_0x7fb2d4fafed0, L_0x7fb2d4fafd70, C4<>;
L_0x7fb2d4fb00e0 .functor MUXZ 16, L_0x7fb2d4faff70, v0x7fb2d4fa8cb0_0, L_0x7fb2d4fafae0, C4<>;
S_0x7fb2d4fa9070 .scope module, "ram" "ram" 3 55, 13 1 0, S_0x7fb2d4f48ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fb2d4fb4370 .functor BUFZ 16, v0x7fb2d4fa9770_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb2d4fa92d0_0 .net "address", 15 0, L_0x7fb2d4faf560;  alias, 1 drivers
v0x7fb2d4fa9360_0 .net "be", 1 0, v0x7fb2d4fa70b0_0;  alias, 1 drivers
v0x7fb2d4fa93f0_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fa95a0_0 .net "data_in", 15 0, L_0x7fb2d4fae630;  alias, 1 drivers
v0x7fb2d4fa9650_0 .net "data_out", 15 0, L_0x7fb2d4fb4370;  alias, 1 drivers
v0x7fb2d4fa96e0 .array "memory", 2048 0, 15 0;
v0x7fb2d4fa9770_0 .var "temp", 15 0;
v0x7fb2d4fa9800_0 .net "we", 0 0, v0x7fb2d4fa7210_0;  alias, 1 drivers
S_0x7fb2d4fa98f0 .scope module, "uart" "t16450" 3 72, 14 26 0, S_0x7fb2d4f48ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fb2d4faa5a0_0 .var "Bit_Phase", 3 0;
v0x7fb2d4faa660_0 .var "Brk_Cnt", 3 0;
v0x7fb2d4faa710_0 .var "DLL", 7 0;
v0x7fb2d4faa7d0_0 .var "DLM", 7 0;
v0x7fb2d4faa880_0 .var "DM0", 7 0;
v0x7fb2d4faa970_0 .var "DM1", 7 0;
v0x7fb2d4faaa20_0 .var "IER", 7 0;
v0x7fb2d4faaad0_0 .var "IIR", 7 0;
v0x7fb2d4faab80_0 .var "LCR", 7 0;
v0x7fb2d4faac90_0 .var "LSR", 7 0;
v0x7fb2d4faad40_0 .var "MCR", 7 0;
v0x7fb2d4faadf0_0 .var "MSR", 7 0;
v0x7fb2d4faaea0_0 .var "MSR_In", 3 0;
v0x7fb2d4faaf50_0 .var "RBR", 7 0;
v0x7fb2d4fab000_0 .var "RXD", 0 0;
v0x7fb2d4fab0a0_0 .var "RX_Bit_Cnt", 3 0;
v0x7fb2d4fab150_0 .var "RX_Filtered", 0 0;
v0x7fb2d4fab2e0_0 .var "RX_Parity", 0 0;
v0x7fb2d4fab370_0 .var "RX_ShiftReg", 7 0;
v0x7fb2d4fab400_0 .var "SCR", 7 0;
v0x7fb2d4fab4b0_0 .var "THR", 7 0;
v0x7fb2d4fab560_0 .var "TXD", 0 0;
v0x7fb2d4fab600_0 .var "TX_Bit_Cnt", 3 0;
v0x7fb2d4fab6b0_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fb2d4fab750_0 .var "TX_Parity", 0 0;
v0x7fb2d4fab7f0_0 .var "TX_ShiftReg", 7 0;
v0x7fb2d4fab8a0_0 .var "TX_Stop_Bit", 0 0;
v0x7fb2d4fab940_0 .var "TX_Tick", 0 0;
v0x7fb2d4fab9e0_0 .var/2u *"_s10", 2 0; Local signal
v0x7fb2d4faba90_0 .var/2u *"_s11", 2 0; Local signal
v0x7fb2d4fabb40_0 .var/2u *"_s6", 4 0; Local signal
v0x7fb2d4fabbf0_0 .var/2u *"_s7", 2 0; Local signal
v0x7fb2d4fabca0_0 .var/2u *"_s8", 2 0; Local signal
v0x7fb2d4fab200_0 .var/2u *"_s9", 2 0; Local signal
v0x7fb2d4fabf30_0 .net "addr", 2 0, L_0x7fb2d4fafb80;  alias, 1 drivers
v0x7fb2d4fabfc0_0 .var "baudout", 0 0;
v0x7fb2d4fac050_0 .net "clk", 0 0, v0x7fb2d4fae250_0;  alias, 1 drivers
v0x7fb2d4fac0e0_0 .net "cs_n", 0 0, v0x7fb2d4fad4e0_0;  1 drivers
o0x103c45e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fac170_0 .net "cts_n", 0 0, o0x103c45e78;  0 drivers
o0x103c45ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fac200_0 .net "dcd_n", 0 0, o0x103c45ea8;  0 drivers
o0x103c45ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fac290_0 .net "dsr_n", 0 0, o0x103c45ed8;  0 drivers
v0x7fb2d4fac320_0 .var "dtr_n", 0 0;
v0x7fb2d4fac3b0_0 .var "intr", 0 0;
v0x7fb2d4fac440_0 .var "out1_n", 0 0;
v0x7fb2d4fac4d0_0 .var "out2_n", 0 0;
L_0x103c74440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb2d4fac560_0 .net "rclk", 0 0, L_0x103c74440;  1 drivers
v0x7fb2d4fac600_0 .var "rd_data", 7 0;
v0x7fb2d4fac6c0_0 .net "rd_n", 0 0, L_0x7fb2d4fb4540;  alias, 1 drivers
v0x7fb2d4fac750_0 .net "reset_n", 0 0, L_0x7fb2d4fb43e0;  alias, 1 drivers
o0x103c46058 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2d4fac7f0_0 .net "ri_n", 0 0, o0x103c46058;  0 drivers
v0x7fb2d4fac890_0 .var "rts_n", 0 0;
v0x7fb2d4fac930_0 .net "sin", 0 0, v0x7fb2d4fae560_0;  alias, 1 drivers
v0x7fb2d4fac9d0_0 .var "sout", 0 0;
v0x7fb2d4faca70_0 .net "wr_data", 7 0, L_0x7fb2d4fae6a0;  alias, 1 drivers
v0x7fb2d4facb30_0 .net "wr_n", 0 0, L_0x7fb2d4fb4450;  alias, 1 drivers
E_0x7fb2d4fa6a90 .event edge, v0x7fb2d4faaa20_0, v0x7fb2d4faac90_0, v0x7fb2d4faad40_0, v0x7fb2d4faadf0_0;
E_0x7fb2d4fa9d80/0 .event edge, v0x7fb2d4faad40_0, v0x7fb2d4fab560_0, v0x7fb2d4faab80_0, v0x7fb2d4fac930_0;
E_0x7fb2d4fa9d80/1 .event edge, v0x7fb2d4faaad0_0, v0x7fb2d4faa710_0, v0x7fb2d4faa7d0_0, v0x7fb2d4faaf50_0;
E_0x7fb2d4fa9d80/2 .event edge, v0x7fb2d4faaa20_0, v0x7fb2d4fa73c0_0, v0x7fb2d4faa880_0, v0x7fb2d4faa970_0;
E_0x7fb2d4fa9d80/3 .event edge, v0x7fb2d4faac90_0, v0x7fb2d4faadf0_0, v0x7fb2d4fab400_0;
E_0x7fb2d4fa9d80 .event/or E_0x7fb2d4fa9d80/0, E_0x7fb2d4fa9d80/1, E_0x7fb2d4fa9d80/2, E_0x7fb2d4fa9d80/3;
S_0x7fb2d4fa9e30 .scope begin, "bit_tick" "bit_tick" 14 394, 14 394 0, S_0x7fb2d4fa98f0;
 .timescale 0 0;
v0x7fb2d4fa9ff0_0 .var "TX_Cnt", 4 0;
S_0x7fb2d4faa0b0 .scope begin, "clk_gen" "clk_gen" 14 208, 14 208 0, S_0x7fb2d4fa98f0;
 .timescale 0 0;
v0x7fb2d4faa270_0 .var "Baud_Cnt", 15 0;
S_0x7fb2d4faa320 .scope begin, "input_filter" "input_filter" 14 234, 14 234 0, S_0x7fb2d4fa98f0;
 .timescale 0 0;
v0x7fb2d4faa4f0_0 .var "Samples", 1 0;
    .scope S_0x7fb2d4fa67d0;
T_1 ;
    %wait E_0x7fb2d4fa6cd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa6f30_0, 0, 1;
    %load/vec4 v0x7fb2d4fa8e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %cmpi/u 65408, 0, 16;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa7210_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %cmpi/u 65424, 0, 16;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa6f30_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa7660_0, 0, 1;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fb2d4fa8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa7510_0, 0, 1;
T_1.10 ;
T_1.8 ;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb2d4fa70b0_0, 0, 2;
    %load/vec4 v0x7fb2d4fa8e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fb2d4fa8be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2d4fa70b0_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa6e80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8dd0_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2d4fa70b0_0, 0, 2;
T_1.17 ;
T_1.14 ;
T_1.12 ;
    %load/vec4 v0x7fb2d4fa7160_0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 0, 16;
    %load/vec4 v0x7fb2d4fa8be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x7fb2d4fa6d30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa7160_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa8cb0_0, 4, 1;
T_1.18 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb2d4f9db00;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fb2d4f9e080 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb2d4f9c9b0;
T_3 ;
    %wait E_0x7fb2d4f81360;
    %load/vec4 v0x7fb2d4fa0c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fa0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4f9e3d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb2d4fa0700_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fa0d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4f9e3d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fb2d4fa0d90_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa01a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fa0d90_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fb2d4fa0240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fa0d90_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fb2d4fa0990_0;
    %assign/vec4 v0x7fb2d4fa0d90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4f9e3d0_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb2d4f9c9b0;
T_4 ;
    %wait E_0x7fb2d4f9d680;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %load/vec4 v0x7fb2d4f9ffa0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fb2d4fa0ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4fa0a40_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb2d4fa0af0_0;
    %store/vec4 v0x7fb2d4fa0a40_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4f9eb50_0, 0, 1;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fb2d4f9ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4f9eb50_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7fb2d4fa0d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7fb2d4fa0a40_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb2d4f9f040_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa0e20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %load/vec4 v0x7fb2d4fa0e20_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x7fb2d4f9fc60_0;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x7fb2d4f9fd10_0;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x7fb2d4f9f7f0_0;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7fb2d4f9f8a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7fb2d4f9fdc0_0;
    %store/vec4 v0x7fb2d4f9ebf0_0, 0, 3;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa0eb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %load/vec4 v0x7fb2d4fa0eb0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.23 ;
    %load/vec4 v0x7fb2d4f9fc60_0;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.24 ;
    %load/vec4 v0x7fb2d4f9fd10_0;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x7fb2d4f9f7f0_0;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x7fb2d4f9f8a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x7fb2d4f9fdc0_0;
    %store/vec4 v0x7fb2d4f9eda0_0, 0, 3;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa0f40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %load/vec4 v0x7fb2d4fa0f40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb2d4f9ee50_0, 0, 3;
    %jmp T_4.35;
T_4.30 ;
    %load/vec4 v0x7fb2d4f9fc60_0;
    %store/vec4 v0x7fb2d4f9ee50_0, 0, 3;
    %jmp T_4.35;
T_4.31 ;
    %load/vec4 v0x7fb2d4f9fd10_0;
    %store/vec4 v0x7fb2d4f9ee50_0, 0, 3;
    %jmp T_4.35;
T_4.32 ;
    %load/vec4 v0x7fb2d4f9f7f0_0;
    %store/vec4 v0x7fb2d4f9ee50_0, 0, 3;
    %jmp T_4.35;
T_4.33 ;
    %load/vec4 v0x7fb2d4f9f8a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb2d4f9ee50_0, 0, 3;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4f9fc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.36 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fb2d4fa05a0_0, 0, 16;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa0650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.45 ;
    %load/vec4 v0x7fb2d4fa04f0_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fb2d4fa04f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.46 ;
    %load/vec4 v0x7fb2d4fa02e0_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fb2d4fa02e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.47 ;
    %load/vec4 v0x7fb2d4fa0390_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fb2d4fa0390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.48 ;
    %load/vec4 v0x7fb2d4fa05a0_0;
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fb2d4fa04f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fb2d4fa0440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2d4f9e680_0, 0, 16;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa00f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb2d4fa0040_0, 0, 3;
    %jmp T_4.57;
T_4.53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb2d4fa0040_0, 0, 3;
    %jmp T_4.57;
T_4.54 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb2d4fa0040_0, 0, 3;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v0x7fb2d4f9f7f0_0;
    %store/vec4 v0x7fb2d4fa0040_0, 0, 3;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb2d4fa1280;
T_5 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fa18e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2d4fa1a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa16d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa1640_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb2d4fa1850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x7fb2d4fa1a80_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fb2d4fa1780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x7fb2d4fa1a80_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fb2d4fa1b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x7fb2d4fa1a80_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fb2d4fa19f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x7fb2d4fa1a80_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa1640_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa16d0_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %load/vec4 v0x7fb2d4fa15a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa1a80_0, 4, 1;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa1a80_0, 4, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa1a80_0, 4, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fb2d4fa1a80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa1a80_0, 4, 1;
T_5.24 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa1640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa16d0_0, 0, 1;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb2d4f9bbd0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4f9c040_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fb2d4f9bbd0;
T_7 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4f9c0e0_0;
    %load/vec4 v0x7fb2d4f9bf90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9c040_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb2d4f9c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9c040_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fb2d4f9bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fb2d4f9bef0_0;
    %assign/vec4 v0x7fb2d4f9c040_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb2d4f9b570;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4f9b9e0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fb2d4f9b570;
T_9 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4f9ba90_0;
    %load/vec4 v0x7fb2d4f9b930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9b9e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb2d4f9ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9b9e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fb2d4f9b930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fb2d4f9b890_0;
    %assign/vec4 v0x7fb2d4f9b9e0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb2d4f51ce0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4f9b370_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fb2d4f51ce0;
T_11 ;
    %wait E_0x7fb2d4f81360;
    %load/vec4 v0x7fb2d4f9b410_0;
    %load/vec4 v0x7fb2d4f9b2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9b370_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb2d4f9b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4f9b370_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb2d4f9b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fb2d4f9b220_0;
    %assign/vec4 v0x7fb2d4f9b370_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb2d4fa2480;
T_12 ;
    %wait E_0x7fb2d4f81360;
    %load/vec4 v0x7fb2d4fa2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fb2d4fa28e0_0;
    %assign/vec4 v0x7fb2d4fa2970_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb2d4fa26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.4 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.6 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.8 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.10 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.12 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.14 ;
    %load/vec4 v0x7fb2d4fa2af0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %load/vec4 v0x7fb2d4fa2810_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa2970_0, 4, 5;
T_12.16 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb2d4fa1ce0;
T_13 ;
    %wait E_0x7fb2d4f81360;
    %load/vec4 v0x7fb2d4fa2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fb2d4fa20f0_0;
    %assign/vec4 v0x7fb2d4fa21a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb2d4fa1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.4 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.6 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.8 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.10 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.12 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.14 ;
    %load/vec4 v0x7fb2d4fa2320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v0x7fb2d4fa2040_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fa21a0_0, 4, 5;
T_13.16 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb2d4f9c250;
T_14 ;
    %wait E_0x7fb2d4f9c480;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb2d4f9c570_0, 0, 17;
    %load/vec4 v0x7fb2d4f9c620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %add;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %load/vec4 v0x7fb2d4f9c790_0;
    %pad/u 17;
    %load/vec4 v0x7fb2d4f9c880_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x7fb2d4f9c570_0, 0, 17;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %add;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %load/vec4 v0x7fb2d4f9c790_0;
    %pad/u 17;
    %load/vec4 v0x7fb2d4f9c880_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x7fb2d4f9c570_0, 0, 17;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %sub;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %load/vec4 v0x7fb2d4f9c790_0;
    %pad/u 17;
    %load/vec4 v0x7fb2d4f9c880_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x7fb2d4f9c570_0, 0, 17;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %and;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %or;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %load/vec4 v0x7fb2d4f9c880_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x7fb2d4f9c790_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb2d4f9c880_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fb2d4f9c6e0_0, 0, 16;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb2d4f51ff0;
T_15 ;
    %wait E_0x7fb2d4f74940;
    %load/vec4 v0x7fb2d4fa5290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %load/vec4 v0x7fb2d4fa3010_0;
    %store/vec4 v0x7fb2d4fa3330_0, 0, 16;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x7fb2d4fa3010_0;
    %store/vec4 v0x7fb2d4fa3330_0, 0, 16;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x7fb2d4fa3b70_0;
    %store/vec4 v0x7fb2d4fa3330_0, 0, 16;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x7fb2d4fa2ce0_0;
    %store/vec4 v0x7fb2d4fa3330_0, 0, 16;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa53d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %load/vec4 v0x7fb2d4fa5880_0;
    %store/vec4 v0x7fb2d4fa5320_0, 0, 16;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x7fb2d4fa5880_0;
    %store/vec4 v0x7fb2d4fa5320_0, 0, 16;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x7fb2d4fa43b0_0;
    %store/vec4 v0x7fb2d4fa5320_0, 0, 16;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x7fb2d4fa33c0_0;
    %store/vec4 v0x7fb2d4fa5320_0, 0, 16;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa5530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %load/vec4 v0x7fb2d4fa43b0_0;
    %store/vec4 v0x7fb2d4fa5480_0, 0, 16;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v0x7fb2d4fa5880_0;
    %store/vec4 v0x7fb2d4fa5480_0, 0, 16;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v0x7fb2d4fa43b0_0;
    %store/vec4 v0x7fb2d4fa5480_0, 0, 16;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v0x7fb2d4fa33c0_0;
    %store/vec4 v0x7fb2d4fa5480_0, 0, 16;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa2d80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa2e70_0, 4, 1;
    %load/vec4 v0x7fb2d4fa62a0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb2d4fa2d80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb2d4fa2e70_0, 0, 8;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x7fb2d4fa62a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa6160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa2d80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa2e70_0, 4, 1;
T_15.17 ;
T_15.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fa6210_0, 0, 1;
    %load/vec4 v0x7fb2d4fa4740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.19, 4;
    %load/vec4 v0x7fb2d4fa2ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa6210_0, 0, 1;
T_15.23 ;
T_15.21 ;
    %load/vec4 v0x7fb2d4fa2ce0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa6210_0, 0, 1;
T_15.27 ;
T_15.25 ;
    %load/vec4 v0x7fb2d4fa2ce0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.29, 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa6210_0, 0, 1;
T_15.31 ;
T_15.29 ;
    %load/vec4 v0x7fb2d4fa2f40_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.33, 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa46b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fa6210_0, 0, 1;
T_15.35 ;
T_15.33 ;
T_15.19 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb2d4f51ff0;
T_16 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fa5a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa4300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa48a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa5010_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb2d4fa62a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa4a00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fa4300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fa5010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fa48a0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fb2d4fa62a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fa4eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb2d4fa2f40_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fa4300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fa48a0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fb2d4fa5ae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa4300_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa48a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fa5010_0, 0;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb2d4f51ff0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa34f0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fb2d4f51ff0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa35a0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fb2d4f51ff0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa3650_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fb2d4f51ff0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa3700_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fb2d4f51ff0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa37b0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fb2d4f51ff0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa3960_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fb2d4f51ff0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa3450_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fb2d4f51ff0;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5d80_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fb2d4f51ff0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5e10_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fb2d4f51ff0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5ea0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fb2d4f51ff0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5f50_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fb2d4f51ff0;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa6000_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fb2d4f51ff0;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa60b0_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x7fb2d4f51ff0;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5cf0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x7fb2d4f51ff0;
T_31 ;
    %wait E_0x7fb2d4f6f7d0;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x7fb2d4fa5910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.3 ;
    %load/vec4 v0x7fb2d4fa34f0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.4 ;
    %load/vec4 v0x7fb2d4fa35a0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.5 ;
    %load/vec4 v0x7fb2d4fa3650_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.6 ;
    %load/vec4 v0x7fb2d4fa3700_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.7 ;
    %load/vec4 v0x7fb2d4fa37b0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.8 ;
    %load/vec4 v0x7fb2d4fa3960_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.9 ;
    %load/vec4 v0x7fb2d4fa3450_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa4440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.13 ;
    %load/vec4 v0x7fb2d4fa34f0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.14 ;
    %load/vec4 v0x7fb2d4fa35a0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.15 ;
    %load/vec4 v0x7fb2d4fa3650_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.16 ;
    %load/vec4 v0x7fb2d4fa3700_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.17 ;
    %load/vec4 v0x7fb2d4fa37b0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.18 ;
    %load/vec4 v0x7fb2d4fa3960_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.19 ;
    %load/vec4 v0x7fb2d4fa3450_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.21;
T_31.21 ;
    %pop/vec4 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fb2d4fa5910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.23 ;
    %load/vec4 v0x7fb2d4fa5d80_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.24 ;
    %load/vec4 v0x7fb2d4fa5e10_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.25 ;
    %load/vec4 v0x7fb2d4fa5ea0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.26 ;
    %load/vec4 v0x7fb2d4fa5f50_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.27 ;
    %load/vec4 v0x7fb2d4fa6000_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.28 ;
    %load/vec4 v0x7fb2d4fa60b0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.29 ;
    %load/vec4 v0x7fb2d4fa5cf0_0;
    %store/vec4 v0x7fb2d4fa5880_0, 0, 16;
    %jmp T_31.31;
T_31.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb2d4fa4440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.33 ;
    %load/vec4 v0x7fb2d4fa5d80_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.34 ;
    %load/vec4 v0x7fb2d4fa5e10_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.35 ;
    %load/vec4 v0x7fb2d4fa5ea0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.36 ;
    %load/vec4 v0x7fb2d4fa5f50_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.37 ;
    %load/vec4 v0x7fb2d4fa6000_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.38 ;
    %load/vec4 v0x7fb2d4fa60b0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.39 ;
    %load/vec4 v0x7fb2d4fa5cf0_0;
    %store/vec4 v0x7fb2d4fa43b0_0, 0, 16;
    %jmp T_31.41;
T_31.41 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fb2d4f51ff0;
T_32 ;
    %wait E_0x7fb2d4f81360;
    %load/vec4 v0x7fb2d4fa5a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa34f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa35a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa3650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa3700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa37b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa5d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa5e10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa5ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa5f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa6000_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fb2d4fa4eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb2d4fa4a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fb2d4fa6410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb2d4fa5d80_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fb2d4fa57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x7fb2d4fa59a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %jmp T_32.13;
T_32.8 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa34f0_0, 0;
    %jmp T_32.13;
T_32.9 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa35a0_0, 0;
    %jmp T_32.13;
T_32.10 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa3650_0, 0;
    %jmp T_32.13;
T_32.11 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa3700_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa37b0_0, 0;
    %jmp T_32.13;
T_32.13 ;
    %pop/vec4 1;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x7fb2d4fa59a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %jmp T_32.19;
T_32.14 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa5d80_0, 0;
    %jmp T_32.19;
T_32.15 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa5e10_0, 0;
    %jmp T_32.19;
T_32.16 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa5ea0_0, 0;
    %jmp T_32.19;
T_32.17 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa5f50_0, 0;
    %jmp T_32.19;
T_32.18 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa6000_0, 0;
    %jmp T_32.19;
T_32.19 ;
    %pop/vec4 1;
T_32.7 ;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %load/vec4 v0x7fb2d4fa5a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa3960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa60b0_0, 0;
    %jmp T_32.21;
T_32.20 ;
    %load/vec4 v0x7fb2d4fa4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.22, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.24, 4;
    %load/vec4 v0x7fb2d4fa3960_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa3960_0, 0;
    %jmp T_32.25;
T_32.24 ;
    %load/vec4 v0x7fb2d4fa60b0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa60b0_0, 0;
T_32.25 ;
    %jmp T_32.23;
T_32.22 ;
    %load/vec4 v0x7fb2d4fa4950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.26, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.28, 4;
    %load/vec4 v0x7fb2d4fa3960_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa3960_0, 0;
    %jmp T_32.29;
T_32.28 ;
    %load/vec4 v0x7fb2d4fa60b0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa60b0_0, 0;
T_32.29 ;
    %jmp T_32.27;
T_32.26 ;
    %load/vec4 v0x7fb2d4fa57f0_0;
    %load/vec4 v0x7fb2d4fa59a0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.30, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.32, 4;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa3960_0, 0;
    %jmp T_32.33;
T_32.32 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa60b0_0, 0;
T_32.33 ;
T_32.30 ;
T_32.27 ;
T_32.23 ;
T_32.21 ;
    %load/vec4 v0x7fb2d4fa5a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.34, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2d4fa3450_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fb2d4fa5cf0_0, 0;
    %jmp T_32.35;
T_32.34 ;
    %load/vec4 v0x7fb2d4fa5010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.36, 8;
    %load/vec4 v0x7fb2d4fa3450_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa3450_0, 0;
    %jmp T_32.37;
T_32.36 ;
    %load/vec4 v0x7fb2d4fa4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.38, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.40, 4;
    %load/vec4 v0x7fb2d4fa3450_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa3450_0, 0;
    %jmp T_32.41;
T_32.40 ;
    %load/vec4 v0x7fb2d4fa5cf0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb2d4fa5cf0_0, 0;
T_32.41 ;
    %jmp T_32.39;
T_32.38 ;
    %load/vec4 v0x7fb2d4fa5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.42, 8;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fb2d4fa5cf0_0, 0;
    %jmp T_32.43;
T_32.42 ;
    %load/vec4 v0x7fb2d4fa57f0_0;
    %load/vec4 v0x7fb2d4fa59a0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.44, 8;
    %load/vec4 v0x7fb2d4fa4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.46, 4;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa3450_0, 0;
    %jmp T_32.47;
T_32.46 ;
    %load/vec4 v0x7fb2d4fa44f0_0;
    %assign/vec4 v0x7fb2d4fa5cf0_0, 0;
T_32.47 ;
T_32.44 ;
T_32.43 ;
T_32.39 ;
T_32.37 ;
T_32.35 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fb2d4fa9070;
T_33 ;
    %vpi_call 13 15 "$readmemh", "trampoline.hex", v0x7fb2d4fa96e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 13 16 "$readmemh", "bios.hex", v0x7fb2d4fa96e0, 16'b0000000010000000, 16'b0000000100000000 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x7fb2d4fa9070;
T_34 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fa9800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7fb2d4fa9360_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9770_0, 4, 8;
    %load/vec4 v0x7fb2d4fa95a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9770_0, 4, 8;
    %ix/getv 4, v0x7fb2d4fa92d0_0;
    %load/vec4a v0x7fb2d4fa96e0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb2d4fa9770_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fb2d4fa92d0_0;
    %store/vec4a v0x7fb2d4fa96e0, 4, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fb2d4fa95a0_0;
    %ix/getv 3, v0x7fb2d4fa92d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb2d4fa96e0, 0, 4;
T_34.3 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb2d4fa9070;
T_35 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fa9360_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9770_0, 4, 8;
    %ix/getv 4, v0x7fb2d4fa92d0_0;
    %load/vec4a v0x7fb2d4fa96e0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9770_0, 4, 8;
    %jmp T_35.1;
T_35.0 ;
    %ix/getv 4, v0x7fb2d4fa92d0_0;
    %load/vec4a v0x7fb2d4fa96e0, 4;
    %store/vec4 v0x7fb2d4fa9770_0, 0, 16;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb2d4fa98f0;
T_36 ;
    %wait E_0x7fb2d4fa9d80;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fb2d4fac320_0, 0, 1;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fb2d4fac890_0, 0, 1;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fb2d4fac440_0, 0, 1;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fb2d4fac4d0_0, 0, 1;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4fab560_0;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fb2d4fac9d0_0, 0, 1;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7fb2d4fac930_0;
    %store/vec4 v0x7fb2d4fab000_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fb2d4fab560_0;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fb2d4fab000_0, 0, 1;
T_36.1 ;
    %load/vec4 v0x7fb2d4faaad0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fb2d4fac3b0_0, 0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x7fb2d4faa710_0;
    %store/vec4 v0x7fb2d4faa880_0, 0, 8;
    %load/vec4 v0x7fb2d4faa7d0_0;
    %store/vec4 v0x7fb2d4faa970_0, 0, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7fb2d4faaf50_0;
    %store/vec4 v0x7fb2d4faa880_0, 0, 8;
    %load/vec4 v0x7fb2d4faaa20_0;
    %store/vec4 v0x7fb2d4faa970_0, 0, 8;
T_36.3 ;
    %load/vec4 v0x7fb2d4fabf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %load/vec4 v0x7fb2d4fab400_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.4 ;
    %load/vec4 v0x7fb2d4faa880_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.5 ;
    %load/vec4 v0x7fb2d4faa970_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.6 ;
    %load/vec4 v0x7fb2d4faaad0_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v0x7fb2d4faab80_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v0x7fb2d4faad40_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v0x7fb2d4faac90_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v0x7fb2d4faadf0_0;
    %store/vec4 v0x7fb2d4fac600_0, 0, 8;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fb2d4fa98f0;
T_37 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4fab4b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faaa20_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faab80_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faad40_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4fab400_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faa710_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faa7d0_0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb2d4facb30_0;
    %nor/r;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7fb2d4fabf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %jmp T_37.10;
T_37.4 ;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4faa710_0, 1;
    %jmp T_37.12;
T_37.11 ;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4fab4b0_0, 1;
T_37.12 ;
    %jmp T_37.10;
T_37.5 ;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.13, 8;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4faa7d0_0, 1;
    %jmp T_37.14;
T_37.13 ;
    %load/vec4 v0x7fb2d4faca70_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faaa20_0, 4, 5;
T_37.14 ;
    %jmp T_37.10;
T_37.6 ;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4faab80_0, 1;
    %jmp T_37.10;
T_37.7 ;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4faad40_0, 1;
    %jmp T_37.10;
T_37.8 ;
    %load/vec4 v0x7fb2d4faca70_0;
    %assign/vec4 v0x7fb2d4fab400_0, 1;
    %jmp T_37.10;
T_37.10 ;
    %pop/vec4 1;
T_37.2 ;
    %load/vec4 v0x7fb2d4fac6c0_0;
    %nor/r;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fabf30_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_37.15 ;
    %load/vec4 v0x7fb2d4faadf0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_37.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_37.17 ;
    %load/vec4 v0x7fb2d4faadf0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_37.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_37.19 ;
    %load/vec4 v0x7fb2d4faadf0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_37.21 ;
    %load/vec4 v0x7fb2d4faadf0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_37.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_37.23 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fb2d4fa98f0;
T_38 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faaea0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faadf0_0, 4, 5;
T_38.1 ;
    %load/vec4 v0x7fb2d4fac170_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faaea0_0, 4, 5;
    %load/vec4 v0x7fb2d4fac290_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faaea0_0, 4, 5;
    %load/vec4 v0x7fb2d4fac7f0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faaea0_0, 4, 5;
    %load/vec4 v0x7fb2d4fac200_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faaea0_0, 4, 5;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb2d4fa98f0;
T_39 ;
    %wait E_0x7fb2d4fa6a90;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb2d4fabb40_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4fabb40_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 5;
    %load/vec4 v0x7fb2d4faaa20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fb2d4faac90_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb2d4fabbf0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4fabbf0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 3;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fb2d4faaa20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb2d4faac90_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2d4fabca0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4fabca0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 3;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x7fb2d4faaa20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fb2d4faac90_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb2d4fab200_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4fab200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 3;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x7fb2d4faaa20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fb2d4faadf0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb2d4faad40_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb2d4fab9e0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4fab9e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 3;
    %jmp T_39.7;
T_39.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb2d4faba90_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb2d4faba90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faaad0_0, 4, 3;
T_39.7 ;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fb2d4fa98f0;
T_40 ;
    %wait E_0x7fb2d4f9b7a0;
    %fork t_1, S_0x7fb2d4faa0b0;
    %jmp t_0;
    .scope S_0x7fb2d4faa0b0;
t_1 ;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb2d4faa270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fabfc0_0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fb2d4faa270_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb2d4facb30_0;
    %nor/r;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fabf30_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.2, 9;
    %load/vec4 v0x7fb2d4faa7d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faa270_0, 4, 8;
    %load/vec4 v0x7fb2d4faa710_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faa270_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fabfc0_0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x7fb2d4faa270_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fb2d4faa270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fabfc0_0, 1;
T_40.3 ;
T_40.1 ;
    %end;
    .scope S_0x7fb2d4fa98f0;
t_0 %join;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb2d4fa98f0;
T_41 ;
    %wait E_0x7fb2d4f9b7a0;
    %fork t_3, S_0x7fb2d4faa320;
    %jmp t_2;
    .scope S_0x7fb2d4faa320;
t_3 ;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb2d4faa4f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab150_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fb2d4fac560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7fb2d4faa4f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faa4f0_0, 4, 1;
    %load/vec4 v0x7fb2d4fab000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4faa4f0_0, 4, 1;
T_41.2 ;
    %load/vec4 v0x7fb2d4faa4f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab150_0, 1;
T_41.4 ;
    %load/vec4 v0x7fb2d4faa4f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab150_0, 1;
T_41.6 ;
T_41.1 ;
    %end;
    .scope S_0x7fb2d4fa98f0;
t_2 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fb2d4fa98f0;
T_42 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4faaf50_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4faa5a0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4faa660_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4fab370_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab2e0_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fb2d4fabf30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fac6c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.2 ;
    %load/vec4 v0x7fb2d4fabf30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fac6c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.4 ;
    %load/vec4 v0x7fb2d4fac560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fab150_0;
    %load/vec4 v0x7fb2d4faa5a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4faa5a0_0, 1;
    %jmp T_42.9;
T_42.8 ;
    %load/vec4 v0x7fb2d4faa5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4faa5a0_0, 1;
T_42.9 ;
    %load/vec4 v0x7fb2d4faa5a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_42.10, 4;
    %load/vec4 v0x7fb2d4fab150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4faa660_0, 1;
    %jmp T_42.13;
T_42.12 ;
    %load/vec4 v0x7fb2d4faa660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4faa660_0, 1;
T_42.13 ;
    %load/vec4 v0x7fb2d4faa660_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_42.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.14 ;
T_42.10 ;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.16, 4;
    %load/vec4 v0x7fb2d4faa5a0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_42.18, 4;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fb2d4fab2e0_0, 1;
T_42.18 ;
    %jmp T_42.17;
T_42.16 ;
    %load/vec4 v0x7fb2d4faa5a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_42.20, 4;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_42.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %jmp T_42.23;
T_42.22 ;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fb2d4fab0a0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb2d4fab0a0_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.28, 8;
    %load/vec4 v0x7fb2d4fab150_0;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_42.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.30 ;
    %jmp T_42.29;
T_42.28 ;
    %load/vec4 v0x7fb2d4fab150_0;
    %load/vec4 v0x7fb2d4fab2e0_0;
    %cmp/ne;
    %jmp/0xz  T_42.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.32 ;
T_42.29 ;
    %jmp T_42.27;
T_42.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.27 ;
    %load/vec4 v0x7fb2d4fab370_0;
    %assign/vec4 v0x7fb2d4faaf50_0, 1;
    %load/vec4 v0x7fb2d4faac90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %load/vec4 v0x7fb2d4fabf30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4fac6c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_42.34 ;
    %jmp T_42.25;
T_42.24 ;
    %load/vec4 v0x7fb2d4fab370_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_42.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
T_42.36 ;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_42.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
T_42.38 ;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
    %load/vec4 v0x7fb2d4fab150_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab370_0, 4, 5;
T_42.40 ;
    %load/vec4 v0x7fb2d4fab150_0;
    %load/vec4 v0x7fb2d4fab2e0_0;
    %xor;
    %assign/vec4 v0x7fb2d4fab2e0_0, 1;
T_42.25 ;
T_42.23 ;
T_42.20 ;
T_42.17 ;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb2d4fa98f0;
T_43 ;
    %wait E_0x7fb2d4f9b7a0;
    %fork t_5, S_0x7fb2d4fa9e30;
    %jmp t_4;
    .scope S_0x7fb2d4fa9e30;
t_5 ;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb2d4fa9ff0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab940_0, 1;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab940_0, 1;
    %load/vec4 v0x7fb2d4fac560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x7fb2d4fa9ff0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fb2d4fa9ff0_0, 0, 5;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fb2d4fab8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.6, 4;
    %load/vec4 v0x7fb2d4fa9ff0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_43.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab940_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9ff0_0, 4, 4;
T_43.8 ;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x7fb2d4fa9ff0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_43.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab940_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9ff0_0, 4, 4;
T_43.10 ;
T_43.7 ;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb2d4fa9ff0_0, 4, 1;
    %load/vec4 v0x7fb2d4fa9ff0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab940_0, 1;
T_43.12 ;
T_43.5 ;
T_43.2 ;
T_43.1 ;
    %end;
    .scope S_0x7fb2d4fa98f0;
t_4 %join;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fb2d4fa98f0;
T_44 ;
    %wait E_0x7fb2d4f9b7a0;
    %load/vec4 v0x7fb2d4fac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb2d4fab7f0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab750_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab6b0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab8a0_0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7fb2d4fab940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab6b0_0, 1;
    %load/vec4 v0x7fb2d4fab6b0_0;
    %assign/vec4 v0x7fb2d4fab8a0_0, 1;
    %load/vec4 v0x7fb2d4fab600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %load/vec4 v0x7fb2d4fab600_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %load/vec4 v0x7fb2d4fab600_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb2d4fab600_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fb2d4fab600_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fb2d4fab600_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %jmp T_44.12;
T_44.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab6b0_0, 1;
T_44.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_44.9 ;
    %load/vec4 v0x7fb2d4fab7f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
    %load/vec4 v0x7fb2d4fab7f0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4fab7f0_0, 4, 5;
    %load/vec4 v0x7fb2d4fab7f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb2d4fab750_0;
    %xor;
    %assign/vec4 v0x7fb2d4fab750_0, 1;
    %jmp T_44.8;
T_44.4 ;
    %load/vec4 v0x7fb2d4faac90_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
T_44.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
    %jmp T_44.8;
T_44.5 ;
    %load/vec4 v0x7fb2d4fab4b0_0;
    %assign/vec4 v0x7fb2d4fab7f0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fb2d4fab750_0, 1;
    %load/vec4 v0x7fb2d4fab600_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %jmp T_44.8;
T_44.6 ;
    %load/vec4 v0x7fb2d4fab750_0;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.15, 4;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fb2d4fab560_0, 1;
T_44.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb2d4fab600_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb2d4fab6b0_0, 1;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
T_44.2 ;
    %load/vec4 v0x7fb2d4facb30_0;
    %nor/r;
    %load/vec4 v0x7fb2d4fac0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb2d4fabf30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb2d4faab80_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb2d4faac90_0, 4, 5;
T_44.17 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fb2d4f48ff0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fad4e0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x7fb2d4f493b0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fae250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2d4fae490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fae2e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2d4fae490_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7fb2d4f493b0;
T_47 ;
    %delay 5, 0;
    %load/vec4 v0x7fb2d4fae250_0;
    %nor/r;
    %store/vec4 v0x7fb2d4fae250_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb2d4f493b0;
T_48 ;
    %vpi_call 2 36 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 0> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 1> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 2> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 3> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 4> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 5> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 6> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 7> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 8> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 128> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 129> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 130> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 230> {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 231> {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 232> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 233> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 235> {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 236> {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 237> {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 238> {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 239> {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 240> {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 241> {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 242> {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 243> {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 244> {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 245> {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb2d4fa96e0, 246> {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x7fb2d4f493b0;
T_49 ;
    %vpi_call 2 70 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x7fb2d4f493b0;
T_50 ;
    %delay 10000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "controlreg.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
