# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Xilinx ISE/WebPack 14.2 XST VHDL/Verilog
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Xilinx ISE/WebPack 14.2
# Design: 6:53 PM, Tuesday, November 14, 2017
# Design: Opening design "c:\My_Designs\F2017_Mahoney\shifter\shifter.adf"
# Design: Design "shifter" has been set as active.
